<module name="CBASS_AC_NONSAFE0_ISC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_control" offset="0xC00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_start_address_l" offset="0xC10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_start_address_h" offset="0xC14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_end_address_l" offset="0xC18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_0_end_address_h" offset="0xC1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_control" offset="0xC20" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_start_address_l" offset="0xC30" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_start_address_h" offset="0xC34" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_end_address_l" offset="0xC38" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_1_end_address_h" offset="0xC3C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_control" offset="0xC40" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_start_address_l" offset="0xC50" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_start_address_h" offset="0xC54" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_end_address_l" offset="0xC58" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_2_end_address_h" offset="0xC5C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_control" offset="0xC60" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_start_address_l" offset="0xC70" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_start_address_h" offset="0xC74" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_end_address_l" offset="0xC78" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_3_end_address_h" offset="0xC7C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_control" offset="0xC80" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_start_address_l" offset="0xC90" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_start_address_h" offset="0xC94" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_end_address_l" offset="0xC98" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_4_end_address_h" offset="0xC9C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_r_async_isc_region_def_control" offset="0xCA0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_r_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_control" offset="0x1000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_start_address_l" offset="0x1010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_start_address_h" offset="0x1014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_end_address_l" offset="0x1018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_0_end_address_h" offset="0x101C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_control" offset="0x1020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_start_address_l" offset="0x1030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_start_address_h" offset="0x1034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_end_address_l" offset="0x1038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_1_end_address_h" offset="0x103C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_control" offset="0x1040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_start_address_l" offset="0x1050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_start_address_h" offset="0x1054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_end_address_l" offset="0x1058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_2_end_address_h" offset="0x105C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_control" offset="0x1060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_start_address_l" offset="0x1070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_start_address_h" offset="0x1074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_end_address_l" offset="0x1078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_3_end_address_h" offset="0x107C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_control" offset="0x1080" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_start_address_l" offset="0x1090" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_start_address_h" offset="0x1094" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_end_address_l" offset="0x1098" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_4_end_address_h" offset="0x109C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_sec_m_vbusm_w_async_isc_region_def_control" offset="0x10A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.sec_m_vbusm_w_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_control" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_control" offset="0x1C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ivpac_top_main_0.ldc0_m_mst region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x220" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_start_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_start_address_l" offset="0x1C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_start_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_start_address_h" offset="0x1C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_end_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_end_address_l" offset="0x1C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_end_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_0_end_address_h" offset="0x1C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_control" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_control" offset="0x1C20" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ivpac_top_main_0.ldc0_m_mst region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x220" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_start_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_start_address_l" offset="0x1C30" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_start_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_start_address_h" offset="0x1C34" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_end_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_end_address_l" offset="0x1C38" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_end_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_1_end_address_h" offset="0x1C3C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_control" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_control" offset="0x1C40" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ivpac_top_main_0.ldc0_m_mst region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x220" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_start_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_start_address_l" offset="0x1C50" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_start_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_start_address_h" offset="0x1C54" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_end_address_l" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_end_address_l" offset="0x1C58" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_0.ldc0_m_mst region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_end_address_h" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_2_end_address_h" offset="0x1C5C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_0.ldc0_m_mst region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_def_control" acronym="ISC_REGS_Ivpac_top_main_0_ldc0_m_mst_isc_region_def_control" offset="0x1C60" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ivpac_top_main_0.ldc0_m_mst region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x220" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_control" offset="0x2000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_start_address_l" offset="0x2010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_start_address_h" offset="0x2014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_end_address_l" offset="0x2018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_0_end_address_h" offset="0x201C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_control" offset="0x2020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_start_address_l" offset="0x2030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_start_address_h" offset="0x2034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_end_address_l" offset="0x2038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_1_end_address_h" offset="0x203C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_control" offset="0x2040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_start_address_l" offset="0x2050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_start_address_h" offset="0x2054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_end_address_l" offset="0x2058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_2_end_address_h" offset="0x205C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_control" offset="0x2060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_start_address_l" offset="0x2070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_start_address_h" offset="0x2074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_end_address_l" offset="0x2078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_3_end_address_h" offset="0x207C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_control" offset="0x2080" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_start_address_l" offset="0x2090" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_start_address_h" offset="0x2094" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_end_address_l" offset="0x2098" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_4_end_address_h" offset="0x209C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_control" offset="0x20A0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_start_address_l" offset="0x20B0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_start_address_h" offset="0x20B4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_end_address_l" offset="0x20B8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_5_end_address_h" offset="0x20BC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_control" offset="0x20C0" width="32" description="The ISC Region 6 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_start_address_l" offset="0x20D0" width="32" description="The ISC Region 6 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 6 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_start_address_h" offset="0x20D4" width="32" description="The ISC Region 6 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 6 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_end_address_l" offset="0x20D8" width="32" description="The ISC Region 6 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 6 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_6_end_address_h" offset="0x20DC" width="32" description="The ISC Region 6 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 6 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_control" offset="0x20E0" width="32" description="The ISC Region 7 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 7 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_start_address_l" offset="0x20F0" width="32" description="The ISC Region 7 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 7 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_start_address_h" offset="0x20F4" width="32" description="The ISC Region 7 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 7 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_end_address_l" offset="0x20F8" width="32" description="The ISC Region 7 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 7 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_7_end_address_h" offset="0x20FC" width="32" description="The ISC Region 7 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 7 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_control" offset="0x2100" width="32" description="The ISC Region 8 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 8 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_start_address_l" offset="0x2110" width="32" description="The ISC Region 8 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 8 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_start_address_h" offset="0x2114" width="32" description="The ISC Region 8 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 8 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_end_address_l" offset="0x2118" width="32" description="The ISC Region 8 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 8 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_8_end_address_h" offset="0x211C" width="32" description="The ISC Region 8 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 8 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_control" offset="0x2120" width="32" description="The ISC Region 9 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 9 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_start_address_l" offset="0x2130" width="32" description="The ISC Region 9 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 9 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_start_address_h" offset="0x2134" width="32" description="The ISC Region 9 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 9 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_end_address_l" offset="0x2138" width="32" description="The ISC Region 9 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 9 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_9_end_address_h" offset="0x213C" width="32" description="The ISC Region 9 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 9 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_def_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_dma_isc_region_def_control" offset="0x2140" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_dma region 10 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_control" offset="0x2400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_start_address_l" offset="0x2410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_start_address_h" offset="0x2414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_end_address_l" offset="0x2418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_0_end_address_h" offset="0x241C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_control" offset="0x2420" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_start_address_l" offset="0x2430" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_start_address_h" offset="0x2434" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_end_address_l" offset="0x2438" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_1_end_address_h" offset="0x243C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_control" offset="0x2440" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_start_address_l" offset="0x2450" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_start_address_h" offset="0x2454" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_end_address_l" offset="0x2458" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_2_end_address_h" offset="0x245C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_control" offset="0x2460" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_start_address_l" offset="0x2470" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_start_address_h" offset="0x2474" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_end_address_l" offset="0x2478" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_3_end_address_h" offset="0x247C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_control" offset="0x2480" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_start_address_l" offset="0x2490" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_start_address_h" offset="0x2494" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_end_address_l" offset="0x2498" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_4_end_address_h" offset="0x249C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_control" offset="0x24A0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_start_address_l" offset="0x24B0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_start_address_h" offset="0x24B4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_end_address_l" offset="0x24B8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_5_end_address_h" offset="0x24BC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_control" offset="0x24C0" width="32" description="The ISC Region 6 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_start_address_l" offset="0x24D0" width="32" description="The ISC Region 6 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 6 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_start_address_h" offset="0x24D4" width="32" description="The ISC Region 6 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 6 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_end_address_l" offset="0x24D8" width="32" description="The ISC Region 6 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 6 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_6_end_address_h" offset="0x24DC" width="32" description="The ISC Region 6 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 6 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_control" offset="0x24E0" width="32" description="The ISC Region 7 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 7 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_start_address_l" offset="0x24F0" width="32" description="The ISC Region 7 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 7 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_start_address_h" offset="0x24F4" width="32" description="The ISC Region 7 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 7 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_end_address_l" offset="0x24F8" width="32" description="The ISC Region 7 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 7 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_7_end_address_h" offset="0x24FC" width="32" description="The ISC Region 7 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 7 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_control" offset="0x2500" width="32" description="The ISC Region 8 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 8 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_start_address_l" offset="0x2510" width="32" description="The ISC Region 8 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 8 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_start_address_h" offset="0x2514" width="32" description="The ISC Region 8 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 8 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_end_address_l" offset="0x2518" width="32" description="The ISC Region 8 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 8 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_8_end_address_h" offset="0x251C" width="32" description="The ISC Region 8 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 8 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_control" offset="0x2520" width="32" description="The ISC Region 9 Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 9 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_start_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_start_address_l" offset="0x2530" width="32" description="The ISC Region 9 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 9 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_start_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_start_address_h" offset="0x2534" width="32" description="The ISC Region 9 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 9 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_end_address_l" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_end_address_l" offset="0x2538" width="32" description="The ISC Region 9 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 9 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_end_address_h" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_9_end_address_h" offset="0x253C" width="32" description="The ISC Region 9 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 9 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_def_control" acronym="ISC_REGS_Ik3_dss_main_0_dss_inst0_vbusm_fbdc_isc_region_def_control" offset="0x2540" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_dss_main_0.dss_inst0_vbusm_fbdc region 10 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_control" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_control" offset="0x2800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ivpac_top_main_1.ldc0_m_mst region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x221" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_start_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_start_address_l" offset="0x2810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_start_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_start_address_h" offset="0x2814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_end_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_end_address_l" offset="0x2818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_end_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_0_end_address_h" offset="0x281C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_control" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_control" offset="0x2820" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ivpac_top_main_1.ldc0_m_mst region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x221" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_start_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_start_address_l" offset="0x2830" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_start_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_start_address_h" offset="0x2834" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_end_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_end_address_l" offset="0x2838" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_end_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_1_end_address_h" offset="0x283C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_control" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_control" offset="0x2840" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ivpac_top_main_1.ldc0_m_mst region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x221" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_start_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_start_address_l" offset="0x2850" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_start_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_start_address_h" offset="0x2854" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_end_address_l" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_end_address_l" offset="0x2858" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ivpac_top_main_1.ldc0_m_mst region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_end_address_h" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_2_end_address_h" offset="0x285C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ivpac_top_main_1.ldc0_m_mst region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_def_control" acronym="ISC_REGS_Ivpac_top_main_1_ldc0_m_mst_isc_region_def_control" offset="0x2860" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ivpac_top_main_1.ldc0_m_mst region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x221" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_control" offset="0x3400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_start_address_l" offset="0x3410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_start_address_h" offset="0x3414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_end_address_l" offset="0x3418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_0_end_address_h" offset="0x341C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_control" offset="0x3420" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_start_address_l" offset="0x3430" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_start_address_h" offset="0x3434" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_end_address_l" offset="0x3438" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_1_end_address_h" offset="0x343C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_control" offset="0x3440" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_start_address_l" offset="0x3450" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_start_address_h" offset="0x3454" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_end_address_l" offset="0x3458" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_2_end_address_h" offset="0x345C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_control" offset="0x3460" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_start_address_l" offset="0x3470" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_start_address_h" offset="0x3474" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_end_address_l" offset="0x3478" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_3_end_address_h" offset="0x347C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_control" offset="0x3480" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_start_address_l" offset="0x3490" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_start_address_h" offset="0x3494" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_end_address_l" offset="0x3498" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_4_end_address_h" offset="0x349C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_r_async_isc_region_def_control" offset="0x34A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_r_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_control" offset="0x3800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_start_address_l" offset="0x3810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_start_address_h" offset="0x3814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_end_address_l" offset="0x3818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_0_end_address_h" offset="0x381C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_control" offset="0x3820" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_start_address_l" offset="0x3830" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_start_address_h" offset="0x3834" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_end_address_l" offset="0x3838" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_1_end_address_h" offset="0x383C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_control" offset="0x3840" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_start_address_l" offset="0x3850" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_start_address_h" offset="0x3854" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_end_address_l" offset="0x3858" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_2_end_address_h" offset="0x385C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_control" offset="0x3860" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_start_address_l" offset="0x3870" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_start_address_h" offset="0x3874" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_end_address_l" offset="0x3878" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_3_end_address_h" offset="0x387C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_control" offset="0x3880" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_start_address_l" offset="0x3890" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_start_address_h" offset="0x3894" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_end_address_l" offset="0x3898" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_4_end_address_h" offset="0x389C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_0_pri_m_vbusm_w_async_isc_region_def_control" offset="0x38A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_0.pri_m_vbusm_w_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x190" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_control" offset="0x3C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_start_address_l" offset="0x3C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_start_address_h" offset="0x3C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_end_address_l" offset="0x3C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_0_end_address_h" offset="0x3C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_control" offset="0x3C20" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_start_address_l" offset="0x3C30" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_start_address_h" offset="0x3C34" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_end_address_l" offset="0x3C38" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_1_end_address_h" offset="0x3C3C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_control" offset="0x3C40" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_start_address_l" offset="0x3C50" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_start_address_h" offset="0x3C54" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_end_address_l" offset="0x3C58" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_2_end_address_h" offset="0x3C5C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_control" offset="0x3C60" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_start_address_l" offset="0x3C70" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_start_address_h" offset="0x3C74" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_end_address_l" offset="0x3C78" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_3_end_address_h" offset="0x3C7C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_control" offset="0x3C80" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_start_address_l" offset="0x3C90" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_start_address_h" offset="0x3C94" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_end_address_l" offset="0x3C98" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_4_end_address_h" offset="0x3C9C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_r_async_isc_region_def_control" offset="0x3CA0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_r_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_control" offset="0x4000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_start_address_l" offset="0x4010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_start_address_h" offset="0x4014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_end_address_l" offset="0x4018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_0_end_address_h" offset="0x401C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_control" offset="0x4020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_start_address_l" offset="0x4030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_start_address_h" offset="0x4034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_end_address_l" offset="0x4038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_1_end_address_h" offset="0x403C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_control" offset="0x4040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_start_address_l" offset="0x4050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_start_address_h" offset="0x4054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_end_address_l" offset="0x4058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_2_end_address_h" offset="0x405C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_control" offset="0x4060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_start_address_l" offset="0x4070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_start_address_h" offset="0x4074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_end_address_l" offset="0x4078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_3_end_address_h" offset="0x407C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_control" offset="0x4080" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_start_address_l" offset="0x4090" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_start_address_h" offset="0x4094" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_end_address_l" offset="0x4098" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_4_end_address_h" offset="0x409C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_sec_m_vbusm_w_async_isc_region_def_control" offset="0x40A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.sec_m_vbusm_w_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_control" offset="0x4400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_start_address_l" offset="0x4410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_start_address_h" offset="0x4414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_end_address_l" offset="0x4418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_0_end_address_h" offset="0x441C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_control" offset="0x4420" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_start_address_l" offset="0x4430" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_start_address_h" offset="0x4434" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_end_address_l" offset="0x4438" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_1_end_address_h" offset="0x443C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_control" offset="0x4440" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_start_address_l" offset="0x4450" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_start_address_h" offset="0x4454" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_end_address_l" offset="0x4458" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_2_end_address_h" offset="0x445C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_control" offset="0x4460" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_start_address_l" offset="0x4470" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_start_address_h" offset="0x4474" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_end_address_l" offset="0x4478" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_3_end_address_h" offset="0x447C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_control" offset="0x4480" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_start_address_l" offset="0x4490" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_start_address_h" offset="0x4494" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_end_address_l" offset="0x4498" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_4_end_address_h" offset="0x449C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_r_async_isc_region_def_control" offset="0x44A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_r_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_control" offset="0x4800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_start_address_l" offset="0x4810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_start_address_h" offset="0x4814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_end_address_l" offset="0x4818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_0_end_address_h" offset="0x481C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_control" offset="0x4820" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_start_address_l" offset="0x4830" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_start_address_h" offset="0x4834" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_end_address_l" offset="0x4838" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_1_end_address_h" offset="0x483C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_control" offset="0x4840" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_start_address_l" offset="0x4850" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_start_address_h" offset="0x4854" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_end_address_l" offset="0x4858" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_2_end_address_h" offset="0x485C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_control" offset="0x4860" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_start_address_l" offset="0x4870" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_start_address_h" offset="0x4874" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_end_address_l" offset="0x4878" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_3_end_address_h" offset="0x487C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_control" offset="0x4880" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_start_address_l" offset="0x4890" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_start_address_h" offset="0x4894" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_end_address_l" offset="0x4898" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_4_end_address_h" offset="0x489C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_def_control" acronym="ISC_REGS_Ik3_vpu_wave521cl_main_1_pri_m_vbusm_w_async_isc_region_def_control" offset="0x48A0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_vpu_wave521cl_main_1.pri_m_vbusm_w_async region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x191" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_control" offset="0x5000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_start_address_l" offset="0x5010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_start_address_h" offset="0x5014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_end_address_l" offset="0x5018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_0_end_address_h" offset="0x501C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_control" offset="0x5020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_start_address_l" offset="0x5030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_start_address_h" offset="0x5034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_end_address_l" offset="0x5038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_1_end_address_h" offset="0x503C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_control" offset="0x5040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_start_address_l" offset="0x5050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_start_address_h" offset="0x5054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_end_address_l" offset="0x5058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_2_end_address_h" offset="0x505C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_control" offset="0x5060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_start_address_l" offset="0x5070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_start_address_h" offset="0x5074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_end_address_l" offset="0x5078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_3_end_address_h" offset="0x507C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_control" offset="0x5080" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_start_address_l" offset="0x5090" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_start_address_h" offset="0x5094" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_end_address_l" offset="0x5098" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_4_end_address_h" offset="0x509C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_control" offset="0x50A0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_start_address_l" offset="0x50B0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_start_address_h" offset="0x50B4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_end_address_l" offset="0x50B8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_5_end_address_h" offset="0x50BC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_control" offset="0x50C0" width="32" description="The ISC Region 6 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_start_address_l" offset="0x50D0" width="32" description="The ISC Region 6 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 6 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_start_address_h" offset="0x50D4" width="32" description="The ISC Region 6 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 6 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_end_address_l" offset="0x50D8" width="32" description="The ISC Region 6 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 6 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_6_end_address_h" offset="0x50DC" width="32" description="The ISC Region 6 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 6 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_control" offset="0x50E0" width="32" description="The ISC Region 7 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 7 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_start_address_l" offset="0x50F0" width="32" description="The ISC Region 7 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 7 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_start_address_h" offset="0x50F4" width="32" description="The ISC Region 7 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 7 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_end_address_l" offset="0x50F8" width="32" description="The ISC Region 7 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 7 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_7_end_address_h" offset="0x50FC" width="32" description="The ISC Region 7 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 7 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_control" offset="0x5100" width="32" description="The ISC Region 8 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 8 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_start_address_l" offset="0x5110" width="32" description="The ISC Region 8 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 8 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_start_address_h" offset="0x5114" width="32" description="The ISC Region 8 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 8 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_end_address_l" offset="0x5118" width="32" description="The ISC Region 8 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 8 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_8_end_address_h" offset="0x511C" width="32" description="The ISC Region 8 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 8 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_control" offset="0x5120" width="32" description="The ISC Region 9 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 9 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_start_address_l" offset="0x5130" width="32" description="The ISC Region 9 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 9 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_start_address_h" offset="0x5134" width="32" description="The ISC Region 9 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 9 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_end_address_l" offset="0x5138" width="32" description="The ISC Region 9 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 9 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_9_end_address_h" offset="0x513C" width="32" description="The ISC Region 9 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 9 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_control" offset="0x5140" width="32" description="The ISC Region 10 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 10 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_start_address_l" offset="0x5150" width="32" description="The ISC Region 10 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 10 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_start_address_h" offset="0x5154" width="32" description="The ISC Region 10 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 10 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_end_address_l" offset="0x5158" width="32" description="The ISC Region 10 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 10 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_10_end_address_h" offset="0x515C" width="32" description="The ISC Region 10 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 10 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_control" offset="0x5160" width="32" description="The ISC Region 11 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 11 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_start_address_l" offset="0x5170" width="32" description="The ISC Region 11 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 11 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_start_address_h" offset="0x5174" width="32" description="The ISC Region 11 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 11 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_end_address_l" offset="0x5178" width="32" description="The ISC Region 11 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 11 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_11_end_address_h" offset="0x517C" width="32" description="The ISC Region 11 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 11 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_control" offset="0x5180" width="32" description="The ISC Region 12 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 12 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_start_address_l" offset="0x5190" width="32" description="The ISC Region 12 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 12 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_start_address_h" offset="0x5194" width="32" description="The ISC Region 12 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 12 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_end_address_l" offset="0x5198" width="32" description="The ISC Region 12 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 12 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_12_end_address_h" offset="0x519C" width="32" description="The ISC Region 12 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 12 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_control" offset="0x51A0" width="32" description="The ISC Region 13 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 13 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_start_address_l" offset="0x51B0" width="32" description="The ISC Region 13 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 13 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_start_address_h" offset="0x51B4" width="32" description="The ISC Region 13 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 13 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_end_address_l" offset="0x51B8" width="32" description="The ISC Region 13 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 13 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_13_end_address_h" offset="0x51BC" width="32" description="The ISC Region 13 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 13 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_control" offset="0x51C0" width="32" description="The ISC Region 14 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 14 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_start_address_l" offset="0x51D0" width="32" description="The ISC Region 14 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 14 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_start_address_h" offset="0x51D4" width="32" description="The ISC Region 14 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 14 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_end_address_l" offset="0x51D8" width="32" description="The ISC Region 14 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 14 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_14_end_address_h" offset="0x51DC" width="32" description="The ISC Region 14 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 14 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_control" offset="0x51E0" width="32" description="The ISC Region 15 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 15 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_start_address_l" offset="0x51F0" width="32" description="The ISC Region 15 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 15 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_start_address_h" offset="0x51F4" width="32" description="The ISC Region 15 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 15 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_end_address_l" offset="0x51F8" width="32" description="The ISC Region 15 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 15 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_15_end_address_h" offset="0x51FC" width="32" description="The ISC Region 15 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 15 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_control" offset="0x5200" width="32" description="The ISC Region 16 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 16 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_start_address_l" offset="0x5210" width="32" description="The ISC Region 16 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 16 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_start_address_h" offset="0x5214" width="32" description="The ISC Region 16 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 16 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_end_address_l" offset="0x5218" width="32" description="The ISC Region 16 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 16 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_16_end_address_h" offset="0x521C" width="32" description="The ISC Region 16 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 16 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_control" offset="0x5220" width="32" description="The ISC Region 17 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 17 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_start_address_l" offset="0x5230" width="32" description="The ISC Region 17 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 17 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_start_address_h" offset="0x5234" width="32" description="The ISC Region 17 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 17 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_end_address_l" offset="0x5238" width="32" description="The ISC Region 17 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 17 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_17_end_address_h" offset="0x523C" width="32" description="The ISC Region 17 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 17 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_control" offset="0x5240" width="32" description="The ISC Region 18 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 18 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_start_address_l" offset="0x5250" width="32" description="The ISC Region 18 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 18 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_start_address_h" offset="0x5254" width="32" description="The ISC Region 18 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 18 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_end_address_l" offset="0x5258" width="32" description="The ISC Region 18 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 18 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_18_end_address_h" offset="0x525C" width="32" description="The ISC Region 18 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 18 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_control" offset="0x5260" width="32" description="The ISC Region 19 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 19 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_start_address_l" offset="0x5270" width="32" description="The ISC Region 19 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 19 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_start_address_h" offset="0x5274" width="32" description="The ISC Region 19 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 19 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_end_address_l" offset="0x5278" width="32" description="The ISC Region 19 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 19 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_19_end_address_h" offset="0x527C" width="32" description="The ISC Region 19 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 19 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_control" offset="0x5280" width="32" description="The ISC Region 20 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 20 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_start_address_l" offset="0x5290" width="32" description="The ISC Region 20 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 20 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_start_address_h" offset="0x5294" width="32" description="The ISC Region 20 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 20 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_end_address_l" offset="0x5298" width="32" description="The ISC Region 20 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 20 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_20_end_address_h" offset="0x529C" width="32" description="The ISC Region 20 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 20 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_control" offset="0x52A0" width="32" description="The ISC Region 21 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 21 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_start_address_l" offset="0x52B0" width="32" description="The ISC Region 21 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 21 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_start_address_h" offset="0x52B4" width="32" description="The ISC Region 21 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 21 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_end_address_l" offset="0x52B8" width="32" description="The ISC Region 21 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 21 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_21_end_address_h" offset="0x52BC" width="32" description="The ISC Region 21 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 21 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_control" offset="0x52C0" width="32" description="The ISC Region 22 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 22 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_start_address_l" offset="0x52D0" width="32" description="The ISC Region 22 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 22 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_start_address_h" offset="0x52D4" width="32" description="The ISC Region 22 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 22 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_end_address_l" offset="0x52D8" width="32" description="The ISC Region 22 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 22 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_22_end_address_h" offset="0x52DC" width="32" description="The ISC Region 22 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 22 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_control" offset="0x52E0" width="32" description="The ISC Region 23 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 23 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_start_address_l" offset="0x52F0" width="32" description="The ISC Region 23 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 23 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_start_address_h" offset="0x52F4" width="32" description="The ISC Region 23 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 23 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_end_address_l" offset="0x52F8" width="32" description="The ISC Region 23 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 23 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_23_end_address_h" offset="0x52FC" width="32" description="The ISC Region 23 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 23 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_control" offset="0x5300" width="32" description="The ISC Region 24 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 24 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_start_address_l" offset="0x5310" width="32" description="The ISC Region 24 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 24 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_start_address_h" offset="0x5314" width="32" description="The ISC Region 24 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 24 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_end_address_l" offset="0x5318" width="32" description="The ISC Region 24 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 24 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_24_end_address_h" offset="0x531C" width="32" description="The ISC Region 24 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 24 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_control" offset="0x5320" width="32" description="The ISC Region 25 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 25 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_start_address_l" offset="0x5330" width="32" description="The ISC Region 25 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 25 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_start_address_h" offset="0x5334" width="32" description="The ISC Region 25 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 25 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_end_address_l" offset="0x5338" width="32" description="The ISC Region 25 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 25 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_25_end_address_h" offset="0x533C" width="32" description="The ISC Region 25 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 25 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_control" offset="0x5340" width="32" description="The ISC Region 26 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 26 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_start_address_l" offset="0x5350" width="32" description="The ISC Region 26 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 26 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_start_address_h" offset="0x5354" width="32" description="The ISC Region 26 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 26 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_end_address_l" offset="0x5358" width="32" description="The ISC Region 26 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 26 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_26_end_address_h" offset="0x535C" width="32" description="The ISC Region 26 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 26 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_control" offset="0x5360" width="32" description="The ISC Region 27 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 27 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_start_address_l" offset="0x5370" width="32" description="The ISC Region 27 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 27 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_start_address_h" offset="0x5374" width="32" description="The ISC Region 27 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 27 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_end_address_l" offset="0x5378" width="32" description="The ISC Region 27 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 27 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_27_end_address_h" offset="0x537C" width="32" description="The ISC Region 27 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 27 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_control" offset="0x5380" width="32" description="The ISC Region 28 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 28 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_start_address_l" offset="0x5390" width="32" description="The ISC Region 28 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 28 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_start_address_h" offset="0x5394" width="32" description="The ISC Region 28 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 28 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_end_address_l" offset="0x5398" width="32" description="The ISC Region 28 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 28 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_28_end_address_h" offset="0x539C" width="32" description="The ISC Region 28 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 28 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_control" offset="0x53A0" width="32" description="The ISC Region 29 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 29 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_start_address_l" offset="0x53B0" width="32" description="The ISC Region 29 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 29 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_start_address_h" offset="0x53B4" width="32" description="The ISC Region 29 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 29 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_end_address_l" offset="0x53B8" width="32" description="The ISC Region 29 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 29 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_29_end_address_h" offset="0x53BC" width="32" description="The ISC Region 29 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 29 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_control" offset="0x53C0" width="32" description="The ISC Region 30 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 30 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_start_address_l" offset="0x53D0" width="32" description="The ISC Region 30 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 30 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_start_address_h" offset="0x53D4" width="32" description="The ISC Region 30 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 30 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_end_address_l" offset="0x53D8" width="32" description="The ISC Region 30 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 30 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_30_end_address_h" offset="0x53DC" width="32" description="The ISC Region 30 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 30 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_control" offset="0x53E0" width="32" description="The ISC Region 31 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 31 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_start_address_l" offset="0x53F0" width="32" description="The ISC Region 31 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 31 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_start_address_h" offset="0x53F4" width="32" description="The ISC Region 31 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 31 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_end_address_l" offset="0x53F8" width="32" description="The ISC Region 31 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 31 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_31_end_address_h" offset="0x53FC" width="32" description="The ISC Region 31 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 31 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_control" offset="0x5400" width="32" description="The ISC Region 32 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 32 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_start_address_l" offset="0x5410" width="32" description="The ISC Region 32 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 32 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_start_address_h" offset="0x5414" width="32" description="The ISC Region 32 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 32 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_end_address_l" offset="0x5418" width="32" description="The ISC Region 32 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 32 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_32_end_address_h" offset="0x541C" width="32" description="The ISC Region 32 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 32 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_control" offset="0x5420" width="32" description="The ISC Region 33 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 33 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_start_address_l" offset="0x5430" width="32" description="The ISC Region 33 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 33 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_start_address_h" offset="0x5434" width="32" description="The ISC Region 33 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 33 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_end_address_l" offset="0x5438" width="32" description="The ISC Region 33 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 33 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_33_end_address_h" offset="0x543C" width="32" description="The ISC Region 33 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 33 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_control" offset="0x5440" width="32" description="The ISC Region 34 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 34 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_start_address_l" offset="0x5450" width="32" description="The ISC Region 34 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 34 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_start_address_h" offset="0x5454" width="32" description="The ISC Region 34 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 34 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_end_address_l" offset="0x5458" width="32" description="The ISC Region 34 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 34 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_34_end_address_h" offset="0x545C" width="32" description="The ISC Region 34 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 34 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_control" offset="0x5460" width="32" description="The ISC Region 35 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 35 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_start_address_l" offset="0x5470" width="32" description="The ISC Region 35 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 35 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_start_address_h" offset="0x5474" width="32" description="The ISC Region 35 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 35 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_end_address_l" offset="0x5478" width="32" description="The ISC Region 35 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 35 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_35_end_address_h" offset="0x547C" width="32" description="The ISC Region 35 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 35 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_control" offset="0x5480" width="32" description="The ISC Region 36 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 36 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_start_address_l" offset="0x5490" width="32" description="The ISC Region 36 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 36 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_start_address_h" offset="0x5494" width="32" description="The ISC Region 36 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 36 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_end_address_l" offset="0x5498" width="32" description="The ISC Region 36 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 36 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_36_end_address_h" offset="0x549C" width="32" description="The ISC Region 36 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 36 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_control" offset="0x54A0" width="32" description="The ISC Region 37 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 37 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_start_address_l" offset="0x54B0" width="32" description="The ISC Region 37 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 37 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_start_address_h" offset="0x54B4" width="32" description="The ISC Region 37 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 37 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_end_address_l" offset="0x54B8" width="32" description="The ISC Region 37 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 37 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_37_end_address_h" offset="0x54BC" width="32" description="The ISC Region 37 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 37 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_control" offset="0x54C0" width="32" description="The ISC Region 38 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 38 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_start_address_l" offset="0x54D0" width="32" description="The ISC Region 38 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 38 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_start_address_h" offset="0x54D4" width="32" description="The ISC Region 38 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 38 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_end_address_l" offset="0x54D8" width="32" description="The ISC Region 38 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 38 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_38_end_address_h" offset="0x54DC" width="32" description="The ISC Region 38 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 38 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_control" offset="0x54E0" width="32" description="The ISC Region 39 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 39 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_start_address_l" offset="0x54F0" width="32" description="The ISC Region 39 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 39 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_start_address_h" offset="0x54F4" width="32" description="The ISC Region 39 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 39 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_end_address_l" offset="0x54F8" width="32" description="The ISC Region 39 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 39 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_39_end_address_h" offset="0x54FC" width="32" description="The ISC Region 39 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 39 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_control" offset="0x5500" width="32" description="The ISC Region 40 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 40 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_start_address_l" offset="0x5510" width="32" description="The ISC Region 40 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 40 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_start_address_h" offset="0x5514" width="32" description="The ISC Region 40 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 40 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_end_address_l" offset="0x5518" width="32" description="The ISC Region 40 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 40 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_40_end_address_h" offset="0x551C" width="32" description="The ISC Region 40 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 40 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_control" offset="0x5520" width="32" description="The ISC Region 41 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 41 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_start_address_l" offset="0x5530" width="32" description="The ISC Region 41 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 41 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_start_address_h" offset="0x5534" width="32" description="The ISC Region 41 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 41 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_end_address_l" offset="0x5538" width="32" description="The ISC Region 41 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 41 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_41_end_address_h" offset="0x553C" width="32" description="The ISC Region 41 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 41 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_control" offset="0x5540" width="32" description="The ISC Region 42 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 42 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_start_address_l" offset="0x5550" width="32" description="The ISC Region 42 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 42 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_start_address_h" offset="0x5554" width="32" description="The ISC Region 42 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 42 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_end_address_l" offset="0x5558" width="32" description="The ISC Region 42 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 42 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_42_end_address_h" offset="0x555C" width="32" description="The ISC Region 42 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 42 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_control" offset="0x5560" width="32" description="The ISC Region 43 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 43 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_start_address_l" offset="0x5570" width="32" description="The ISC Region 43 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 43 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_start_address_h" offset="0x5574" width="32" description="The ISC Region 43 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 43 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_end_address_l" offset="0x5578" width="32" description="The ISC Region 43 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 43 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_43_end_address_h" offset="0x557C" width="32" description="The ISC Region 43 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 43 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_control" offset="0x5580" width="32" description="The ISC Region 44 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 44 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_start_address_l" offset="0x5590" width="32" description="The ISC Region 44 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 44 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_start_address_h" offset="0x5594" width="32" description="The ISC Region 44 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 44 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_end_address_l" offset="0x5598" width="32" description="The ISC Region 44 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 44 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_44_end_address_h" offset="0x559C" width="32" description="The ISC Region 44 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 44 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_control" offset="0x55A0" width="32" description="The ISC Region 45 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 45 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_start_address_l" offset="0x55B0" width="32" description="The ISC Region 45 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 45 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_start_address_h" offset="0x55B4" width="32" description="The ISC Region 45 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 45 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_end_address_l" offset="0x55B8" width="32" description="The ISC Region 45 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 45 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_45_end_address_h" offset="0x55BC" width="32" description="The ISC Region 45 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 45 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_control" offset="0x55C0" width="32" description="The ISC Region 46 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 46 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_start_address_l" offset="0x55D0" width="32" description="The ISC Region 46 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 46 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_start_address_h" offset="0x55D4" width="32" description="The ISC Region 46 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 46 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_end_address_l" offset="0x55D8" width="32" description="The ISC Region 46 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 46 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_46_end_address_h" offset="0x55DC" width="32" description="The ISC Region 46 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 46 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_control" offset="0x55E0" width="32" description="The ISC Region 47 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 47 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_start_address_l" offset="0x55F0" width="32" description="The ISC Region 47 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 47 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_start_address_h" offset="0x55F4" width="32" description="The ISC Region 47 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 47 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_end_address_l" offset="0x55F8" width="32" description="The ISC Region 47 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 47 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_47_end_address_h" offset="0x55FC" width="32" description="The ISC Region 47 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 47 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_def_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_r_sync_isc_region_def_control" offset="0x5600" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_r_sync region 48 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_control" offset="0x5800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_start_address_l" offset="0x5810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_start_address_h" offset="0x5814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_end_address_l" offset="0x5818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_0_end_address_h" offset="0x581C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_control" offset="0x5820" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_start_address_l" offset="0x5830" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_start_address_h" offset="0x5834" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_end_address_l" offset="0x5838" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_1_end_address_h" offset="0x583C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_control" offset="0x5840" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_start_address_l" offset="0x5850" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_start_address_h" offset="0x5854" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_end_address_l" offset="0x5858" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_2_end_address_h" offset="0x585C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_control" offset="0x5860" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_start_address_l" offset="0x5870" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_start_address_h" offset="0x5874" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_end_address_l" offset="0x5878" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_3_end_address_h" offset="0x587C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_control" offset="0x5880" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_start_address_l" offset="0x5890" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_start_address_h" offset="0x5894" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_end_address_l" offset="0x5898" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_4_end_address_h" offset="0x589C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_control" offset="0x58A0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_start_address_l" offset="0x58B0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_start_address_h" offset="0x58B4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_end_address_l" offset="0x58B8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_5_end_address_h" offset="0x58BC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_control" offset="0x58C0" width="32" description="The ISC Region 6 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_start_address_l" offset="0x58D0" width="32" description="The ISC Region 6 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 6 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_start_address_h" offset="0x58D4" width="32" description="The ISC Region 6 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 6 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_end_address_l" offset="0x58D8" width="32" description="The ISC Region 6 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 6 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_6_end_address_h" offset="0x58DC" width="32" description="The ISC Region 6 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 6 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_control" offset="0x58E0" width="32" description="The ISC Region 7 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 7 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_start_address_l" offset="0x58F0" width="32" description="The ISC Region 7 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 7 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_start_address_h" offset="0x58F4" width="32" description="The ISC Region 7 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 7 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_end_address_l" offset="0x58F8" width="32" description="The ISC Region 7 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 7 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_7_end_address_h" offset="0x58FC" width="32" description="The ISC Region 7 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 7 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_control" offset="0x5900" width="32" description="The ISC Region 8 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 8 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_start_address_l" offset="0x5910" width="32" description="The ISC Region 8 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 8 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_start_address_h" offset="0x5914" width="32" description="The ISC Region 8 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 8 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_end_address_l" offset="0x5918" width="32" description="The ISC Region 8 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 8 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_8_end_address_h" offset="0x591C" width="32" description="The ISC Region 8 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 8 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_control" offset="0x5920" width="32" description="The ISC Region 9 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 9 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_start_address_l" offset="0x5930" width="32" description="The ISC Region 9 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 9 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_start_address_h" offset="0x5934" width="32" description="The ISC Region 9 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 9 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_end_address_l" offset="0x5938" width="32" description="The ISC Region 9 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 9 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_9_end_address_h" offset="0x593C" width="32" description="The ISC Region 9 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 9 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_control" offset="0x5940" width="32" description="The ISC Region 10 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 10 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_start_address_l" offset="0x5950" width="32" description="The ISC Region 10 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 10 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_start_address_h" offset="0x5954" width="32" description="The ISC Region 10 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 10 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_end_address_l" offset="0x5958" width="32" description="The ISC Region 10 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 10 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_10_end_address_h" offset="0x595C" width="32" description="The ISC Region 10 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 10 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_control" offset="0x5960" width="32" description="The ISC Region 11 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 11 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_start_address_l" offset="0x5970" width="32" description="The ISC Region 11 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 11 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_start_address_h" offset="0x5974" width="32" description="The ISC Region 11 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 11 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_end_address_l" offset="0x5978" width="32" description="The ISC Region 11 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 11 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_11_end_address_h" offset="0x597C" width="32" description="The ISC Region 11 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 11 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_control" offset="0x5980" width="32" description="The ISC Region 12 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 12 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_start_address_l" offset="0x5990" width="32" description="The ISC Region 12 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 12 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_start_address_h" offset="0x5994" width="32" description="The ISC Region 12 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 12 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_end_address_l" offset="0x5998" width="32" description="The ISC Region 12 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 12 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_12_end_address_h" offset="0x599C" width="32" description="The ISC Region 12 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 12 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_control" offset="0x59A0" width="32" description="The ISC Region 13 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 13 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_start_address_l" offset="0x59B0" width="32" description="The ISC Region 13 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 13 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_start_address_h" offset="0x59B4" width="32" description="The ISC Region 13 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 13 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_end_address_l" offset="0x59B8" width="32" description="The ISC Region 13 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 13 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_13_end_address_h" offset="0x59BC" width="32" description="The ISC Region 13 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 13 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_control" offset="0x59C0" width="32" description="The ISC Region 14 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 14 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_start_address_l" offset="0x59D0" width="32" description="The ISC Region 14 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 14 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_start_address_h" offset="0x59D4" width="32" description="The ISC Region 14 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 14 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_end_address_l" offset="0x59D8" width="32" description="The ISC Region 14 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 14 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_14_end_address_h" offset="0x59DC" width="32" description="The ISC Region 14 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 14 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_control" offset="0x59E0" width="32" description="The ISC Region 15 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 15 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_start_address_l" offset="0x59F0" width="32" description="The ISC Region 15 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 15 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_start_address_h" offset="0x59F4" width="32" description="The ISC Region 15 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 15 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_end_address_l" offset="0x59F8" width="32" description="The ISC Region 15 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 15 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_15_end_address_h" offset="0x59FC" width="32" description="The ISC Region 15 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 15 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_control" offset="0x5A00" width="32" description="The ISC Region 16 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 16 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_start_address_l" offset="0x5A10" width="32" description="The ISC Region 16 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 16 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_start_address_h" offset="0x5A14" width="32" description="The ISC Region 16 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 16 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_end_address_l" offset="0x5A18" width="32" description="The ISC Region 16 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 16 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_16_end_address_h" offset="0x5A1C" width="32" description="The ISC Region 16 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 16 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_control" offset="0x5A20" width="32" description="The ISC Region 17 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 17 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_start_address_l" offset="0x5A30" width="32" description="The ISC Region 17 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 17 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_start_address_h" offset="0x5A34" width="32" description="The ISC Region 17 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 17 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_end_address_l" offset="0x5A38" width="32" description="The ISC Region 17 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 17 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_17_end_address_h" offset="0x5A3C" width="32" description="The ISC Region 17 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 17 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_control" offset="0x5A40" width="32" description="The ISC Region 18 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 18 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_start_address_l" offset="0x5A50" width="32" description="The ISC Region 18 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 18 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_start_address_h" offset="0x5A54" width="32" description="The ISC Region 18 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 18 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_end_address_l" offset="0x5A58" width="32" description="The ISC Region 18 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 18 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_18_end_address_h" offset="0x5A5C" width="32" description="The ISC Region 18 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 18 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_control" offset="0x5A60" width="32" description="The ISC Region 19 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 19 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_start_address_l" offset="0x5A70" width="32" description="The ISC Region 19 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 19 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_start_address_h" offset="0x5A74" width="32" description="The ISC Region 19 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 19 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_end_address_l" offset="0x5A78" width="32" description="The ISC Region 19 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 19 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_19_end_address_h" offset="0x5A7C" width="32" description="The ISC Region 19 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 19 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_control" offset="0x5A80" width="32" description="The ISC Region 20 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 20 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_start_address_l" offset="0x5A90" width="32" description="The ISC Region 20 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 20 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_start_address_h" offset="0x5A94" width="32" description="The ISC Region 20 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 20 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_end_address_l" offset="0x5A98" width="32" description="The ISC Region 20 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 20 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_20_end_address_h" offset="0x5A9C" width="32" description="The ISC Region 20 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 20 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_control" offset="0x5AA0" width="32" description="The ISC Region 21 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 21 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_start_address_l" offset="0x5AB0" width="32" description="The ISC Region 21 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 21 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_start_address_h" offset="0x5AB4" width="32" description="The ISC Region 21 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 21 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_end_address_l" offset="0x5AB8" width="32" description="The ISC Region 21 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 21 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_21_end_address_h" offset="0x5ABC" width="32" description="The ISC Region 21 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 21 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_control" offset="0x5AC0" width="32" description="The ISC Region 22 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 22 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_start_address_l" offset="0x5AD0" width="32" description="The ISC Region 22 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 22 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_start_address_h" offset="0x5AD4" width="32" description="The ISC Region 22 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 22 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_end_address_l" offset="0x5AD8" width="32" description="The ISC Region 22 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 22 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_22_end_address_h" offset="0x5ADC" width="32" description="The ISC Region 22 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 22 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_control" offset="0x5AE0" width="32" description="The ISC Region 23 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 23 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_start_address_l" offset="0x5AF0" width="32" description="The ISC Region 23 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 23 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_start_address_h" offset="0x5AF4" width="32" description="The ISC Region 23 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 23 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_end_address_l" offset="0x5AF8" width="32" description="The ISC Region 23 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 23 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_23_end_address_h" offset="0x5AFC" width="32" description="The ISC Region 23 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 23 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_control" offset="0x5B00" width="32" description="The ISC Region 24 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 24 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_start_address_l" offset="0x5B10" width="32" description="The ISC Region 24 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 24 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_start_address_h" offset="0x5B14" width="32" description="The ISC Region 24 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 24 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_end_address_l" offset="0x5B18" width="32" description="The ISC Region 24 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 24 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_24_end_address_h" offset="0x5B1C" width="32" description="The ISC Region 24 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 24 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_control" offset="0x5B20" width="32" description="The ISC Region 25 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 25 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_start_address_l" offset="0x5B30" width="32" description="The ISC Region 25 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 25 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_start_address_h" offset="0x5B34" width="32" description="The ISC Region 25 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 25 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_end_address_l" offset="0x5B38" width="32" description="The ISC Region 25 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 25 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_25_end_address_h" offset="0x5B3C" width="32" description="The ISC Region 25 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 25 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_control" offset="0x5B40" width="32" description="The ISC Region 26 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 26 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_start_address_l" offset="0x5B50" width="32" description="The ISC Region 26 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 26 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_start_address_h" offset="0x5B54" width="32" description="The ISC Region 26 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 26 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_end_address_l" offset="0x5B58" width="32" description="The ISC Region 26 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 26 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_26_end_address_h" offset="0x5B5C" width="32" description="The ISC Region 26 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 26 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_control" offset="0x5B60" width="32" description="The ISC Region 27 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 27 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_start_address_l" offset="0x5B70" width="32" description="The ISC Region 27 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 27 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_start_address_h" offset="0x5B74" width="32" description="The ISC Region 27 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 27 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_end_address_l" offset="0x5B78" width="32" description="The ISC Region 27 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 27 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_27_end_address_h" offset="0x5B7C" width="32" description="The ISC Region 27 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 27 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_control" offset="0x5B80" width="32" description="The ISC Region 28 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 28 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_start_address_l" offset="0x5B90" width="32" description="The ISC Region 28 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 28 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_start_address_h" offset="0x5B94" width="32" description="The ISC Region 28 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 28 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_end_address_l" offset="0x5B98" width="32" description="The ISC Region 28 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 28 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_28_end_address_h" offset="0x5B9C" width="32" description="The ISC Region 28 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 28 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_control" offset="0x5BA0" width="32" description="The ISC Region 29 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 29 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_start_address_l" offset="0x5BB0" width="32" description="The ISC Region 29 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 29 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_start_address_h" offset="0x5BB4" width="32" description="The ISC Region 29 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 29 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_end_address_l" offset="0x5BB8" width="32" description="The ISC Region 29 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 29 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_29_end_address_h" offset="0x5BBC" width="32" description="The ISC Region 29 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 29 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_control" offset="0x5BC0" width="32" description="The ISC Region 30 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 30 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_start_address_l" offset="0x5BD0" width="32" description="The ISC Region 30 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 30 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_start_address_h" offset="0x5BD4" width="32" description="The ISC Region 30 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 30 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_end_address_l" offset="0x5BD8" width="32" description="The ISC Region 30 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 30 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_30_end_address_h" offset="0x5BDC" width="32" description="The ISC Region 30 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 30 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_control" offset="0x5BE0" width="32" description="The ISC Region 31 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 31 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_start_address_l" offset="0x5BF0" width="32" description="The ISC Region 31 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 31 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_start_address_h" offset="0x5BF4" width="32" description="The ISC Region 31 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 31 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_end_address_l" offset="0x5BF8" width="32" description="The ISC Region 31 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 31 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_31_end_address_h" offset="0x5BFC" width="32" description="The ISC Region 31 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 31 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_control" offset="0x5C00" width="32" description="The ISC Region 32 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 32 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_start_address_l" offset="0x5C10" width="32" description="The ISC Region 32 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 32 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_start_address_h" offset="0x5C14" width="32" description="The ISC Region 32 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 32 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_end_address_l" offset="0x5C18" width="32" description="The ISC Region 32 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 32 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_32_end_address_h" offset="0x5C1C" width="32" description="The ISC Region 32 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 32 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_control" offset="0x5C20" width="32" description="The ISC Region 33 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 33 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_start_address_l" offset="0x5C30" width="32" description="The ISC Region 33 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 33 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_start_address_h" offset="0x5C34" width="32" description="The ISC Region 33 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 33 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_end_address_l" offset="0x5C38" width="32" description="The ISC Region 33 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 33 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_33_end_address_h" offset="0x5C3C" width="32" description="The ISC Region 33 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 33 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_control" offset="0x5C40" width="32" description="The ISC Region 34 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 34 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_start_address_l" offset="0x5C50" width="32" description="The ISC Region 34 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 34 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_start_address_h" offset="0x5C54" width="32" description="The ISC Region 34 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 34 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_end_address_l" offset="0x5C58" width="32" description="The ISC Region 34 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 34 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_34_end_address_h" offset="0x5C5C" width="32" description="The ISC Region 34 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 34 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_control" offset="0x5C60" width="32" description="The ISC Region 35 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 35 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_start_address_l" offset="0x5C70" width="32" description="The ISC Region 35 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 35 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_start_address_h" offset="0x5C74" width="32" description="The ISC Region 35 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 35 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_end_address_l" offset="0x5C78" width="32" description="The ISC Region 35 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 35 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_35_end_address_h" offset="0x5C7C" width="32" description="The ISC Region 35 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 35 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_control" offset="0x5C80" width="32" description="The ISC Region 36 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 36 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_start_address_l" offset="0x5C90" width="32" description="The ISC Region 36 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 36 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_start_address_h" offset="0x5C94" width="32" description="The ISC Region 36 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 36 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_end_address_l" offset="0x5C98" width="32" description="The ISC Region 36 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 36 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_36_end_address_h" offset="0x5C9C" width="32" description="The ISC Region 36 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 36 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_control" offset="0x5CA0" width="32" description="The ISC Region 37 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 37 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_start_address_l" offset="0x5CB0" width="32" description="The ISC Region 37 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 37 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_start_address_h" offset="0x5CB4" width="32" description="The ISC Region 37 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 37 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_end_address_l" offset="0x5CB8" width="32" description="The ISC Region 37 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 37 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_37_end_address_h" offset="0x5CBC" width="32" description="The ISC Region 37 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 37 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_control" offset="0x5CC0" width="32" description="The ISC Region 38 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 38 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_start_address_l" offset="0x5CD0" width="32" description="The ISC Region 38 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 38 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_start_address_h" offset="0x5CD4" width="32" description="The ISC Region 38 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 38 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_end_address_l" offset="0x5CD8" width="32" description="The ISC Region 38 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 38 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_38_end_address_h" offset="0x5CDC" width="32" description="The ISC Region 38 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 38 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_control" offset="0x5CE0" width="32" description="The ISC Region 39 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 39 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_start_address_l" offset="0x5CF0" width="32" description="The ISC Region 39 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 39 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_start_address_h" offset="0x5CF4" width="32" description="The ISC Region 39 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 39 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_end_address_l" offset="0x5CF8" width="32" description="The ISC Region 39 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 39 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_39_end_address_h" offset="0x5CFC" width="32" description="The ISC Region 39 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 39 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_control" offset="0x5D00" width="32" description="The ISC Region 40 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 40 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_start_address_l" offset="0x5D10" width="32" description="The ISC Region 40 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 40 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_start_address_h" offset="0x5D14" width="32" description="The ISC Region 40 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 40 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_end_address_l" offset="0x5D18" width="32" description="The ISC Region 40 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 40 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_40_end_address_h" offset="0x5D1C" width="32" description="The ISC Region 40 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 40 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_control" offset="0x5D20" width="32" description="The ISC Region 41 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 41 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_start_address_l" offset="0x5D30" width="32" description="The ISC Region 41 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 41 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_start_address_h" offset="0x5D34" width="32" description="The ISC Region 41 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 41 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_end_address_l" offset="0x5D38" width="32" description="The ISC Region 41 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 41 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_41_end_address_h" offset="0x5D3C" width="32" description="The ISC Region 41 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 41 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_control" offset="0x5D40" width="32" description="The ISC Region 42 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 42 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_start_address_l" offset="0x5D50" width="32" description="The ISC Region 42 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 42 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_start_address_h" offset="0x5D54" width="32" description="The ISC Region 42 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 42 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_end_address_l" offset="0x5D58" width="32" description="The ISC Region 42 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 42 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_42_end_address_h" offset="0x5D5C" width="32" description="The ISC Region 42 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 42 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_control" offset="0x5D60" width="32" description="The ISC Region 43 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 43 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_start_address_l" offset="0x5D70" width="32" description="The ISC Region 43 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 43 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_start_address_h" offset="0x5D74" width="32" description="The ISC Region 43 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 43 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_end_address_l" offset="0x5D78" width="32" description="The ISC Region 43 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 43 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_43_end_address_h" offset="0x5D7C" width="32" description="The ISC Region 43 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 43 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_control" offset="0x5D80" width="32" description="The ISC Region 44 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 44 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_start_address_l" offset="0x5D90" width="32" description="The ISC Region 44 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 44 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_start_address_h" offset="0x5D94" width="32" description="The ISC Region 44 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 44 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_end_address_l" offset="0x5D98" width="32" description="The ISC Region 44 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 44 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_44_end_address_h" offset="0x5D9C" width="32" description="The ISC Region 44 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 44 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_control" offset="0x5DA0" width="32" description="The ISC Region 45 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 45 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_start_address_l" offset="0x5DB0" width="32" description="The ISC Region 45 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 45 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_start_address_h" offset="0x5DB4" width="32" description="The ISC Region 45 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 45 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_end_address_l" offset="0x5DB8" width="32" description="The ISC Region 45 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 45 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_45_end_address_h" offset="0x5DBC" width="32" description="The ISC Region 45 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 45 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_control" offset="0x5DC0" width="32" description="The ISC Region 46 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 46 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_start_address_l" offset="0x5DD0" width="32" description="The ISC Region 46 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 46 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_start_address_h" offset="0x5DD4" width="32" description="The ISC Region 46 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 46 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_end_address_l" offset="0x5DD8" width="32" description="The ISC Region 46 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 46 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_46_end_address_h" offset="0x5DDC" width="32" description="The ISC Region 46 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 46 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_control" offset="0x5DE0" width="32" description="The ISC Region 47 Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 47 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_start_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_start_address_l" offset="0x5DF0" width="32" description="The ISC Region 47 Start Address Low Register defines the start address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 47 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_start_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_start_address_h" offset="0x5DF4" width="32" description="The ISC Region 47 Start Address High Register defines the start address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 47 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_end_address_l" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_end_address_l" offset="0x5DF8" width="32" description="The ISC Region 47 End Address Low Register defines the end included address bits 31 to 0 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 47 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_end_address_h" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_47_end_address_h" offset="0x5DFC" width="32" description="The ISC Region 47 End Address High Register defines the end address bits 47 to 32 for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 47 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_def_control" acronym="ISC_REGS_Ij7aep_gpu_bxs464_wrap_main_0_m_vbusm_w_sync_isc_region_def_control" offset="0x5E00" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ij7aep_gpu_bxs464_wrap_main_0.m_vbusm_w_sync region 48 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
</module>