{
    "NIDigital": {
        "deviceID": "PXI1Slot7",
        "pinmap": "settings/DEC3_ProbeCard_Full_SiFET.pinmap",
        "specs": [
            "settings/DEC3.specs",
            "settings/DEC3_Full_SiFET.digilevels",
            "settings/DEC3.digitiming"
        ],
        "patterns": "settings/patterns/*DEC3_Full_SiFET_2x2.digipat"
    },

    "WLS": ["A2_WL_0", "A2_WL_1"],
    "BLS": ["A2_BL_0", "A2_BL_1"],
    "SLS": ["A2_SL_0", "A2_SL_1"],
    "BODY": ["A2_PMOS_BODY","A2_NMOS_BODY"],

    "all_WLS": ["A2_WL_0", "A2_WL_1"],
    "all_BLS": ["A2_BL_0", "A2_BL_1"],
    "all_SLS": ["A2_SL_0", "A2_SL_1"],

    "READ": {
        "mode": "digital",
        "aperture_time": 0.0005,
        "current_limit_range": 0.000032,
        "relaxation_cycles": 100,
        "settling_time": 1e-4,
        "shunt_res_value": 0,
        "NMOS": {
            "VWL": 1.5,
            "VBL": 0.2,
            "VSL": 0,
            "VB": 0
            },

        "PMOS": {
            "VWL": -1.5,
            "VBL": -0.5,
            "VSL": 0,
            "VB": 1.5
            }
    },

    "SET": {
        "NMOS": {
            "VWL": 0,
            "VBL": 4,
            "VSL": 2,
            "PW": 100,
    
            "VWL_SET_start": 1.2,
            "VWL_SET_step": 0.1,
            "VWL_SET_stop": 2.2,
    
            "VBL_start": 1.5,
            "VBL_step": 0.1,
            "VBL_stop": 2.5,
    
            "PW_start": 1,
            "PW_stop": 100,
            "PW_steps": 3
        },

        "PMOS": {
            "VWL": 0.5,
            "VBL": 0,
            "VSL": 2,
            "PW": 1200,

            "VWL_SET_start": 1,
            "VWL_SET_step": -0.1,
            "VWL_SET_stop": -0.5,

            "VBL_start": 1,
            "VBL_step": -0.1,
            "VBL_stop": -1,

            "PW_start": 1,
            "PW_stop": 1000,
            "PW_steps": 4    
        }
    },

    "RESET": {
        "NMOS": {
            "VWL": 2.5,
            "VSL": 3,
            "VBL": 0,
            "PW": 100,
    
            "VWL_RESET_start": 1.8,
            "VWL_RESET_step": 0.1,
            "VWL_RESET_stop": 2.5,
    
            "VSL_start": 2,
            "VSL_step": 0.2,
            "VSL_stop": 5,
    
            "PW_start": 1,
            "PW_stop": 100,
            "PW_steps": 3   
        },

        "PMOS": {
            "VWL": -1,
            "VSL": 1.5,
            "VBL": 2.5,
            "PW": 100,
    
            "VWL_RESET_start": 0.5,
            "VWL_RESET_step": -0.1,
            "VWL_RESET_stop": -0.5,
    
            "VSL_start": 2,
            "VSL_step": -0.1,
            "VSL_stop": 0.5,
    
            "PW_start": 1,
            "PW_stop": 100,
            "PW_steps": 3   
        } 
    },
    
    "FORM": {
        "NMOS": {
            "VWL": 1.8,
            "VBL": 3,
            "VSL": 0,
            "PW": 1200,

            "VWL_SET_start": 1,
            "VWL_SET_step": 0.1,
            "VWL_SET_stop": 2.5,

            "VBL_start": 1,
            "VBL_step": 0.1,
            "VBL_stop": 3.5,

            "PW_start": 1,
            "PW_stop": 1000,
            "PW_steps": 4    
        },

        "PMOS": {
            "VWL": 0.5,
            "VBL": 0,
            "VSL": 2,
            "PW": 1200,

            "VWL_SET_start": 1,
            "VWL_SET_step": -0.1,
            "VWL_SET_stop": -0.5,

            "VBL_start": 1,
            "VBL_step": -0.2,
            "VBL_stop": -2,

            "PW_start": 1,
            "PW_stop": 1000,
            "PW_steps": 4    
        }
    },
    
    "TARGETS": {
        "FORM": 10000,
        "SET": 10000,
        "RESET": 35000
    },

    "master_log_file": "logs/master.log",
    "prog_log_file": "logs/prog.log",
    "data_header": "data/"
}