--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.662ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X76Y87.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.112ns (0.551 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO25 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y82.A5      net (fanout=1)        0.514   XLXN_559<25>
    SLICE_X77Y82.A       Tilo                  0.043   U1/myMEMWB/reg_reg<63>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X75Y82.C6      net (fanout=1)        0.458   Data_in<25>
    SLICE_X75Y82.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X75Y82.A5      net (fanout=12)       0.188   Disp_num<25>
    SLICE_X75Y82.A       Tilo                  0.043   U1/myIFID/reg_instr<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X77Y81.D5      net (fanout=2)        0.702   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X77Y81.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X76Y87.B5      net (fanout=1)        0.383   U6/XLXN_390<15>
    SLICE_X76Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X76Y87.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X76Y87.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (2.195ns logic, 2.489ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 6)
  Clock Path Skew:      -0.112ns (0.551 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.C6      net (fanout=1)        0.367   XLXN_559<24>
    SLICE_X77Y75.C       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X75Y81.C5      net (fanout=1)        0.370   Data_in<24>
    SLICE_X75Y81.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X75Y82.A3      net (fanout=13)       0.394   Disp_num<24>
    SLICE_X75Y82.A       Tilo                  0.043   U1/myIFID/reg_instr<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X77Y81.D5      net (fanout=2)        0.702   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X77Y81.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X76Y87.B5      net (fanout=1)        0.383   U6/XLXN_390<15>
    SLICE_X76Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X76Y87.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X76Y87.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (2.195ns logic, 2.460ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.579ns (Levels of Logic = 6)
  Clock Path Skew:      -0.112ns (0.551 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO26 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y82.B6      net (fanout=1)        0.594   XLXN_559<26>
    SLICE_X77Y82.B       Tilo                  0.043   U1/myMEMWB/reg_reg<63>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X77Y82.C6      net (fanout=1)        0.098   Data_in<26>
    SLICE_X77Y82.CMUX    Tilo                  0.244   U1/myMEMWB/reg_reg<63>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X75Y82.A4      net (fanout=13)       0.363   Disp_num<26>
    SLICE_X75Y82.A       Tilo                  0.043   U1/myIFID/reg_instr<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X77Y81.D5      net (fanout=2)        0.702   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X77Y81.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X76Y87.B5      net (fanout=1)        0.383   U6/XLXN_390<15>
    SLICE_X76Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X76Y87.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X76Y87.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (2.195ns logic, 2.384ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X75Y79.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.118ns (0.545 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X76Y75.A5      net (fanout=13)       0.300   Disp_num<15>
    SLICE_X76Y75.A       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34111
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X76Y76.B3      net (fanout=2)        0.369   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X76Y76.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X75Y79.B5      net (fanout=1)        0.333   U6/XLXN_390<39>
    SLICE_X75Y79.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X75Y79.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X75Y79.CLK     Tas                   0.009   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (2.225ns logic, 2.384ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 6)
  Clock Path Skew:      -0.118ns (0.545 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X77Y76.A5      net (fanout=13)       0.203   Disp_num<15>
    SLICE_X77Y76.A       Tilo                  0.043   U1/myIFID/reg_instr<15>
                                                       U6/SM1/HTS4/MSEG/XLXI_8
    SLICE_X76Y76.B4      net (fanout=1)        0.354   U6/SM1/HTS4/MSEG/XLXN_28
    SLICE_X76Y76.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X75Y79.B5      net (fanout=1)        0.333   U6/XLXN_390<39>
    SLICE_X75Y79.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X75Y79.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X75Y79.CLK     Tas                   0.009   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (2.225ns logic, 2.272ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.118ns (0.545 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X76Y76.A3      net (fanout=13)       0.331   Disp_num<15>
    SLICE_X76Y76.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X76Y76.B5      net (fanout=2)        0.168   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X76Y76.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X75Y79.B5      net (fanout=1)        0.333   U6/XLXN_390<39>
    SLICE_X75Y79.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X75Y79.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X75Y79.CLK     Tas                   0.009   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (2.225ns logic, 2.214ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X75Y76.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X76Y76.A3      net (fanout=13)       0.331   Disp_num<15>
    SLICE_X76Y76.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X76Y76.D6      net (fanout=2)        0.360   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X76Y76.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X76Y76.C5      net (fanout=1)        0.164   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X76Y76.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X75Y76.D6      net (fanout=1)        0.179   U6/XLXN_390<36>
    SLICE_X75Y76.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X75Y76.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X75Y76.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (2.268ns logic, 2.334ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X76Y75.C6      net (fanout=13)       0.250   Disp_num<15>
    SLICE_X76Y75.C       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34111
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X76Y76.D5      net (fanout=2)        0.364   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X76Y76.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X76Y76.C5      net (fanout=1)        0.164   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X76Y76.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X75Y76.D6      net (fanout=1)        0.179   U6/XLXN_390<36>
    SLICE_X75Y76.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X75Y76.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X75Y76.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (2.268ns logic, 2.257ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y15.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y75.A6      net (fanout=1)        0.551   XLXN_559<15>
    SLICE_X77Y75.A       Tilo                  0.043   U1/myMEMWB/reg_reg<53>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X77Y76.C5      net (fanout=1)        0.599   Data_in<15>
    SLICE_X77Y76.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X76Y76.D3      net (fanout=13)       0.531   Disp_num<15>
    SLICE_X76Y76.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X76Y76.C5      net (fanout=1)        0.164   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X76Y76.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X75Y76.D6      net (fanout=1)        0.179   U6/XLXN_390<36>
    SLICE_X75Y76.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X75Y76.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X75Y76.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (2.225ns logic, 2.174ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_57 (SLICE_X79Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_57 (FF)
  Destination:          U6/M2/buffer_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_57 to U6/M2/buffer_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y69.AQ      Tcko                  0.100   U6/M2/buffer<58>
                                                       U6/M2/buffer_57
    SLICE_X79Y69.A6      net (fanout=2)        0.098   U6/M2/buffer<57>
    SLICE_X79Y69.CLK     Tah         (-Th)     0.032   U6/M2/buffer<58>
                                                       U6/M2/buffer_57_rstpot
                                                       U6/M2/buffer_57
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X81Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y81.AQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_23
    SLICE_X81Y81.A6      net (fanout=2)        0.098   U6/M2/buffer<23>
    SLICE_X81Y81.CLK     Tah         (-Th)     0.032   U6/M2/buffer<20>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_16 (SLICE_X98Y50.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_7 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 4)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_7 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y47.DQ      Tcko                  0.100   U9/counter1<7>
                                                       U9/counter1_7
    SLICE_X98Y47.D5      net (fanout=3)        0.099   U9/counter1<7>
    SLICE_X98Y47.COUT    Topcyd                0.105   U9/Mcount_counter1_cy<7>
                                                       U9/counter1<7>_rt
                                                       U9/Mcount_counter1_cy<7>
    SLICE_X98Y48.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<7>
    SLICE_X98Y48.COUT    Tbyp                  0.027   U9/Mcount_counter1_cy<11>
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X98Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X98Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.208ns logic, 0.100ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_15 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_15 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y49.DQ      Tcko                  0.118   U9/counter1<15>
                                                       U9/counter1_15
    SLICE_X98Y49.D3      net (fanout=2)        0.146   U9/counter1<15>
    SLICE_X98Y49.COUT    Topcyd                0.105   U9/counter1<15>
                                                       U9/counter1<15>_rt
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.172ns logic, 0.147ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_3 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 5)
  Clock Path Skew:      0.141ns (0.714 - 0.573)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_3 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y46.DQ      Tcko                  0.100   U9/counter1<3>
                                                       U9/counter1_3
    SLICE_X98Y46.D5      net (fanout=2)        0.091   U9/counter1<3>
    SLICE_X98Y46.COUT    Topcyd                0.105   U9/Mcount_counter1_cy<3>
                                                       U9/counter1<3>_rt
                                                       U9/Mcount_counter1_cy<3>
    SLICE_X98Y47.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<3>
    SLICE_X98Y47.COUT    Tbyp                  0.027   U9/Mcount_counter1_cy<7>
                                                       U9/Mcount_counter1_cy<7>
    SLICE_X98Y48.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<7>
    SLICE_X98Y48.COUT    Tbyp                  0.027   U9/Mcount_counter1_cy<11>
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X98Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X98Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X98Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.235ns logic, 0.092ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y15.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.919|    4.831|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2174 connections

Design statistics:
   Minimum period:   9.662ns{1}   (Maximum frequency: 103.498MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 04 20:38:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 723 MB



