* Half Adder Implementation
* Using NAND/INV/AND gates for optimal CMOS implementation

* Supply voltage
Vdd vdd 0 5

* Input voltage sources (for testing)
VA a 0 PULSE(0 5 0 1n 1n 50n 100n)    ; Input A
VB b 0 PULSE(0 5 0 1n 1n 100n 200n)   ; Input B

* Inverters for A and B
XU1 a vdd 0 a_inv INVERT
XU2 b vdd 0 b_inv INVERT

* NAND gates for XOR implementation
XU3 a_inv b vdd 0 nand1 NAND
XU4 a b_inv vdd 0 nand2 NAND
XU5 nand1 nand2 vdd 0 sum NAND        ; Final NAND for Sum

* AND gate for Carry
XU6 a b vdd 0 carry AND

* Simulation directives
.tran 0 400n
.model NMOS NMOS
.model PMOS PMOS
.lib standard.txt

* Subcircuits
.subckt INVERT in vdd vss out
MP1 out in vdd vdd PMOS
MN1 out in vss vss NMOS
.ends

.subckt NAND in1 in2 vdd vss out
MP1 out in1 vdd vdd PMOS
MP2 out in2 vdd vdd PMOS
MN1 out in1 n1 vss NMOS
MN2 n1 in2 vss vss NMOS
.ends

.subckt AND in1 in2 vdd vss out
XU1 in1 in2 vdd vss n1 NAND
XU2 n1 vdd vss out INVERT
.ends

.end