==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply.cpp' ... 
WARNING: [HLS 200-40] In file included from matrix_multiply.cpp:33:
In file included from ./matrix_multiply.h:36:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_linear_algebra.h:52:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/deprecated/x_complex_matrix_multiply.h:62:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from matrix_multiply.cpp:1:
In file included from matrix_multiply.cpp:33:
In file included from ./matrix_multiply.h:36:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_linear_algebra.h:52:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/deprecated/x_complex_matrix_multiply.h:62:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:17 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:17 . Memory (MB): peak = 195.434 ; gain = 103.270
WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:42): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:18 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'a_i' (matrix_multiply.cpp:48:7)
INFO: [HLS 200-472] Inferring partial write operation for 'b_i' (matrix_multiply.cpp:53:7)
INFO: [HLS 200-472] Inferring partial write operation for 'sum_mult' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332:13)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335:13)
INFO: [HLS 200-472] Inferring partial write operation for 'sum_mult' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:19 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (4.808ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:
	'fadd' operation ('tmp', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)
	'store' operation ('C_addr_write_ln335', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) of variable 'tmp', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335 on array 'C' [70]  (1.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.199 seconds; current allocated memory: 123.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 123.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 123.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 123.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fadd_32ns_32ns_32_7_no_dsp_1' to 'matrix_multiply_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fmul_32ns_32ns_32_6_max_dsp_1' to 'matrix_multiply_tdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 124.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_a_i' to 'matrix_multiply_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_b_i' to 'matrix_multiply_tfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_C_assign' to 'matrix_multiply_tg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_top'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 125.454 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 207.99 MHz
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_abkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_teOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:27 . Memory (MB): peak = 195.434 ; gain = 103.270
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiply_top.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply_top.
INFO: [HLS 200-112] Total elapsed time: 86.8 seconds; peak allocated memory: 125.454 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
