Real time: Nov/24/2014 12:46:41

Profiler Stats
--------------
Elapsed_time_in_seconds: 126
Elapsed_time_in_minutes: 2.1
Elapsed_time_in_hours: 0.035
Elapsed_time_in_days: 0.00145833

Virtual_time_in_seconds: 125.12
Virtual_time_in_minutes: 2.08533
Virtual_time_in_hours:   0.0347556
Virtual_time_in_days:    0.0347556

Ruby_current_time: 3150685
Ruby_start_time: 1
Ruby_cycles: 3150684

mbytes_resident: 106.629
mbytes_total: 155.027
resident_ratio: 0.687807

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.15068e+06 [ 3.15068e+06 3.15068e+06 3.15068e+06 3.15068e+06 3.15068e+06 3.15068e+06 3.15068e+06 3.15068e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 152321
  L1D_cache_total_misses: 42120	(27.6521%)
  L1D_cache_total_demand_misses: 42120
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 42120
  L1D_cache_misses_per_instruction: 42120
  L1D_cache_instructions_per_misses: 2.37417e-05

  L1D_cache_request_type_LD:   52767	(34.642)%
  L1D_cache_request_type_ST:   99554	(65.358)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 152321 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 152321 ]

  L1D_cache_miss_type_LD:   18310	(43.471)%
  L1D_cache_miss_type_ST:   23810	(56.529)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 191786
  L1T_cache_total_misses: 47943	(24.9982%)
  L1T_cache_total_demand_misses: 47943
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 47943
  L1T_cache_misses_per_instruction: 47943
  L1T_cache_instructions_per_misses: 2.08581e-05

  L1T_cache_request_type_LD:   144234	(75.2057)%
  L1T_cache_request_type_ST:   47552	(24.7943)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 191786 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 191786 ]

  L1T_cache_miss_type_LD:   22741	(47.4334)%
  L1T_cache_miss_type_ST:   25202	(52.5666)%

L2_cache cache stats: 
  L2_cache_total_requests: 49824
  L2_cache_total_misses: 5216	(10.4689%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   18310	(36.7494)%
  L2_cache_request_type_ST:   31514	(63.2506)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 49824 average:     8 | standard deviation: 0 | 0 0 0 0 49824 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 70293
  L2T_cache_total_misses: 7704	(10.9598%)
  L2T_cache_total_demand_misses: 7704
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7704
  L2T_cache_misses_per_instruction: 7704
  L2T_cache_instructions_per_misses: 0.000129803

  L2T_cache_request_type_LD:   22741	(32.3517)%
  L2T_cache_request_type_ST:   47552	(67.6483)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 70293 average: 24.2356 | standard deviation: 11.2277 | 0 0 0 0 22741 0 47552 ]

  L2T_cache_miss_type_LD:   5337	(69.2757)%
  L2T_cache_miss_type_ST:   2367	(30.7243)%


TBE Queries: 196134
Busy TBE Counts: 34601
Busy Controller Counts:
L1TCache-0:10  L1TCache-1:14  L1TCache-2:18  L1TCache-3:0  L1TCache-4:13  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:788  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 161533 average: 33.7412 | standard deviation: 46.1837 | 82638 8711 2692 2477 2768 2471 2127 1980 2108 2110 1984 1871 2069 2390 2812 4460 1000 928 897 899 887 868 868 821 834 816 825 954 1042 1358 6799 16069 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 128 count: 344107 average: 10.5167 | standard deviation: 19.2769 | 192748 86397 8633 3899 3023 3361 3314 3335 3675 3100 2783 2668 2358 2218 2373 7042 6243 809 594 533 523 504 497 527 540 440 377 362 307 304 324 293 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 1622 count: 344107 average: 61.5379 | standard deviation: 150.169 | 231694 0 62531 197 4079 808 717 1364 4193 869 865 712 706 676 770 900 769 715 1890 3658 1188 836 978 724 634 664 665 965 1689 1451 2275 3202 1635 1154 975 640 446 423 363 378 335 283 330 290 326 269 226 221 219 197 174 176 171 173 167 161 129 136 127 96 61 41 34 23 26 32 26 33 26 25 31 26 22 20 11 7 5 3 1 3 1 2 3 0 2 4 4 5 3 1 1 2 1 2 6 2 1 0 1 1 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1622 count: 197001 average: 56.6553 | standard deviation: 157.722 | 180013 10015 4869 1779 278 39 8 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1129 count: 147106 average: 68.0764 | standard deviation: 139.147 | 126024 5044 7012 5276 2768 657 241 65 19 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1226 count: 42573 average: 181.565 | standard deviation: 259.635 | 25269 0 0 0 0 17 19 54 226 266 249 221 231 176 152 167 225 193 219 206 181 193 163 136 143 144 140 135 139 142 123 126 136 133 125 128 135 133 132 130 124 131 148 147 157 128 120 128 116 113 130 111 132 138 193 302 509 576 448 380 469 602 662 529 306 183 164 134 151 130 128 97 123 101 106 124 94 91 104 105 101 83 91 76 104 90 98 87 103 110 92 102 87 88 90 82 82 86 80 78 67 74 82 70 74 63 70 71 67 61 66 61 54 56 65 59 66 49 42 40 21 25 11 13 13 5 7 3 4 6 3 5 2 4 2 8 2 5 3 1 5 2 2 2 3 1 2 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 1622 count: 301534 average: 44.5914 | standard deviation: 117.882 | 206425 0 62514 124 3587 338 310 1045 3775 444 491 413 419 401 489 651 500 462 1622 3396 933 541 693 476 405 423 395 470 604 623 1204 2011 1146 856 694 415 222 193 178 169 151 116 136 105 113 75 51 49 51 39 33 24 34 32 39 34 19 12 12 14 15 17 16 13 16 24 20 23 19 21 24 22 18 17 10 6 3 3 1 3 1 2 3 0 2 4 4 5 3 1 1 2 1 2 6 2 1 0 1 1 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 128 count: 344107 average: 10.5167 | standard deviation: 19.2769 | 192748 86397 8633 3899 3023 3361 3314 3335 3675 3100 2783 2668 2358 2218 2373 7042 6243 809 594 533 523 504 497 527 540 440 377 362 307 304 324 293 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.15124 | standard deviation: 0.588539 | 0 7376 57870 17214 1076 226 ]
Sequencer_1: [binsize: 4 max: 128 count: 68559 average: 37.6355 | standard deviation: 28.6656 | 9257 3261 3925 3592 2742 3128 3064 3077 3430 2830 2533 2450 2120 1986 2079 6274 5874 809 594 533 523 504 497 527 540 440 377 362 307 304 324 293 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 9785 average: 7.70281 | standard deviation: 10.5461 | 23 86 6785 2165 26 16 14 17 20 19 18 15 19 13 23 18 27 22 33 26 21 24 30 25 30 21 23 23 26 36 36 61 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 24780 average: 3.48563 | standard deviation: 6.17911 | 1650 19413 2986 219 15 16 14 14 14 14 14 14 14 14 14 14 14 14 14 14 16 16 16 16 12 12 13 14 14 15 22 71 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 28373 average: 4.9748 | standard deviation: 8.62921 | 3361 9956 11309 2645 41 28 29 19 32 21 24 25 39 33 39 23 19 31 26 27 23 21 25 18 29 41 31 35 49 40 68 154 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 52 count: 57245 average: 6.02964 | standard deviation: 3.27089 | 620 3171 18306 30032 4174 121 90 64 65 60 40 37 39 34 33 44 33 42 38 42 40 33 24 15 18 24 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 71603 average: 2.9381 | standard deviation: 6.49964 | 21384 41367 6807 580 246 25 18 28 19 17 21 25 23 22 23 27 22 21 24 26 34 22 25 24 22 29 39 48 52 62 102 254 165 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 701 count: 224534 average: 105.043 | standard deviation: 149.55 | 6004 135510 15913 4669 3200 2610 2329 2220 2035 1921 1777 1660 1940 1696 1288 1277 1268 1169 1113 1184 1096 1200 1183 1108 1258 2403 4334 7093 7980 4122 1017 401 165 62 46 39 32 30 19 23 37 53 40 10 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 701 count: 92610 average: 49.4667 | standard deviation: 82.8215 | 2883 67962 9901 1750 1065 665 522 451 406 390 403 399 427 377 323 327 355 322 272 298 287 322 283 235 286 360 348 305 190 81 57 31 24 30 28 20 25 21 17 23 36 53 40 10 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 648 count: 131924 average: 144.057 | standard deviation: 171.93 | 3121 67548 6012 2919 2135 1945 1807 1769 1629 1531 1374 1261 1513 1319 965 950 913 847 841 886 809 878 900 873 972 2043 3986 6788 7790 4041 960 370 141 32 18 19 7 9 2 0 1 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 2 max: 73 count: 12106 average: 20.9626 | standard deviation: 5.92419 | 0 0 0 0 432 7 0 1 0 4492 6079 262 86 111 70 56 60 73 52 63 37 38 26 15 7 15 7 7 23 17 9 22 18 3 5 8 5 0 0 0 0 0 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 701 count: 80504 average: 53.7531 | standard deviation: 88.0061 | 2443 56806 9537 1643 1026 665 522 451 406 390 403 399 427 377 323 327 355 322 272 298 287 322 283 235 286 360 348 305 190 81 57 31 24 30 28 20 25 21 17 23 36 53 40 10 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 117
system_time: 8
page_reclaims: 27579
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 600

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 7704
L2_DATA_GX = 71635
L2T_TO_L1T_DATA = 90964
L1_DATA_GX = 19520
L2_TO_L2T_ACK = 9144
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 115695
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 10652
L1_DATA_F = 3680
L1_DATA_PX = 161695
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1454
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 28510
L2_ATOMIC = 0
L2_TO_L2T_DATA = 38520
L1_DATA = 0
L1_COHMSG = 103428
L1_COHMSG_INVACK = 14
L1T_TO_L2T_MSG = 22741
----------------------
total_flits_messages = 950011
----------------------

DMA = 212865
DATA_GX_OW = 95184
DATA_PX_C = 129356
DATA_PX_D = 32339
DATA_GX_C = 23796
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.4478 | standard deviation: 0.668615 | 0 54024 22562 6581 595 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:68559 full:0 size:[binsize: 2 max: 88 count: 68559 average: 18.7387 | standard deviation: 19.053 | 17096 8681 2554 2281 1972 1886 1569 1512 1475 1523 1522 1515 1631 1669 1632 1614 1577 1461 1461 1402 1263 1226 1203 1164 1072 1014 953 904 865 877 840 748 322 8 9 9 9 8 8 8 6 4 3 2 1 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18976 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=42047 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39163 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=26710 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=86053 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8829 [L2TCache]=0 [L2Cache]=3000 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=61147 [L2TCache]=0 [L2Cache]=11394 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=68540 [L2TCache]=0 [L2Cache]=24406 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=874 [L2Cache]=0 [L1Cache]=30794 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=8517 [L2Cache]=0 [L1Cache]=94585 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=14477 [L2Cache]=0 [L1Cache]=102562 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6595 [L2Cache]=31120 [L1Cache]=22960 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=24905 [L2Cache]=196020 [L1Cache]=254 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0144861 flits/cycle
total_flits_on_link = 3012319
-------------
Total VC Load [0] = 196215 flits
Total VC Load [1] = 187782 flits
Total VC Load [2] = 181345 flits
Total VC Load [3] = 168630 flits
Total VC Load [4] = 19816 flits
Total VC Load [5] = 19673 flits
Total VC Load [6] = 19548 flits
Total VC Load [7] = 19323 flits
Total VC Load [8] = 4552 flits
Total VC Load [9] = 4580 flits
Total VC Load [10] = 4567 flits
Total VC Load [11] = 4559 flits
Total VC Load [12] = 333000 flits
Total VC Load [13] = 326699 flits
Total VC Load [14] = 319673 flits
Total VC Load [15] = 307796 flits
Total VC Load [16] = 47905 flits
Total VC Load [17] = 48030 flits
Total VC Load [18] = 47870 flits
Total VC Load [19] = 47826 flits
Total VC Load [20] = 106607 flits
Total VC Load [21] = 106548 flits
Total VC Load [22] = 106422 flits
Total VC Load [23] = 106321 flits
Total VC Load [24] = 69603 flits
Total VC Load [25] = 68836 flits
Total VC Load [26] = 69373 flits
Total VC Load [27] = 69220 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.062277 flits/cycle 
Average VC Load [1] = 0.0596004 flits/cycle 
Average VC Load [2] = 0.0575573 flits/cycle 
Average VC Load [3] = 0.0535217 flits/cycle 
Average VC Load [4] = 0.00628943 flits/cycle 
Average VC Load [5] = 0.00624404 flits/cycle 
Average VC Load [6] = 0.00620437 flits/cycle 
Average VC Load [7] = 0.00613295 flits/cycle 
Average VC Load [8] = 0.00144477 flits/cycle 
Average VC Load [9] = 0.00145365 flits/cycle 
Average VC Load [10] = 0.00144953 flits/cycle 
Average VC Load [11] = 0.00144699 flits/cycle 
Average VC Load [12] = 0.105691 flits/cycle 
Average VC Load [13] = 0.103691 flits/cycle 
Average VC Load [14] = 0.101461 flits/cycle 
Average VC Load [15] = 0.0976918 flits/cycle 
Average VC Load [16] = 0.0152046 flits/cycle 
Average VC Load [17] = 0.0152443 flits/cycle 
Average VC Load [18] = 0.0151935 flits/cycle 
Average VC Load [19] = 0.0151796 flits/cycle 
Average VC Load [20] = 0.0338361 flits/cycle 
Average VC Load [21] = 0.0338174 flits/cycle 
Average VC Load [22] = 0.0337774 flits/cycle 
Average VC Load [23] = 0.0337454 flits/cycle 
Average VC Load [24] = 0.0220914 flits/cycle 
Average VC Load [25] = 0.021848 flits/cycle 
Average VC Load [26] = 0.0220184 flits/cycle 
Average VC Load [27] = 0.0219698 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 19.6761
-------------
Dynamic_Link_Power = 0.105942
Static_Link_Power = 0.733365
Total_Link_Power = 0.839308
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00605421, Crossbar: 0.00683664, VC allocator: 0.000751168, SW allocator: 0.00282267, Clock: 0.153216, Total: 0.169681
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70859
Dynamic_Router_Power = 0.169681
Static_Router_Power = 1.53891
Total_Router_Power = 1.70859
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.275623
Total_Static_Power = 2.27227
Total_Power = 2.5479
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  144234
L1_WThru  47552
L1_Atomic  0
L1_Replacement  3735
Data  0
Data_Done  22741
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  22741
I  L1_WThru  25202
I  L1_Atomic  0 <-- 
I  L1_Replacement  3718

S  Load  121493
S  L1_WThru  22350
S  L1_Atomic  0 <-- 
S  L1_Replacement  17

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  22741

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26876
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  20676

 --- L2TCache ---
 - Event Counts -
L1_GETS  22741
L1_Write  25202
L1_Upgrade_T  21134
L1_Upgrade_NT  1216
L2_Atomic  0
L2_Expire  1
L2_Replacement  0
L2_Replacement_clean  0
Data  513
Data_all_Acks  7191
Ack  927
Ack_all  513
WB_Ack  7704
Fwd_GETX  5565
Fwd_GETS  2139
Inv  0

 - Transitions -
NP  L1_GETS  5337
NP  L1_Write  2367
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  17403
E  L1_Write  22835
E  L1_Upgrade_NT  1216
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  5564
E  Fwd_GETS  2139
E  Inv  0 <-- 

S  L1_GETS  1
S  L1_Upgrade_T  21134
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  513
IS  Data_all_Acks  4824
IS  Ack  927
IS  Ack_all  513

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2367
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  7704
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  18310
L1_GETX  31500
L1_UPGRADE  14
L1_PUTX  28496
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  736
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  736
Unblock_Cancel  0
Exclusive_Unblock  49086
PUTX_ACC  3782
DATA_ACC  3922

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  720
SS  L1_UPGRADE  14
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  14445
M  L1_GETX  11073
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  2875
MT  L1_GETX  15481
MT  L1_PUTX  28496
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  734

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  48352
MT_MB  PUTX_ACC  1644
MT_MB  DATA_ACC  3921

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  702
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  34
MT_IIB  PUTX_ACC  2138
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  34
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  702

 --- L1Cache ---
 - Event Counts -
Load  52767
Ifetch  0
Store  99554
Inv  1454
L1_Replacement  31799
Fwd_GETX  9916
Fwd_GETS  736
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  23139
DataS_fromL1  736
Data_all_Acks  18231
Ack  14
Ack_all  14
WB_Ack  28496

 - Transitions -
NP  Load  17762
NP  Ifetch  0 <-- 
NP  Store  18133
NP  Inv  8
NP  L1_Replacement  0 <-- 

I  Load  548
I  Ifetch  0 <-- 
I  Store  5663
I  Inv  0 <-- 
I  L1_Replacement  3294

S  Load  28
S  Ifetch  0 <-- 
S  Store  14
S  Inv  1446
S  L1_Replacement  9

E  Load  7191
E  Ifetch  0 <-- 
E  Store  4347
E  Inv  0 <-- 
E  L1_Replacement  10652
E  Fwd_GETX  1916
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  27238
M  Ifetch  0 <-- 
M  Store  71397
M  Inv  0 <-- 
M  L1_Replacement  17844
M  Fwd_GETX  8000
M  Fwd_GETS  735
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  17574
IS  DataS_fromL1  736
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5565
IM  Data_all_Acks  18231
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  14
SM  Ack_all  14

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  28496

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5752 full:0 size:[binsize: 2 max: 60 count: 5752 average: 3.09475 | standard deviation: 8.25961 | 4656 667 37 23 19 20 19 18 18 16 16 14 12 12 15 18 15 12 12 12 12 12 16 16 11 10 10 12 12 8 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12818 full:0 size:[binsize: 2 max: 60 count: 12818 average: 2.08816 | standard deviation: 6.16215 | 11295 1092 24 19 18 16 14 14 14 14 14 14 14 14 15 16 15 14 14 14 14 14 18 24 18 12 12 12 12 12 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12721 full:0 size:[binsize: 2 max: 60 count: 12721 average: 2.12295 | standard deviation: 6.09379 | 11068 1147 55 36 26 24 24 20 14 14 14 14 14 14 14 16 15 14 14 14 14 14 14 26 22 14 13 12 12 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12253 full:0 size:[binsize: 1 max: 48 count: 12253 average: 2.12536 | standard deviation: 5.18755 | 0 10312 1257 107 23 16 15 15 14 13 13 13 16 16 16 22 21 22 20 15 14 13 13 13 13 13 13 13 14 14 14 13 13 13 12 12 12 12 10 10 7 7 6 6 6 6 6 6 3 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:26749 full:0 size:[binsize: 2 max: 60 count: 26749 average: 1.77764 | standard deviation: 3.73169 | 17929 8265 82 62 44 31 26 22 26 22 17 16 14 14 17 17 13 11 10 10 10 10 12 14 11 8 8 8 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5752 full:0 size:[binsize: 1 max: 2 count: 5752 average: 1.03164 | standard deviation: 0.175434 | 0 5570 182 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12818 full:0 size:[binsize: 1 max: 2 count: 12818 average: 1.00921 | standard deviation: 0.0955432 | 0 12700 118 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12721 full:0 size:[binsize: 1 max: 2 count: 12721 average: 1.01965 | standard deviation: 0.139067 | 0 12471 250 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12253 full:0 size:[binsize: 1 max: 2 count: 12253 average: 1.01371 | standard deviation: 0.116399 | 0 12085 168 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:26749 full:0 size:[binsize: 1 max: 2 count: 26749 average: 1.00703 | standard deviation: 0.0836133 | 0 26561 188 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4695 full:0 size:[binsize: 1 max: 3 count: 4695 average: 1.06411 | standard deviation: 0.261098 | 0 4413 263 19 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:34738 full:0 size:[binsize: 1 max: 4 count: 34738 average: 1.24135 | standard deviation: 0.485059 | 0 27218 6698 780 42 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:30860 full:0 size:[binsize: 1 max: 13 count: 30860 average: 1.38402 | standard deviation: 0.64379 | 0 20677 8901 1144 67 11 16 10 16 8 3 4 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4695 full:0 size:[binsize: 1 max: 2 count: 4695 average: 1.03578 | standard deviation: 0.185774 | 0 4527 168 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:34738 full:0 size:[binsize: 1 max: 2 count: 34738 average: 1.03944 | standard deviation: 0.19464 | 0 33368 1370 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:30860 full:0 size:[binsize: 1 max: 2 count: 30860 average: 1.04747 | standard deviation: 0.212692 | 0 29395 1465 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:438 full:0 size:[binsize: 1 max: 35 count: 438 average: 17.1941 | standard deviation: 9.79013 | 0 24 33 11 5 6 5 14 16 5 6 9 7 13 13 15 10 8 11 9 25 19 18 17 20 16 22 15 11 8 13 9 10 10 4 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:4043 full:0 size:[binsize: 1 max: 35 count: 4043 average: 5.50754 | standard deviation: 8.4227 | 0 1982 709 280 157 48 27 35 61 18 19 17 20 34 36 46 30 21 15 15 52 36 25 25 23 40 40 43 34 29 30 34 30 16 12 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:7005 full:0 size:[binsize: 1 max: 35 count: 7005 average: 3.61313 | standard deviation: 6.0504 | 0 4391 1071 266 144 64 64 92 96 46 40 40 38 43 59 59 27 25 29 25 78 52 22 26 21 32 35 35 23 15 15 11 10 6 3 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 40 count: 426 average: 19.2465 | standard deviation: 11.2321 | 0 12 13 16 16 11 7 11 12 11 10 11 11 9 8 12 12 10 11 13 11 9 11 11 11 14 12 11 11 11 11 8 8 14 11 10 15 10 4 5 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:969 full:0 size:[binsize: 1 max: 48 count: 969 average: 24.4943 | standard deviation: 14.3555 | 0 41 24 28 26 17 16 13 18 18 18 19 18 18 17 18 19 21 15 17 19 20 14 18 22 17 17 20 18 14 17 17 23 15 21 20 21 26 23 30 31 23 27 26 24 32 19 9 5 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:2527 full:0 size:[binsize: 1 max: 48 count: 2527 average: 27.0277 | standard deviation: 14.578 | 0 44 46 67 70 43 35 30 46 45 49 38 47 43 42 42 47 51 52 43 42 50 38 45 36 44 41 39 40 43 42 33 37 51 43 45 43 54 57 64 67 85 95 123 128 136 82 33 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:432 full:0 size:[binsize: 1 max: 2 count: 432 average: 1.08333 | standard deviation: 0.276706 | 0 396 36 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2506 full:0 size:[binsize: 1 max: 2 count: 2506 average: 1.02434 | standard deviation: 0.154765 | 0 2445 61 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:4766 full:0 size:[binsize: 1 max: 3 count: 4766 average: 1.04238 | standard deviation: 0.207923 | 0 4570 190 6 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:432 full:0 size:[binsize: 1 max: 2 count: 432 average: 1.34954 | standard deviation: 0.479269 | 0 281 151 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:2506 full:0 size:[binsize: 1 max: 2 count: 2506 average: 1.17119 | standard deviation: 0.376982 | 0 2077 429 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:4766 full:0 size:[binsize: 1 max: 2 count: 4766 average: 1.18296 | standard deviation: 0.386824 | 0 3894 872 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:868 full:0 size:[binsize: 1 max: 2 count: 868 average: 1.04839 | standard deviation: 0.214793 | 0 826 42 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:5442 full:0 size:[binsize: 1 max: 2 count: 5442 average: 1.03896 | standard deviation: 0.193631 | 0 5230 212 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:10538 full:0 size:[binsize: 1 max: 2 count: 10538 average: 1.05561 | standard deviation: 0.229296 | 0 9952 586 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:881 full:0 size:[binsize: 1 max: 28 count: 881 average: 7.12145 | standard deviation: 7.87538 | 0 232 230 79 5 10 15 12 8 14 20 20 18 20 11 13 13 12 18 14 18 17 22 18 22 9 4 4 3 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4744 full:0 size:[binsize: 1 max: 27 count: 4744 average: 3.09739 | standard deviation: 4.42584 | 0 2539 1017 371 102 76 65 36 49 63 52 53 57 39 27 28 12 17 17 17 19 18 13 20 18 15 2 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:13465 full:0 size:[binsize: 1 max: 28 count: 13465 average: 2.70843 | standard deviation: 4.42077 | 0 8901 2356 551 99 132 149 82 60 81 114 102 84 52 60 76 69 56 50 64 52 62 55 52 53 32 16 4 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:9873 full:0 size:[binsize: 2 max: 51 count: 9873 average: 2.53793 | standard deviation: 5.38679 | 6071 2927 267 158 82 25 22 20 22 31 26 24 29 20 12 16 11 14 11 13 17 12 11 14 14 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:32283 full:0 size:[binsize: 2 max: 90 count: 32283 average: 6.59663 | standard deviation: 14.6088 | 15132 11056 1042 308 274 323 338 299 254 252 201 123 109 107 90 91 102 107 128 120 104 100 107 101 72 85 81 88 74 77 64 63 82 82 96 122 141 134 72 40 19 7 5 7 3 1 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:33215 full:0 size:[binsize: 2 max: 88 count: 33215 average: 4.04134 | standard deviation: 8.69063 | 16890 10389 1773 733 508 422 370 261 180 169 145 138 104 85 83 84 54 60 46 55 87 104 94 91 54 19 10 11 8 10 15 19 29 19 7 3 5 9 6 14 19 16 10 5 2 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:5675 full:0 size:[binsize: 1 max: 2 count: 5675 average: 1.12141 | standard deviation: 0.326807 | 0 4986 689 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:18486 full:0 size:[binsize: 1 max: 2 count: 18486 average: 1.10976 | standard deviation: 0.312658 | 0 16457 2029 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:25660 full:0 size:[binsize: 1 max: 2 count: 25660 average: 1.07779 | standard deviation: 0.267859 | 0 23664 1996 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:9887 full:0 size:[binsize: 1 max: 2 count: 9887 average: 1.06949 | standard deviation: 0.254437 | 0 9200 687 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:33336 full:0 size:[binsize: 1 max: 2 count: 33336 average: 1.11285 | standard deviation: 0.316441 | 0 29574 3762 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:38878 full:0 size:[binsize: 1 max: 2 count: 38878 average: 1.11387 | standard deviation: 0.31766 | 0 34451 4427 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1835 full:0 size:[binsize: 1 max: 2 count: 1835 average: 1.01253 | standard deviation: 0.111986 | 0 1812 23 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:3245 full:0 size:[binsize: 1 max: 2 count: 3245 average: 1.02188 | standard deviation: 0.146896 | 0 3174 71 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4793 full:0 size:[binsize: 1 max: 2 count: 4793 average: 1.03484 | standard deviation: 0.183865 | 0 4626 167 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11329 full:0 size:[binsize: 1 max: 4 count: 11329 average: 1.23762 | standard deviation: 0.426749 | 0 8641 2685 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:59287 full:0 size:[binsize: 4 max: 124 count: 59287 average: 70.0106 | standard deviation: 41.7065 | 3894 2479 1895 1513 1602 1468 1427 1331 1189 1148 1272 1757 1268 1154 1087 1036 875 820 841 861 883 983 1119 1195 934 1312 4296 9445 8458 1153 491 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7225 full:0 size:[binsize: 4 max: 116 count: 7225 average: 13.5106 | standard deviation: 25.6743 | 5105 137 154 164 134 118 120 120 102 105 93 106 132 46 47 50 42 35 47 37 29 26 24 33 23 21 22 39 107 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:5617 full:0 size:[binsize: 2 max: 60 count: 5617 average: 13.8659 | standard deviation: 14.6783 | 1730 655 200 185 206 209 201 189 172 160 138 119 100 107 130 134 116 133 132 119 117 100 126 94 17 7 8 5 5 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8645 full:0 size:[binsize: 1 max: 1 count: 8645 average:     1 | standard deviation: 0 | 0 8645 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:33475 full:0 size:[binsize: 1 max: 3 count: 33475 average: 1.16499 | standard deviation: 0.389793 | 0 28189 5049 237 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6491 full:0 size:[binsize: 1 max: 2 count: 6491 average: 1.0758 | standard deviation: 0.264779 | 0 5999 492 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:5615 full:0 size:[binsize: 1 max: 2 count: 5615 average: 1.20267 | standard deviation: 0.402167 | 0 4477 1138 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11338 full:0 size:[binsize: 1 max: 1 count: 11338 average:     1 | standard deviation: 0 | 0 11338 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:59292 full:0 size:[binsize: 1 max: 2 count: 59292 average: 1.1612 | standard deviation: 0.367738 | 0 49734 9558 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.0046 | standard deviation: 0.0678844 | 0 1297 6 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00384 | standard deviation: 0.0619697 | 0 1298 5 ]
