Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct  7 01:44:18 2020
| Host         : REBBY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.206        0.000                      0                  272        0.261        0.000                      0                  272        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.206        0.000                      0                  272        0.261        0.000                      0                  272        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.952ns (21.010%)  route 3.579ns (78.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.963     8.701    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X65Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.825 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_check_q[1]_i_2/O
                         net (fo=3, routed)           0.314     9.139    sc/FSM_sequential_M_check_q_reg[1]_0
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.472     9.734    sc/M_result_d
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.909    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[1]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.941    sc/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.952ns (21.010%)  route 3.579ns (78.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.963     8.701    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X65Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.825 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_check_q[1]_i_2/O
                         net (fo=3, routed)           0.314     9.139    sc/FSM_sequential_M_check_q_reg[1]_0
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.472     9.734    sc/M_result_d
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.909    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[1]_lopt_replica/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.941    sc/M_result_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.952ns (21.010%)  route 3.579ns (78.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.963     8.701    buttoncond_gen_0[0].buttoncond/M_buttondetector_out[2]
    SLICE_X65Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.825 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_check_q[1]_i_2/O
                         net (fo=3, routed)           0.314     9.139    sc/FSM_sequential_M_check_q_reg[1]_0
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.472     9.734    sc/M_result_d
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.909    sc/CLK
    SLICE_X65Y62         FDRE                                         r  sc/M_result_q_reg[2]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.941    sc/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.952ns (19.974%)  route 3.814ns (80.026%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.965     8.703    buttoncond_gen_0[3].buttoncond/M_last_q_reg[0]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124     8.827 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[2]_i_2/O
                         net (fo=2, routed)           1.018     9.845    sc/M_sequence_d__2[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.969 r  sc/M_sequence_q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.969    sc/M_sequence_q[2]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  sc/M_sequence_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.911    sc/CLK
    SLICE_X64Y60         FDRE                                         r  sc/M_sequence_q_reg[2]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.081    15.229    sc/M_sequence_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.188ns (25.610%)  route 3.451ns (74.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.965     8.703    buttoncond_gen_0[2].buttoncond/M_sequence_q_reg[2][1]
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.855 r  buttoncond_gen_0[2].buttoncond/M_sequence_q[3]_i_4/O
                         net (fo=4, routed)           0.655     9.510    sc/M_sequence_q_reg[2]_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I2_O)        0.332     9.842 r  sc/M_sequence_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.842    sc/M_sequence_q[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.911    sc/CLK
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[1]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.031    15.179    sc/M_sequence_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.952ns (20.814%)  route 3.622ns (79.186%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.965     8.703    buttoncond_gen_0[3].buttoncond/M_last_q_reg[0]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124     8.827 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[2]_i_2/O
                         net (fo=2, routed)           0.826     9.653    sc/M_sequence_d__2[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.777 r  sc/M_sequence_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.777    sc/M_sequence_q[0]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.911    sc/CLK
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.031    15.179    sc/M_sequence_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.188ns (26.060%)  route 3.371ns (73.940%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X62Y65         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.821     6.480    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X62Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.604 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2/O
                         net (fo=3, routed)           1.010     7.614    buttoncond_gen_0[3].buttoncond/M_last_q_i_4__2_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.738 r  buttoncond_gen_0[3].buttoncond/M_sequence_q[3]_i_2/O
                         net (fo=5, routed)           0.965     8.703    buttoncond_gen_0[2].buttoncond/M_sequence_q_reg[2][1]
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.152     8.855 r  buttoncond_gen_0[2].buttoncond/M_sequence_q[3]_i_4/O
                         net (fo=4, routed)           0.575     9.430    sc/M_sequence_q_reg[2]_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.332     9.762 r  sc/M_sequence_q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.762    sc/M_sequence_q[3]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.911    sc/CLK
    SLICE_X65Y60         FDRE                                         r  sc/M_sequence_q_reg[3]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.029    15.177    sc/M_sequence_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.822ns (21.251%)  route 3.046ns (78.749%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.947     6.606    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.730 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.938     7.668    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.792 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=4, routed)           0.564     8.356    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.118     8.474 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.597     9.071    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.296    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.407    14.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.822ns (21.251%)  route 3.046ns (78.749%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.947     6.606    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.730 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.938     7.668    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.792 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=4, routed)           0.564     8.356    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.118     8.474 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.597     9.071    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.296    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.407    14.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.822ns (21.251%)  route 3.046ns (78.749%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.203    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.947     6.606    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
    SLICE_X63Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.730 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.938     7.668    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.792 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=4, routed)           0.564     8.356    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.118     8.474 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.597     9.071    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.296    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.407    14.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sc/FSM_sequential_M_check_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/FSM_sequential_M_check_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.535    sc/CLK
    SLICE_X64Y60         FDRE                                         r  sc/FSM_sequential_M_check_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  sc/FSM_sequential_M_check_q_reg[0]/Q
                         net (fo=7, routed)           0.185     1.884    sc/M_check_q[0]
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.043     1.927 r  sc/FSM_sequential_M_check_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    sc/FSM_sequential_M_check_q[1]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  sc/FSM_sequential_M_check_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     2.051    sc/CLK
    SLICE_X64Y60         FDRE                                         r  sc/FSM_sequential_M_check_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131     1.666    sc/FSM_sequential_M_check_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.534    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.118     1.793    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.049    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.535    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y61         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.796    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.904    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X63Y61         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     2.051    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y61         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.533    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.048    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.533    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     2.047    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.533    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.048    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.532    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.821    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.931 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.931    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X60Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     2.046    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.134     1.666    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.532    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.821    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
    SLICE_X60Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.931 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.931    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X60Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.045    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.134     1.666    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.534    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y61         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.823    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.933 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.933    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X60Y61         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.049    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y61         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.134     1.668    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.533    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y65         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.822    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.932    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X64Y65         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     2.047    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y65         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.134     1.667    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C



