Davinci SPI controller device bindings

Required properties:
- #address-cells: number of cells required to define a chip select
	address on the SPI bus.
- #size-cells: should be zero.
- compatible:
	- "ti,davinci-spi"
- reg: Offset and length of SPI controller register space
- ti,davinci-spi-version: SPI version :- "1.0" or "2.0"
- ti,davinci-spi-num-cs: Number of chip selects
- ti,davinci-spi-intr-line: interrupt line used to connect the SPI
	IP to the ARM interrupt controller withn the SoC. Possible values
	are 0 and 1.
- interrupts: interrupt number offset at the irq parent
- clocks: spi clk phandle

Example of a NOR flash slave device (n25q032) connected to DaVinci
SPI controller device over the SPI bus.

spi:spi0@20BF0000 {
	#address-cells			= <1>;
	#size-cells			= <0>;
	compatible			= "ti,davinci-spi";
	reg				= <0x20BF0000 0x1000>;
	ti,davinci-spi-version		= "1.0";
	ti,davinci-spi-num-cs		= <4>;
	ti,davinci-spi-intr-line	= <0>;
	interrupts			= <338>;
	clocks				= <&clkspi>;

	flash: n25q032@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <25000000>;
		reg = <0>;

		partition@0 {
			label = "u-boot-spl";
			reg = <0x0 0x80000>;
			read-only;
		};

		partition@1 {
			label = "test";
			reg = <0x80000 0x380000>;
		};
	};
};
