

================================================================
== Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Wed Jan  3 23:38:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.367 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      204|  50.000 ns|  2.040 us|    5|  204|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_39_2  |        3|      201|         2|          2|          1|  1 ~ 100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln39 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln286_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln286"   --->   Operation 7 'read' 'zext_ln286_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln286_cast = zext i6 %zext_ln286_read"   --->   Operation 8 'zext' 'zext_ln286_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %phi_ln39"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_ln39_load = load i7 %phi_ln39" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 11 'load' 'phi_ln39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln39_2_cast = zext i7 %phi_ln39_load" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 12 'zext' 'trunc_ln39_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.06ns)   --->   "%icmp_ln39 = icmp_ult  i7 %phi_ln39_load, i7 100" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 14 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.31ns)   --->   "%add_ln39 = add i7 %phi_ln39_load, i7 1" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 16 'add' 'add_ln39' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.loopexit.i.i.exitStub, void %.split14" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 17 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %trunc_ln39_2_cast" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 18 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 19 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln39)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 20 'specloopname' 'specloopname_ln40' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 21 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln39)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 22 [1/1] (1.31ns)   --->   "%icmp_ln40 = icmp_eq  i8 %placement_dynamic_dict_Opt2Tile_keys_load, i8 %zext_ln286_cast" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 22 'icmp' 'icmp_ln40' <Predicate = (icmp_ln39)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:40]   --->   Operation 23 'br' 'br_ln40' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln39 = store i7 %add_ln39, i7 %phi_ln39" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 24 'store' 'store_ln39' <Predicate = (icmp_ln39 & !icmp_ln40)> <Delay = 1.29>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln39 & !icmp_ln40)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln39_out, i7 %phi_ln39_load" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 26 'write' 'write_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln39_2_cast_out, i7 %phi_ln39_load" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 27 'write' 'write_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 1.29>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit.i.i.exitStub, i1 0, void %.exitStub"   --->   Operation 29 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln39_out, i7 100"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln39_2_cast_out, i7 100"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln286]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_ln39_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ trunc_ln39_2_cast_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln39                                  (alloca           ) [ 011100]
zext_ln286_read                           (read             ) [ 000000]
zext_ln286_cast                           (zext             ) [ 001100]
store_ln0                                 (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
phi_ln39_load                             (load             ) [ 000111]
trunc_ln39_2_cast                         (zext             ) [ 000000]
specpipeline_ln0                          (specpipeline     ) [ 000000]
icmp_ln39                                 (icmp             ) [ 001111]
empty                                     (speclooptripcount) [ 000000]
add_ln39                                  (add              ) [ 000100]
br_ln39                                   (br               ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_addr (getelementptr    ) [ 000100]
specloopname_ln40                         (specloopname     ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_load (load             ) [ 000000]
icmp_ln40                                 (icmp             ) [ 001100]
br_ln40                                   (br               ) [ 000000]
store_ln39                                (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
write_ln39                                (write            ) [ 000000]
write_ln39                                (write            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
UnifiedRetVal                             (phi              ) [ 000010]
ret_ln0                                   (ret              ) [ 000000]
write_ln0                                 (write            ) [ 000000]
write_ln0                                 (write            ) [ 000000]
br_ln0                                    (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln286">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_ln39_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln39_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln39_2_cast_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln39_2_cast_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="phi_ln39_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln39/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln286_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln286_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="7" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="7" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="placement_dynamic_dict_Opt2Tile_keys_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_load/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="UnifiedRetVal_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="UnifiedRetVal_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln286_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln286_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="phi_ln39_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln39_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln39_2_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln39_2_cast/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln39_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln39_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln40_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="2"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln39_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="0" index="1" bw="7" slack="2"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="phi_ln39_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln39 "/>
</bind>
</comp>

<comp id="142" class="1005" name="zext_ln286_cast_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2"/>
<pin id="144" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln286_cast "/>
</bind>
</comp>

<comp id="147" class="1005" name="phi_ln39_load_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="2"/>
<pin id="149" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln39_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln39_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln39_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="162" class="1005" name="placement_dynamic_dict_Opt2Tile_keys_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="50" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="79" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="46" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="145"><net_src comp="97" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="150"><net_src comp="106" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="156"><net_src comp="114" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="120" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="165"><net_src comp="72" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phi_ln39_out | {4 5 }
	Port: trunc_ln39_2_cast_out | {4 5 }
 - Input state : 
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 : zext_ln286 | {1 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2 : placement_dynamic_dict_Opt2Tile_keys | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln39_2_cast : 1
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		placement_dynamic_dict_Opt2Tile_keys_addr : 2
		placement_dynamic_dict_Opt2Tile_keys_load : 3
	State 3
		icmp_ln40 : 1
		br_ln40 : 2
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln39_fu_114      |    0    |    3    |
|          |      icmp_ln40_fu_126      |    0    |    4    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln39_fu_120      |    0    |    7    |
|----------|----------------------------|---------|---------|
|   read   | zext_ln286_read_read_fu_50 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_56      |    0    |    0    |
|          |       grp_write_fu_63      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    zext_ln286_cast_fu_97   |    0    |    0    |
|          |  trunc_ln39_2_cast_fu_109  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    14   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|               UnifiedRetVal_reg_85              |    1   |
|                 add_ln39_reg_157                |    7   |
|                icmp_ln39_reg_153                |    1   |
|              phi_ln39_load_reg_147              |    7   |
|                 phi_ln39_reg_135                |    7   |
|placement_dynamic_dict_Opt2Tile_keys_addr_reg_162|    7   |
|             zext_ln286_cast_reg_142             |    8   |
+-------------------------------------------------+--------+
|                      Total                      |   38   |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_56 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_63 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  3.894  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   38   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   38   |   41   |
+-----------+--------+--------+--------+
