// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Thu Apr 25 23:23:17 2024
// Host        : DESKTOP-JCQTLV3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/315/uwu2/fun/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_stream_morphing_0_0/design_1_axi_stream_morphing_0_0_sim_netlist.v
// Design      : design_1_axi_stream_morphing_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_stream_morphing_0_0,axi_stream_morphing_backup2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "axi_stream_morphing_backup2,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module design_1_axi_stream_morphing_0_0
   (m_axis_tready,
    s_axis_tdata,
    s_axis_tlast,
    s_axis_tvalid,
    clk,
    axi_stream_morphing_backup2_aresetn,
    axi_stream_morphing_backup2_config_s_axi_awaddr,
    axi_stream_morphing_backup2_config_s_axi_awvalid,
    axi_stream_morphing_backup2_config_s_axi_wdata,
    axi_stream_morphing_backup2_config_s_axi_wstrb,
    axi_stream_morphing_backup2_config_s_axi_wvalid,
    axi_stream_morphing_backup2_config_s_axi_bready,
    axi_stream_morphing_backup2_config_s_axi_araddr,
    axi_stream_morphing_backup2_config_s_axi_arvalid,
    axi_stream_morphing_backup2_config_s_axi_rready,
    m_axis_tdata,
    m_axis_tlast,
    m_axis_tvalid,
    s_axis_tready,
    axi_stream_morphing_backup2_config_s_axi_awready,
    axi_stream_morphing_backup2_config_s_axi_wready,
    axi_stream_morphing_backup2_config_s_axi_bresp,
    axi_stream_morphing_backup2_config_s_axi_bvalid,
    axi_stream_morphing_backup2_config_s_axi_arready,
    axi_stream_morphing_backup2_config_s_axi_rdata,
    axi_stream_morphing_backup2_config_s_axi_rresp,
    axi_stream_morphing_backup2_config_s_axi_rvalid);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input [0:0]m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [31:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input [0:0]s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input [0:0]s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF axi_stream_morphing_backup2_config_s_axi:m_axis:s_axis, ASSOCIATED_RESET axi_stream_morphing_backup2_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axi_stream_morphing_backup2_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_stream_morphing_backup2_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_stream_morphing_backup2_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi AWADDR" *) input axi_stream_morphing_backup2_config_s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi AWVALID" *) input axi_stream_morphing_backup2_config_s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi WDATA" *) input [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi WSTRB" *) input [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi WVALID" *) input axi_stream_morphing_backup2_config_s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi BREADY" *) input axi_stream_morphing_backup2_config_s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi ARADDR" *) input axi_stream_morphing_backup2_config_s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi ARVALID" *) input axi_stream_morphing_backup2_config_s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi RREADY" *) input axi_stream_morphing_backup2_config_s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [31:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output [0:0]m_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi AWREADY" *) output axi_stream_morphing_backup2_config_s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi WREADY" *) output axi_stream_morphing_backup2_config_s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi BRESP" *) output [1:0]axi_stream_morphing_backup2_config_s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi BVALID" *) output axi_stream_morphing_backup2_config_s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi ARREADY" *) output axi_stream_morphing_backup2_config_s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi RDATA" *) output [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi RRESP" *) output [1:0]axi_stream_morphing_backup2_config_s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_stream_morphing_backup2_config_s_axi RVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_stream_morphing_backup2_config_s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output axi_stream_morphing_backup2_config_s_axi_rvalid;

  wire \<const0> ;
  wire axi_stream_morphing_backup2_aresetn;
  wire axi_stream_morphing_backup2_config_s_axi_arready;
  wire axi_stream_morphing_backup2_config_s_axi_arvalid;
  wire axi_stream_morphing_backup2_config_s_axi_awready;
  wire axi_stream_morphing_backup2_config_s_axi_awvalid;
  wire axi_stream_morphing_backup2_config_s_axi_bready;
  wire axi_stream_morphing_backup2_config_s_axi_bvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  wire axi_stream_morphing_backup2_config_s_axi_rready;
  wire axi_stream_morphing_backup2_config_s_axi_rvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  wire axi_stream_morphing_backup2_config_s_axi_wready;
  wire [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  wire axi_stream_morphing_backup2_config_s_axi_wvalid;
  wire clk;
  wire [15:0]\^m_axis_tdata ;
  wire [0:0]m_axis_tlast;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tlast;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;
  wire [1:0]NLW_inst_axi_stream_morphing_backup2_config_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_axi_stream_morphing_backup2_config_s_axi_rresp_UNCONNECTED;
  wire [31:16]NLW_inst_m_axis_tdata_UNCONNECTED;

  assign axi_stream_morphing_backup2_config_s_axi_bresp[1] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_bresp[0] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_rresp[1] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_rresp[0] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15:0] = \^m_axis_tdata [15:0];
  GND GND
       (.G(\<const0> ));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2 inst
       (.axi_stream_morphing_backup2_aresetn(axi_stream_morphing_backup2_aresetn),
        .axi_stream_morphing_backup2_config_s_axi_araddr(1'b0),
        .axi_stream_morphing_backup2_config_s_axi_arready(axi_stream_morphing_backup2_config_s_axi_arready),
        .axi_stream_morphing_backup2_config_s_axi_arvalid(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .axi_stream_morphing_backup2_config_s_axi_awaddr(1'b0),
        .axi_stream_morphing_backup2_config_s_axi_awready(axi_stream_morphing_backup2_config_s_axi_awready),
        .axi_stream_morphing_backup2_config_s_axi_awvalid(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .axi_stream_morphing_backup2_config_s_axi_bready(axi_stream_morphing_backup2_config_s_axi_bready),
        .axi_stream_morphing_backup2_config_s_axi_bresp(NLW_inst_axi_stream_morphing_backup2_config_s_axi_bresp_UNCONNECTED[1:0]),
        .axi_stream_morphing_backup2_config_s_axi_bvalid(axi_stream_morphing_backup2_config_s_axi_bvalid),
        .axi_stream_morphing_backup2_config_s_axi_rdata(axi_stream_morphing_backup2_config_s_axi_rdata),
        .axi_stream_morphing_backup2_config_s_axi_rready(axi_stream_morphing_backup2_config_s_axi_rready),
        .axi_stream_morphing_backup2_config_s_axi_rresp(NLW_inst_axi_stream_morphing_backup2_config_s_axi_rresp_UNCONNECTED[1:0]),
        .axi_stream_morphing_backup2_config_s_axi_rvalid(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .axi_stream_morphing_backup2_config_s_axi_wdata(axi_stream_morphing_backup2_config_s_axi_wdata),
        .axi_stream_morphing_backup2_config_s_axi_wready(axi_stream_morphing_backup2_config_s_axi_wready),
        .axi_stream_morphing_backup2_config_s_axi_wstrb(axi_stream_morphing_backup2_config_s_axi_wstrb),
        .axi_stream_morphing_backup2_config_s_axi_wvalid(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .clk(clk),
        .m_axis_tdata({NLW_inst_m_axis_tdata_UNCONNECTED[31:16],\^m_axis_tdata }),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2
   (m_axis_tready,
    s_axis_tdata,
    s_axis_tlast,
    s_axis_tvalid,
    clk,
    axi_stream_morphing_backup2_aresetn,
    axi_stream_morphing_backup2_config_s_axi_awaddr,
    axi_stream_morphing_backup2_config_s_axi_awvalid,
    axi_stream_morphing_backup2_config_s_axi_wdata,
    axi_stream_morphing_backup2_config_s_axi_wstrb,
    axi_stream_morphing_backup2_config_s_axi_wvalid,
    axi_stream_morphing_backup2_config_s_axi_bready,
    axi_stream_morphing_backup2_config_s_axi_araddr,
    axi_stream_morphing_backup2_config_s_axi_arvalid,
    axi_stream_morphing_backup2_config_s_axi_rready,
    m_axis_tdata,
    m_axis_tlast,
    m_axis_tvalid,
    s_axis_tready,
    axi_stream_morphing_backup2_config_s_axi_awready,
    axi_stream_morphing_backup2_config_s_axi_wready,
    axi_stream_morphing_backup2_config_s_axi_bresp,
    axi_stream_morphing_backup2_config_s_axi_bvalid,
    axi_stream_morphing_backup2_config_s_axi_arready,
    axi_stream_morphing_backup2_config_s_axi_rdata,
    axi_stream_morphing_backup2_config_s_axi_rresp,
    axi_stream_morphing_backup2_config_s_axi_rvalid);
  input [0:0]m_axis_tready;
  input [31:0]s_axis_tdata;
  input [0:0]s_axis_tlast;
  input [0:0]s_axis_tvalid;
  input clk;
  input axi_stream_morphing_backup2_aresetn;
  input axi_stream_morphing_backup2_config_s_axi_awaddr;
  input axi_stream_morphing_backup2_config_s_axi_awvalid;
  input [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  input [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  input axi_stream_morphing_backup2_config_s_axi_wvalid;
  input axi_stream_morphing_backup2_config_s_axi_bready;
  input axi_stream_morphing_backup2_config_s_axi_araddr;
  input axi_stream_morphing_backup2_config_s_axi_arvalid;
  input axi_stream_morphing_backup2_config_s_axi_rready;
  output [31:0]m_axis_tdata;
  output [0:0]m_axis_tlast;
  output [0:0]m_axis_tvalid;
  output [0:0]s_axis_tready;
  output axi_stream_morphing_backup2_config_s_axi_awready;
  output axi_stream_morphing_backup2_config_s_axi_wready;
  output [1:0]axi_stream_morphing_backup2_config_s_axi_bresp;
  output axi_stream_morphing_backup2_config_s_axi_bvalid;
  output axi_stream_morphing_backup2_config_s_axi_arready;
  output [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  output [1:0]axi_stream_morphing_backup2_config_s_axi_rresp;
  output axi_stream_morphing_backup2_config_s_axi_rvalid;

  wire \<const0> ;
  wire axi_stream_morphing_backup2_aresetn;
  wire axi_stream_morphing_backup2_config_s_axi_arready;
  wire axi_stream_morphing_backup2_config_s_axi_arvalid;
  wire axi_stream_morphing_backup2_config_s_axi_awready;
  wire axi_stream_morphing_backup2_config_s_axi_awvalid;
  wire axi_stream_morphing_backup2_config_s_axi_bready;
  wire axi_stream_morphing_backup2_config_s_axi_bvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  wire axi_stream_morphing_backup2_config_s_axi_rready;
  wire axi_stream_morphing_backup2_config_s_axi_rvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  wire axi_stream_morphing_backup2_config_s_axi_wready;
  wire [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  wire axi_stream_morphing_backup2_config_s_axi_wvalid;
  wire clk;
  wire [15:0]\^m_axis_tdata ;
  wire [0:0]m_axis_tlast;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tlast;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;

  assign axi_stream_morphing_backup2_config_s_axi_bresp[1] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_bresp[0] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_rresp[1] = \<const0> ;
  assign axi_stream_morphing_backup2_config_s_axi_rresp[0] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15:0] = \^m_axis_tdata [15:0];
  GND GND
       (.G(\<const0> ));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_config_axi_lite_interface axi_stream_morphing_backup2_config_axi_lite_interface
       (.axi_arready_reg(axi_stream_morphing_backup2_config_s_axi_arready),
        .axi_awready_reg(axi_stream_morphing_backup2_config_s_axi_awready),
        .axi_stream_morphing_backup2_aresetn(axi_stream_morphing_backup2_aresetn),
        .axi_stream_morphing_backup2_config_s_axi_arvalid(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .axi_stream_morphing_backup2_config_s_axi_awvalid(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .axi_stream_morphing_backup2_config_s_axi_bready(axi_stream_morphing_backup2_config_s_axi_bready),
        .axi_stream_morphing_backup2_config_s_axi_bvalid(axi_stream_morphing_backup2_config_s_axi_bvalid),
        .axi_stream_morphing_backup2_config_s_axi_rdata(axi_stream_morphing_backup2_config_s_axi_rdata),
        .axi_stream_morphing_backup2_config_s_axi_rready(axi_stream_morphing_backup2_config_s_axi_rready),
        .axi_stream_morphing_backup2_config_s_axi_rvalid(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .axi_stream_morphing_backup2_config_s_axi_wdata(axi_stream_morphing_backup2_config_s_axi_wdata),
        .axi_stream_morphing_backup2_config_s_axi_wstrb(axi_stream_morphing_backup2_config_s_axi_wstrb),
        .axi_stream_morphing_backup2_config_s_axi_wvalid(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .axi_wready_reg(axi_stream_morphing_backup2_config_s_axi_wready),
        .clk(clk));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_struct axi_stream_morphing_backup2_struct
       (.clk(clk),
        .din({s_axis_tdata,s_axis_tlast}),
        .dout({\^m_axis_tdata ,m_axis_tlast}),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_algorithm" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_algorithm
   (wr_en,
    din,
    clk,
    d,
    rgb);
  output wr_en;
  output [16:0]din;
  input clk;
  input [0:0]d;
  input [31:0]rgb;

  wire [7:0]addsub1_s_net;
  wire [4:0]addsub7_s_net;
  wire clk;
  wire [0:0]convert_dout_net;
  wire [0:0]d;
  wire delay1_q_net;
  wire delay2_q_net;
  wire delay3_q_net;
  wire delay_q_net;
  wire [7:0]delay_q_net_x0;
  wire [16:0]din;
  wire relational_op_net;
  wire relational_op_net_0;
  wire [31:0]rgb;
  wire wr_en;
  wire \x_counter/SINIT ;
  wire [10:0]x_counter_op_net;
  wire [10:0]y_counter_op_net;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_coordinate_counter coordinate_counter
       (.CE(delay2_q_net),
        .SINIT(\x_counter/SINIT ),
        .clk(clk),
        .i(x_counter_op_net),
        .\i_no_async_controls.output_reg[11] (y_counter_op_net),
        .\i_no_async_controls.output_reg[3] (relational_op_net_0));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized4 delay
       (.clk(clk),
        .d(d),
        .q(delay_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0 delay1
       (.ce(delay_q_net),
        .clk(clk),
        .i(delay1_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_12 delay2
       (.CE(delay2_q_net),
        .SINIT(\x_counter/SINIT ),
        .clk(clk),
        .\i_no_async_controls.output_reg[1] (relational_op_net_0),
        .o(delay3_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized5 delay3
       (.clk(clk),
        .d(delay1_q_net),
        .q(delay3_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized6 delay4
       (.clk(clk),
        .din(din[16:9]),
        .p(delay_q_net_x0));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_grey_to_binary grey_to_binary
       (.clk(clk),
        .pixel_stream(relational_op_net),
        .y(addsub1_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlmult mult
       (.A(convert_dout_net),
        .clk(clk),
        .din(din[8:1]));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_rgb_to_greyscale rgb_to_greyscale
       (.clk(clk),
        .q(delay_q_net_x0),
        .rgb(rgb),
        .y(addsub1_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_signal_correction signal_correction
       (.clk(clk),
        .din(din[0]),
        .\fd_prim_array[10].bit_is_0.fdre_comp (y_counter_op_net),
        .i(x_counter_op_net),
        .wr_en(wr_en));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_subsystem subsystem
       (.S(addsub7_s_net),
        .ce(delay_q_net),
        .clk(clk),
        .pixel_stream(relational_op_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_subsystem1 subsystem1
       (.A(convert_dout_net),
        .S(addsub7_s_net),
        .clk(clk));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i0,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i0" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [24:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [24:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [24:0]S;

  wire \<const0> ;
  wire [24:0]A;
  wire [24:0]B;
  wire CLK;
  wire [22:1]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [24:0]NLW_U0_S_UNCONNECTED;

  assign S[24] = \<const0> ;
  assign S[23] = \<const0> ;
  assign S[22:1] = \^S [22:1];
  assign S[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "25" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000000000000000000000000" *) 
  (* c_b_width = "25" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "25" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14 U0
       (.A({1'b0,1'b0,1'b0,A[21:1],1'b0}),
        .ADD(1'b1),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,B[19:3],1'b0,1'b0,1'b0}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[24:23],\^S ,NLW_U0_S_UNCONNECTED[0]}),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i1,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i1" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [25:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [25:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [25:0]S;

  wire \<const0> ;
  wire [25:0]A;
  wire [25:0]B;
  wire CLK;
  wire [22:15]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [25:0]NLW_U0_S_UNCONNECTED;

  assign S[25] = \<const0> ;
  assign S[24] = \<const0> ;
  assign S[23] = \<const0> ;
  assign S[22:15] = \^S [22:15];
  assign S[14] = \<const0> ;
  assign S[13] = \<const0> ;
  assign S[12] = \<const0> ;
  assign S[11] = \<const0> ;
  assign S[10] = \<const0> ;
  assign S[9] = \<const0> ;
  assign S[8] = \<const0> ;
  assign S[7] = \<const0> ;
  assign S[6] = \<const0> ;
  assign S[5] = \<const0> ;
  assign S[4] = \<const0> ;
  assign S[3] = \<const0> ;
  assign S[2] = \<const0> ;
  assign S[1] = \<const0> ;
  assign S[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "26" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "00000000000000000000000000" *) 
  (* c_b_width = "26" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "26" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14__parameterized1 U0
       (.A({1'b0,1'b0,1'b0,A[22:1],1'b0}),
        .ADD(1'b1),
        .B({1'b0,1'b0,1'b0,B[22:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[25:23],\^S ,NLW_U0_S_UNCONNECTED[14:0]}),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i2,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i2" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i2
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [2:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [2:0]S;

  wire [2:0]A;
  wire [2:0]B;
  wire CLK;
  wire [2:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "3" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000" *) 
  (* c_b_width = "3" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14__parameterized3 U0
       (.A({1'b0,A[1:0]}),
        .ADD(1'b1),
        .B({1'b0,B[1:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i2,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i2" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i2__2
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [2:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [2:0]S;

  wire [2:0]A;
  wire [2:0]B;
  wire CLK;
  wire [2:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "3" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000" *) 
  (* c_b_width = "3" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14__parameterized3__2 U0
       (.A({1'b0,A[1:0]}),
        .ADD(1'b1),
        .B({1'b0,B[1:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i3,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i3" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i3
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [3:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [3:0]S;

  wire [3:0]A;
  wire [3:0]B;
  wire CLK;
  wire [3:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "4" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14__parameterized5 U0
       (.A({1'b0,A[2:0]}),
        .ADD(1'b1),
        .B({1'b0,B[2:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i4,c_addsub_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_addsub_v12_0_i4" *) 
(* X_CORE_INFO = "c_addsub_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i4
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [4:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [4:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [4:0]S;

  wire [4:0]A;
  wire [4:0]B;
  wire CLK;
  wire [4:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "5" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "00000" *) 
  (* c_b_width = "5" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "5" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_addsub_v12_0_14__parameterized7 U0
       (.A({1'b0,A[3:0]}),
        .ADD(1'b1),
        .B({1'b0,1'b0,1'b0,1'b0,B[0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0" *) 
(* X_CORE_INFO = "c_counter_binary_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_counter_binary_v12_0_i0
   (CLK,
    CE,
    SINIT,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [10:0]Q;

  wire CE;
  wire CLK;
  wire [10:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "1" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "11" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_counter_binary_v12_0_14 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0" *) 
(* X_CORE_INFO = "c_counter_binary_v12_0_14,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_counter_binary_v12_0_i0__1
   (CLK,
    CE,
    SINIT,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [10:0]Q;

  wire CE;
  wire CLK;
  wire [10:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_AINIT_VAL = "0" *) 
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "1" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_WIDTH = "11" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_c_counter_binary_v12_0_14__1 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_config_axi_lite_interface" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_config_axi_lite_interface
   (axi_wready_reg,
    axi_awready_reg,
    axi_arready_reg,
    axi_stream_morphing_backup2_config_s_axi_bvalid,
    axi_stream_morphing_backup2_config_s_axi_rvalid,
    axi_stream_morphing_backup2_config_s_axi_rdata,
    clk,
    axi_stream_morphing_backup2_config_s_axi_awvalid,
    axi_stream_morphing_backup2_config_s_axi_wvalid,
    axi_stream_morphing_backup2_config_s_axi_bready,
    axi_stream_morphing_backup2_config_s_axi_arvalid,
    axi_stream_morphing_backup2_config_s_axi_rready,
    axi_stream_morphing_backup2_config_s_axi_wdata,
    axi_stream_morphing_backup2_config_s_axi_wstrb,
    axi_stream_morphing_backup2_aresetn);
  output axi_wready_reg;
  output axi_awready_reg;
  output axi_arready_reg;
  output axi_stream_morphing_backup2_config_s_axi_bvalid;
  output axi_stream_morphing_backup2_config_s_axi_rvalid;
  output [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  input clk;
  input axi_stream_morphing_backup2_config_s_axi_awvalid;
  input axi_stream_morphing_backup2_config_s_axi_wvalid;
  input axi_stream_morphing_backup2_config_s_axi_bready;
  input axi_stream_morphing_backup2_config_s_axi_arvalid;
  input axi_stream_morphing_backup2_config_s_axi_rready;
  input [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  input [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  input axi_stream_morphing_backup2_aresetn;

  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_stream_morphing_backup2_aresetn;
  wire axi_stream_morphing_backup2_config_s_axi_arvalid;
  wire axi_stream_morphing_backup2_config_s_axi_awvalid;
  wire axi_stream_morphing_backup2_config_s_axi_bready;
  wire axi_stream_morphing_backup2_config_s_axi_bvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  wire axi_stream_morphing_backup2_config_s_axi_rready;
  wire axi_stream_morphing_backup2_config_s_axi_rvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  wire [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  wire axi_stream_morphing_backup2_config_s_axi_wvalid;
  wire axi_wready_reg;
  wire clk;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_config_axi_lite_interface_verilog inst
       (.axi_arready_reg_0(axi_arready_reg),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_stream_morphing_backup2_aresetn(axi_stream_morphing_backup2_aresetn),
        .axi_stream_morphing_backup2_config_s_axi_arvalid(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .axi_stream_morphing_backup2_config_s_axi_awvalid(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .axi_stream_morphing_backup2_config_s_axi_bready(axi_stream_morphing_backup2_config_s_axi_bready),
        .axi_stream_morphing_backup2_config_s_axi_bvalid(axi_stream_morphing_backup2_config_s_axi_bvalid),
        .axi_stream_morphing_backup2_config_s_axi_rdata(axi_stream_morphing_backup2_config_s_axi_rdata),
        .axi_stream_morphing_backup2_config_s_axi_rready(axi_stream_morphing_backup2_config_s_axi_rready),
        .axi_stream_morphing_backup2_config_s_axi_rvalid(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .axi_stream_morphing_backup2_config_s_axi_wdata(axi_stream_morphing_backup2_config_s_axi_wdata),
        .axi_stream_morphing_backup2_config_s_axi_wstrb(axi_stream_morphing_backup2_config_s_axi_wstrb),
        .axi_stream_morphing_backup2_config_s_axi_wvalid(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .axi_wready_reg_0(axi_wready_reg),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_config_axi_lite_interface_verilog" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_config_axi_lite_interface_verilog
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    axi_stream_morphing_backup2_config_s_axi_bvalid,
    axi_stream_morphing_backup2_config_s_axi_rvalid,
    axi_stream_morphing_backup2_config_s_axi_rdata,
    clk,
    axi_stream_morphing_backup2_config_s_axi_awvalid,
    axi_stream_morphing_backup2_config_s_axi_wvalid,
    axi_stream_morphing_backup2_config_s_axi_bready,
    axi_stream_morphing_backup2_config_s_axi_arvalid,
    axi_stream_morphing_backup2_config_s_axi_rready,
    axi_stream_morphing_backup2_config_s_axi_wdata,
    axi_stream_morphing_backup2_config_s_axi_wstrb,
    axi_stream_morphing_backup2_aresetn);
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output axi_stream_morphing_backup2_config_s_axi_bvalid;
  output axi_stream_morphing_backup2_config_s_axi_rvalid;
  output [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  input clk;
  input axi_stream_morphing_backup2_config_s_axi_awvalid;
  input axi_stream_morphing_backup2_config_s_axi_wvalid;
  input axi_stream_morphing_backup2_config_s_axi_bready;
  input axi_stream_morphing_backup2_config_s_axi_arvalid;
  input axi_stream_morphing_backup2_config_s_axi_rready;
  input [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  input [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  input axi_stream_morphing_backup2_aresetn;

  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_stream_morphing_backup2_aresetn;
  wire axi_stream_morphing_backup2_config_s_axi_arvalid;
  wire axi_stream_morphing_backup2_config_s_axi_awvalid;
  wire axi_stream_morphing_backup2_config_s_axi_bready;
  wire axi_stream_morphing_backup2_config_s_axi_bvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_rdata;
  wire axi_stream_morphing_backup2_config_s_axi_rready;
  wire axi_stream_morphing_backup2_config_s_axi_rvalid;
  wire [31:0]axi_stream_morphing_backup2_config_s_axi_wdata;
  wire [3:0]axi_stream_morphing_backup2_config_s_axi_wstrb;
  wire axi_stream_morphing_backup2_config_s_axi_wvalid;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire clk;
  wire [31:7]p_0_in;
  wire slv_reg_array1;
  wire \slv_reg_array[0][0]_i_1_n_0 ;
  wire \slv_reg_array[0][10]_i_1_n_0 ;
  wire \slv_reg_array[0][11]_i_1_n_0 ;
  wire \slv_reg_array[0][12]_i_1_n_0 ;
  wire \slv_reg_array[0][13]_i_1_n_0 ;
  wire \slv_reg_array[0][14]_i_1_n_0 ;
  wire \slv_reg_array[0][15]_i_2_n_0 ;
  wire \slv_reg_array[0][16]_i_1_n_0 ;
  wire \slv_reg_array[0][17]_i_1_n_0 ;
  wire \slv_reg_array[0][18]_i_1_n_0 ;
  wire \slv_reg_array[0][19]_i_1_n_0 ;
  wire \slv_reg_array[0][1]_i_1_n_0 ;
  wire \slv_reg_array[0][20]_i_1_n_0 ;
  wire \slv_reg_array[0][21]_i_1_n_0 ;
  wire \slv_reg_array[0][22]_i_1_n_0 ;
  wire \slv_reg_array[0][23]_i_2_n_0 ;
  wire \slv_reg_array[0][24]_i_1_n_0 ;
  wire \slv_reg_array[0][25]_i_1_n_0 ;
  wire \slv_reg_array[0][26]_i_1_n_0 ;
  wire \slv_reg_array[0][27]_i_1_n_0 ;
  wire \slv_reg_array[0][28]_i_1_n_0 ;
  wire \slv_reg_array[0][29]_i_1_n_0 ;
  wire \slv_reg_array[0][2]_i_1_n_0 ;
  wire \slv_reg_array[0][30]_i_1_n_0 ;
  wire \slv_reg_array[0][31]_i_2_n_0 ;
  wire \slv_reg_array[0][3]_i_1_n_0 ;
  wire \slv_reg_array[0][4]_i_1_n_0 ;
  wire \slv_reg_array[0][5]_i_1_n_0 ;
  wire \slv_reg_array[0][6]_i_1_n_0 ;
  wire \slv_reg_array[0][7]_i_2_n_0 ;
  wire \slv_reg_array[0][8]_i_1_n_0 ;
  wire \slv_reg_array[0][9]_i_1_n_0 ;
  wire [31:0]\slv_reg_array_reg[0] ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(clk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(slv_reg_array1));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(axi_stream_morphing_backup2_aresetn),
        .O(slv_reg_array1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I1(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .I2(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(clk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(slv_reg_array1));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I1(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(axi_stream_morphing_backup2_config_s_axi_bready),
        .I5(axi_stream_morphing_backup2_config_s_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(clk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(axi_stream_morphing_backup2_config_s_axi_bvalid),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[0] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [0]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[0]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[10] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [10]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[10]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[11] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [11]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[11]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[12] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [12]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[12]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[13] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [13]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[13]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[14] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [14]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[14]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[15] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [15]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[15]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[16] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [16]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[16]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[17] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [17]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[17]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[18] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [18]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[18]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[19] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [19]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[19]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[1] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [1]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[1]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[20] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [20]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[20]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[21] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [21]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[21]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[22] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [22]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[22]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[23] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [23]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[23]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[24] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [24]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[24]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[25] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [25]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[25]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[26] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [26]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[26]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[27] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [27]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[27]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[28] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [28]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[28]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[29] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [29]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[29]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[2] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [2]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[2]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[30] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [30]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[30]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[31] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [31]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[31]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[3] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [3]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[3]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[4] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [4]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[4]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[5] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [5]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[5]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[6] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [6]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[6]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[7] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [7]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[7]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[8] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [8]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[8]),
        .R(slv_reg_array1));
  FDRE \axi_rdata_reg[9] 
       (.C(clk),
        .CE(slv_reg_rden__0),
        .D(\slv_reg_array_reg[0] [9]),
        .Q(axi_stream_morphing_backup2_config_s_axi_rdata[9]),
        .R(slv_reg_array1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .I2(axi_stream_morphing_backup2_config_s_axi_rready),
        .I3(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(clk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .R(slv_reg_array1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I1(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .I2(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(clk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(slv_reg_array1));
  LUT5 #(
    .INIT(32'hBF008000)) 
    \slv_reg_array[0][0]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[0]),
        .I1(axi_stream_morphing_backup2_config_s_axi_wstrb[0]),
        .I2(slv_reg_wren__0),
        .I3(axi_stream_morphing_backup2_aresetn),
        .I4(\slv_reg_array_reg[0] [0]),
        .O(\slv_reg_array[0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg_array[0][0]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I3(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .O(slv_reg_wren__0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][10]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[10]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][11]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[11]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][12]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[12]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][13]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[13]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][14]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[14]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_array[0][15]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wstrb[1]),
        .I1(axi_stream_morphing_backup2_aresetn),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I5(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][15]_i_2 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[15]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][16]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[16]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][17]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[17]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][18]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[18]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][19]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[19]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][1]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[1]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][20]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[20]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][21]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[21]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][22]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[22]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_array[0][23]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wstrb[2]),
        .I1(axi_stream_morphing_backup2_aresetn),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I5(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][23]_i_2 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[23]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][24]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[24]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][25]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[25]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][26]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[26]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][27]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[27]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][28]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[28]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][29]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[29]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][2]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[2]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][30]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[30]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_array[0][31]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wstrb[3]),
        .I1(axi_stream_morphing_backup2_aresetn),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I5(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][31]_i_2 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[31]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][3]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[3]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][4]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[4]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][5]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[5]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][6]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[6]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_array[0][7]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wstrb[0]),
        .I1(axi_stream_morphing_backup2_aresetn),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(axi_stream_morphing_backup2_config_s_axi_awvalid),
        .I5(axi_stream_morphing_backup2_config_s_axi_wvalid),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][7]_i_2 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[7]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][8]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[8]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_array[0][9]_i_1 
       (.I0(axi_stream_morphing_backup2_config_s_axi_wdata[9]),
        .I1(slv_reg_wren__0),
        .O(\slv_reg_array[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\slv_reg_array[0][0]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][10] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][10]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][11] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][11]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][12] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][12]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][13] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][13]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][14] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][14]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][15] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][15]_i_2_n_0 ),
        .Q(\slv_reg_array_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][16] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][16]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][17] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][17]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][18] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][18]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][19] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][19]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][1] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][1]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][20] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][20]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][21] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][21]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][22] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][22]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][23] 
       (.C(clk),
        .CE(p_0_in[23]),
        .D(\slv_reg_array[0][23]_i_2_n_0 ),
        .Q(\slv_reg_array_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][24] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][24]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][25] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][25]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][26] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][26]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][27] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][27]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][28] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][28]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][29] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][29]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][2] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][2]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][30] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][30]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][31] 
       (.C(clk),
        .CE(p_0_in[31]),
        .D(\slv_reg_array[0][31]_i_2_n_0 ),
        .Q(\slv_reg_array_reg[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][3] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][3]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][4] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][4]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][5] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][5]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][6] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][6]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][7] 
       (.C(clk),
        .CE(p_0_in[7]),
        .D(\slv_reg_array[0][7]_i_2_n_0 ),
        .Q(\slv_reg_array_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][8] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][8]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slv_reg_array_reg[0][9] 
       (.C(clk),
        .CE(p_0_in[15]),
        .D(\slv_reg_array[0][9]_i_1_n_0 ),
        .Q(\slv_reg_array_reg[0] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(axi_stream_morphing_backup2_config_s_axi_arvalid),
        .I1(axi_stream_morphing_backup2_config_s_axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_coordinate_counter" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_coordinate_counter
   (i,
    \i_no_async_controls.output_reg[11] ,
    \i_no_async_controls.output_reg[3] ,
    clk,
    CE,
    SINIT);
  output [10:0]i;
  output [10:0]\i_no_async_controls.output_reg[11] ;
  output \i_no_async_controls.output_reg[3] ;
  input clk;
  input CE;
  input SINIT;

  wire CE;
  wire SINIT;
  wire clk;
  wire [10:0]i;
  wire [10:0]\i_no_async_controls.output_reg[11] ;
  wire \i_no_async_controls.output_reg[3] ;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcounter_limit x_counter
       (.CE(CE),
        .SINIT(SINIT),
        .clk(clk),
        .i(i),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcounter_limit__parameterized0 y_counter
       (.clk(clk),
        .\i_no_async_controls.output_reg[11] (\i_no_async_controls.output_reg[11] ),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_dut" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_dut
   (dout,
    m_axis_tvalid,
    s_axis_tready,
    clk,
    m_axis_tready,
    din,
    s_axis_tvalid);
  output [16:0]dout;
  output [0:0]m_axis_tvalid;
  output [0:0]s_axis_tready;
  input clk;
  input [0:0]m_axis_tready;
  input [32:0]din;
  input [0:0]s_axis_tvalid;

  wire clk;
  wire [15:0]concat_y_net;
  wire [32:0]din;
  wire [16:0]dout;
  wire fifo_af_net;
  wire inverter2_op_net;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire register1_q_net;
  wire register_q_net;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;
  wire slave_fifo_n_33;
  wire [31:0]tdata_slice_y_net_x0;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_algorithm algorithm
       (.clk(clk),
        .d(slave_fifo_n_33),
        .din({concat_y_net,register1_q_net}),
        .rgb(tdata_slice_y_net_x0),
        .wr_en(register_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_master_fifo master_fifo
       (.clk(clk),
        .din({concat_y_net,register1_q_net}),
        .dout(dout),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_full(fifo_af_net),
        .rd_en(inverter2_op_net),
        .wr_en(register_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_slave_fifo slave_fifo
       (.clk(clk),
        .d(slave_fifo_n_33),
        .din(din),
        .dout(tdata_slice_y_net_x0),
        .prog_full(fifo_af_net),
        .rd_en(inverter2_op_net),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_fifo_generator_i0,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_fifo_generator_i0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_fifo_generator_i0
   (clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    prog_full);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [16:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [16:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output prog_full;

  wire \<const0> ;
  wire clk;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire prog_full;
  wire rd_en;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [10:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "17" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "17" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1000" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "999" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* c_family = "zynq" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(prog_full),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_fifo_generator_i1,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_fifo_generator_i1" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_fifo_generator_i1
   (clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [32:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [32:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [32:0]din;
  wire [32:1]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [10:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[32:1] = \^dout [32:1];
  assign dout[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "33" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "33" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1022" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* c_family = "zynq" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_fifo_generator_v13_2_5__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({\^dout ,NLW_U0_dout_UNCONNECTED[0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_grey_to_binary" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_grey_to_binary
   (pixel_stream,
    clk,
    y);
  output [0:0]pixel_stream;
  input clk;
  input [7:0]y;

  wire clk;
  wire [0:0]pixel_stream;
  wire [7:0]y;

  design_1_axi_stream_morphing_0_0_sysgen_relational_d03841acd5 relational
       (.clk(clk),
        .pixel_stream(pixel_stream),
        .y(y));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_master_fifo" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_master_fifo
   (dout,
    prog_full,
    m_axis_tvalid,
    rd_en,
    clk,
    din,
    wr_en,
    m_axis_tready);
  output [16:0]dout;
  output prog_full;
  output [0:0]m_axis_tvalid;
  output rd_en;
  input clk;
  input [16:0]din;
  input wr_en;
  input [0:0]m_axis_tready;

  wire clk;
  wire [16:0]din;
  wire [16:0]dout;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire prog_full;
  wire rd_en;
  wire wr_en;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlfifogen_u fifo
       (.clk(clk),
        .din(din),
        .dout(dout),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_full(prog_full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_morphing" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_morphing
   (S,
    clk,
    q,
    i,
    h,
    \op_mem_91_20_reg[0][1] ,
    \op_mem_91_20_reg[0][1]_0 ,
    e,
    \op_mem_91_20_reg[0][1]_1 ,
    \op_mem_91_20_reg[0][1]_2 ,
    b);
  output [4:0]S;
  input clk;
  input [0:0]q;
  input [0:0]i;
  input [0:0]h;
  input [0:0]\op_mem_91_20_reg[0][1] ;
  input [0:0]\op_mem_91_20_reg[0][1]_0 ;
  input [0:0]e;
  input [0:0]\op_mem_91_20_reg[0][1]_1 ;
  input [0:0]\op_mem_91_20_reg[0][1]_2 ;
  input [0:0]b;

  wire [4:0]S;
  wire [1:0]addsub1_s_net;
  wire [1:0]addsub2_s_net;
  wire [1:0]addsub3_s_net;
  wire [2:0]addsub4_s_net;
  wire [2:0]addsub5_s_net;
  wire [3:0]addsub6_s_net;
  wire [1:0]addsub_s_net;
  wire [0:0]b;
  wire clk;
  wire delay1_q_net;
  wire delay2_q_net;
  wire delay_q_net;
  wire [0:0]e;
  wire [0:0]h;
  wire [0:0]i;
  wire [0:0]\op_mem_91_20_reg[0][1] ;
  wire [0:0]\op_mem_91_20_reg[0][1]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_1 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_2 ;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f addsub
       (.Q(addsub_s_net),
        .clk(clk),
        .h(h),
        .i(i));
  design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_202 addsub1
       (.Q(addsub1_s_net),
        .clk(clk),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1] ),
        .\op_mem_91_20_reg[0][1]_1 (\op_mem_91_20_reg[0][1]_0 ));
  design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_203 addsub2
       (.Q(addsub2_s_net),
        .clk(clk),
        .e(e),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1]_1 ));
  design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_204 addsub3
       (.Q(addsub3_s_net),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][1]_0 (\op_mem_91_20_reg[0][1]_2 ));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized1__xdcDup__1 addsub4
       (.Q(addsub_s_net),
        .S(addsub4_s_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[2] (addsub1_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized1 addsub5
       (.Q(addsub2_s_net),
        .S(addsub5_s_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[2] (addsub3_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized2 addsub6
       (.S(addsub6_s_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[3] (addsub5_s_net),
        .\i_no_async_controls.output_reg[4] (addsub4_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized3 addsub7
       (.B(delay2_q_net),
        .S(S),
        .clk(clk),
        .\i_no_async_controls.output_reg[4] (addsub6_s_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_205 delay
       (.clk(clk),
        .delay_q_net(delay_q_net),
        .q(q));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_206 delay1
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .delay_q_net(delay_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_207 delay2
       (.B(delay2_q_net),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i0,mult_gen_v12_0_16,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_16,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i0
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [7:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [7:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [15:0]P;

  wire [7:0]A;
  wire CLK;
  wire [15:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "15" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "8" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "8" *) 
  (* c_latency = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_mult_gen_v12_0_16__parameterized5 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[0]}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i1,mult_gen_v12_0_16,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_mult_gen_v12_0_i1" *) 
(* X_CORE_INFO = "mult_gen_v12_0_16,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i1
   (CLK,
    A,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [7:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [23:0]P;

  wire \<const0> ;
  wire [7:0]A;
  wire CLK;
  wire [21:1]\^P ;
  wire [23:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[23] = \<const0> ;
  assign P[22] = \<const0> ;
  assign P[21:1] = \^P [21:1];
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "23" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "8" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "10011001000110" *) 
  (* c_b_width = "14" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_mult_gen_v12_0_16 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[23:22],\^P ,NLW_U0_P_UNCONNECTED[0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i2,mult_gen_v12_0_16,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_mult_gen_v12_0_i2" *) 
(* X_CORE_INFO = "mult_gen_v12_0_16,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i2
   (CLK,
    A,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [7:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [23:0]P;

  wire \<const0> ;
  wire [7:0]A;
  wire CLK;
  wire [22:0]\^P ;
  wire [23:23]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[23] = \<const0> ;
  assign P[22:0] = \^P [22:0];
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "23" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "8" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "100101100100011" *) 
  (* c_b_width = "15" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_mult_gen_v12_0_16__parameterized1 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[23],\^P }),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i3,mult_gen_v12_0_16,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_stream_morphing_backup2_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_16,Vivado 2020.2" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i3
   (CLK,
    A,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [7:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_HIGH" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [23:0]P;

  wire \<const0> ;
  wire [7:0]A;
  wire CLK;
  wire [19:3]\^P ;
  wire [23:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[23] = \<const0> ;
  assign P[22] = \<const0> ;
  assign P[21] = \<const0> ;
  assign P[20] = \<const0> ;
  assign P[19:3] = \^P [19:3];
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "23" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "8" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "111010011000" *) 
  (* c_b_width = "12" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_stream_morphing_0_0_mult_gen_v12_0_16__parameterized3 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[23:20],\^P ,NLW_U0_P_UNCONNECTED[2:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_rgb_to_greyscale" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_rgb_to_greyscale
   (y,
    q,
    clk,
    rgb);
  output [7:0]y;
  output [7:0]q;
  input clk;
  input [31:0]rgb;

  wire [22:1]addsub_s_net;
  wire clk;
  wire [22:0]cmult1_p_net;
  wire [19:3]cmult2_p_net;
  wire [21:1]cmult_p_net;
  wire [7:0]q;
  wire [22:0]register_q_net;
  wire [31:0]rgb;
  wire [7:0]y;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub addsub
       (.P(cmult_p_net),
        .S(addsub_s_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[20] (cmult2_p_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized0 addsub1
       (.S(addsub_s_net),
        .clk(clk),
        .o(register_q_net),
        .y(y));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult cmult
       (.P(cmult_p_net),
        .clk(clk),
        .rgb(rgb[23:16]));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult__parameterized0 cmult1
       (.clk(clk),
        .i(cmult1_p_net),
        .rgb(rgb[7:0]));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult__parameterized1 cmult2
       (.P(cmult2_p_net),
        .clk(clk),
        .rgb(rgb[15:8]));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay delay
       (.clk(clk),
        .q(q),
        .rgb(rgb[31:24]));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister register_x0
       (.clk(clk),
        .i(cmult1_p_net),
        .o(register_q_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_signal_correction" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_signal_correction
   (wr_en,
    din,
    clk,
    i,
    \fd_prim_array[10].bit_is_0.fdre_comp );
  output wr_en;
  output [0:0]din;
  input clk;
  input [10:0]i;
  input [10:0]\fd_prim_array[10].bit_is_0.fdre_comp ;

  wire clk;
  wire [0:0]din;
  wire [10:0]\fd_prim_array[10].bit_is_0.fdre_comp ;
  wire [10:0]i;
  wire logical2_y_net;
  wire logical3_y_net;
  wire register2_n_1;
  wire register2_n_2;
  wire register3_n_0;
  wire wr_en;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized0 register1
       (.clk(clk),
        .din(din),
        .logical3_y_net(logical3_y_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized1 register2
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp (register3_n_0),
        .\fd_prim_array[4].bit_is_0.fdre_comp (register2_n_1),
        .\fd_prim_array[9].bit_is_0.fdre_comp (register2_n_2),
        .i(i),
        .logical2_y_net(logical2_y_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized1_218 register3
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp (register2_n_1),
        .\fd_prim_array[0].bit_is_0.fdre_comp_0 (register2_n_2),
        .\fd_prim_array[10].bit_is_0.fdre_comp (register3_n_0),
        .\fd_prim_array[10].bit_is_0.fdre_comp_0 (\fd_prim_array[10].bit_is_0.fdre_comp ),
        .logical3_y_net(logical3_y_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized0_219 register_x0
       (.clk(clk),
        .logical2_y_net(logical2_y_net),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_slave_fifo" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_slave_fifo
   (dout,
    s_axis_tready,
    d,
    clk,
    din,
    s_axis_tvalid,
    rd_en,
    prog_full);
  output [31:0]dout;
  output [0:0]s_axis_tready;
  output [0:0]d;
  input clk;
  input [32:0]din;
  input [0:0]s_axis_tvalid;
  input rd_en;
  input prog_full;

  wire clk;
  wire [0:0]d;
  wire [32:0]din;
  wire [31:0]dout;
  wire prog_full;
  wire rd_en;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlfifogen_u__parameterized0 fifo
       (.clk(clk),
        .d(d),
        .din(din),
        .dout(dout),
        .prog_full(prog_full),
        .rd_en(rd_en),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_struct" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_struct
   (dout,
    m_axis_tvalid,
    s_axis_tready,
    clk,
    m_axis_tready,
    din,
    s_axis_tvalid);
  output [16:0]dout;
  output [0:0]m_axis_tvalid;
  output [0:0]s_axis_tready;
  input clk;
  input [0:0]m_axis_tready;
  input [32:0]din;
  input [0:0]s_axis_tvalid;

  wire clk;
  wire [32:0]din;
  wire [16:0]dout;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_dut dut
       (.clk(clk),
        .din(din),
        .dout(dout),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_subsystem" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_subsystem
   (S,
    clk,
    ce,
    pixel_stream);
  output [4:0]S;
  input clk;
  input ce;
  input [0:0]pixel_stream;

  wire [4:0]S;
  wire ce;
  wire clk;
  wire delay1_q_net;
  wire delay2_q_net;
  wire delay3_q_net;
  wire delay4_q_net;
  wire delay5_q_net;
  wire delay6_q_net;
  wire delay7_q_net;
  wire delay8_q_net;
  wire delay_q_net;
  wire [0:0]pixel_stream;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_morphing morphing
       (.S(S),
        .b(delay7_q_net),
        .clk(clk),
        .e(delay5_q_net),
        .h(delay3_q_net),
        .i(delay_q_net),
        .\op_mem_91_20_reg[0][1] (delay4_q_net),
        .\op_mem_91_20_reg[0][1]_0 (delay1_q_net),
        .\op_mem_91_20_reg[0][1]_1 (delay6_q_net),
        .\op_mem_91_20_reg[0][1]_2 (delay2_q_net),
        .q(delay8_q_net));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_windowing windowing
       (.a(delay8_q_net),
        .b(delay7_q_net),
        .c(delay2_q_net),
        .ce(ce),
        .clk(clk),
        .d(delay6_q_net),
        .e(delay5_q_net),
        .f(delay1_q_net),
        .g(delay4_q_net),
        .h(delay3_q_net),
        .i(delay_q_net),
        .pixel_stream(pixel_stream));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_subsystem1" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_subsystem1
   (A,
    clk,
    S);
  output [0:0]A;
  input clk;
  input [4:0]S;

  wire [0:0]A;
  wire [4:0]S;
  wire clk;
  wire relational_op_net;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlconvert convert
       (.A(A),
        .clk(clk),
        .relational_op_net(relational_op_net));
  design_1_axi_stream_morphing_0_0_sysgen_relational_763dfcc765 relational
       (.S(S),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_windowing" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_windowing
   (i,
    f,
    c,
    h,
    g,
    e,
    d,
    b,
    a,
    ce,
    pixel_stream,
    clk);
  output [0:0]i;
  output [0:0]f;
  output [0:0]c;
  output [0:0]h;
  output [0:0]g;
  output [0:0]e;
  output [0:0]d;
  output [0:0]b;
  output [0:0]a;
  input ce;
  input [0:0]pixel_stream;
  input clk;

  wire [0:0]a;
  wire [0:0]b;
  wire [0:0]c;
  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]e;
  wire [0:0]f;
  wire [0:0]g;
  wire [0:0]h;
  wire [0:0]i;
  wire [0:0]pixel_stream;

  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_13 delay
       (.ce(ce),
        .clk(clk),
        .i(i),
        .pixel_stream(pixel_stream));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized1 delay1
       (.ce(ce),
        .clk(clk),
        .f(f),
        .i(i));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized2 delay2
       (.c(c),
        .ce(ce),
        .clk(clk),
        .i(i));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_14 delay3
       (.ce(ce),
        .clk(clk),
        .h(h),
        .i(i));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3 delay4
       (.ce(ce),
        .clk(clk),
        .g(g),
        .i(i));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_15 delay5
       (.ce(ce),
        .clk(clk),
        .e(e),
        .f(f));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3_16 delay6
       (.ce(ce),
        .clk(clk),
        .d(d),
        .f(f));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_17 delay7
       (.b(b),
        .c(c),
        .ce(ce),
        .clk(clk));
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3_18 delay8
       (.a(a),
        .c(c),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub
   (S,
    P,
    \i_no_async_controls.output_reg[20] ,
    clk);
  output [21:0]S;
  input [20:0]P;
  input [16:0]\i_no_async_controls.output_reg[20] ;
  input clk;

  wire [20:0]P;
  wire [21:0]S;
  wire clk;
  wire [16:0]\i_no_async_controls.output_reg[20] ;
  wire [24:0]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i0,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({1'b0,1'b0,1'b0,P,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\i_no_async_controls.output_reg[20] ,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [24:23],S,\NLW_comp0.core_instance0_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized0
   (y,
    S,
    o,
    clk);
  output [7:0]y;
  input [21:0]S;
  input [22:0]o;
  input clk;

  wire [21:0]S;
  wire clk;
  wire [22:0]o;
  wire [7:0]y;
  wire [25:0]\NLW_comp1.core_instance1_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i1,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,S,1'b0}),
        .B({1'b0,1'b0,1'b0,o}),
        .CE(1'b1),
        .CLK(clk),
        .S({\NLW_comp1.core_instance1_S_UNCONNECTED [25:23],y,\NLW_comp1.core_instance1_S_UNCONNECTED [14:0]}));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized1
   (S,
    Q,
    \i_no_async_controls.output_reg[2] ,
    clk);
  output [2:0]S;
  input [1:0]Q;
  input [1:0]\i_no_async_controls.output_reg[2] ;
  input clk;

  wire [1:0]Q;
  wire [2:0]S;
  wire clk;
  wire [1:0]\i_no_async_controls.output_reg[2] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i2,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i2 \comp2.core_instance2 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[2] }),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized1__xdcDup__1
   (S,
    Q,
    \i_no_async_controls.output_reg[2] ,
    clk);
  output [2:0]S;
  input [1:0]Q;
  input [1:0]\i_no_async_controls.output_reg[2] ;
  input clk;

  wire [1:0]Q;
  wire [2:0]S;
  wire clk;
  wire [1:0]\i_no_async_controls.output_reg[2] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i2,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i2__2 \comp2.core_instance2 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[2] }),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized2
   (S,
    \i_no_async_controls.output_reg[4] ,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [3:0]S;
  input [2:0]\i_no_async_controls.output_reg[4] ;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire [3:0]S;
  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]\i_no_async_controls.output_reg[4] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i3,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i3 \comp3.core_instance3 
       (.A({1'b0,\i_no_async_controls.output_reg[4] }),
        .B({1'b0,\i_no_async_controls.output_reg[3] }),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xladdsub" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xladdsub__parameterized3
   (S,
    \i_no_async_controls.output_reg[4] ,
    B,
    clk);
  output [4:0]S;
  input [3:0]\i_no_async_controls.output_reg[4] ;
  input [0:0]B;
  input clk;

  wire [0:0]B;
  wire [4:0]S;
  wire clk;
  wire [3:0]\i_no_async_controls.output_reg[4] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_addsub_v12_0_i4,c_addsub_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_addsub_v12_0_i4 \comp4.core_instance4 
       (.A({1'b0,\i_no_async_controls.output_reg[4] }),
        .B({1'b0,1'b0,1'b0,1'b0,B}),
        .CE(1'b1),
        .CLK(clk),
        .S(S));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlcmult" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult
   (P,
    clk,
    rgb);
  output [20:0]P;
  input clk;
  input [7:0]rgb;

  wire [20:0]P;
  wire clk;
  wire [7:0]rgb;
  wire [23:0]\NLW_comp0.core_instance0_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i1,mult_gen_v12_0_16,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_16,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(rgb),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp0.core_instance0_P_UNCONNECTED [23:22],P,\NLW_comp0.core_instance0_P_UNCONNECTED [0]}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlcmult" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult__parameterized0
   (i,
    clk,
    rgb);
  output [22:0]i;
  input clk;
  input [7:0]rgb;

  wire clk;
  wire [22:0]i;
  wire [7:0]rgb;
  wire [23:23]\NLW_comp1.core_instance1_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i2,mult_gen_v12_0_16,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_16,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(rgb),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp1.core_instance1_P_UNCONNECTED [23],i}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlcmult" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcmult__parameterized1
   (P,
    clk,
    rgb);
  output [16:0]P;
  input clk;
  input [7:0]rgb;

  wire [16:0]P;
  wire clk;
  wire [7:0]rgb;
  wire [23:0]\NLW_comp2.core_instance2_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i3,mult_gen_v12_0_16,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_16,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(rgb),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp2.core_instance2_P_UNCONNECTED [23:20],P,\NLW_comp2.core_instance2_P_UNCONNECTED [2:0]}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlconvert" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlconvert
   (A,
    relational_op_net,
    clk);
  output [0:0]A;
  input relational_op_net;
  input clk;

  wire [0:0]A;
  wire clk;
  wire relational_op_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized4 \latency_test.reg 
       (.A(A),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlcounter_limit" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcounter_limit
   (i,
    \i_no_async_controls.output_reg[3] ,
    clk,
    CE,
    SINIT);
  output [10:0]i;
  output \i_no_async_controls.output_reg[3] ;
  input clk;
  input CE;
  input SINIT;

  wire CE;
  wire SINIT;
  wire clk;
  wire \comp0.core_instance0_i_3_n_0 ;
  wire \comp0.core_instance0_i_4_n_0 ;
  wire [10:0]i;
  wire \i_no_async_controls.output_reg[3] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_counter_binary_v12_0_i0__1 \comp0.core_instance0 
       (.CE(CE),
        .CLK(clk),
        .Q(i),
        .SINIT(SINIT));
  LUT5 #(
    .INIT(32'h00000040)) 
    \comp0.core_instance0_i_1__0 
       (.I0(i[2]),
        .I1(i[10]),
        .I2(i[8]),
        .I3(\comp0.core_instance0_i_3_n_0 ),
        .I4(\comp0.core_instance0_i_4_n_0 ),
        .O(\i_no_async_controls.output_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \comp0.core_instance0_i_3 
       (.I0(i[7]),
        .I1(i[3]),
        .I2(i[1]),
        .I3(i[5]),
        .O(\comp0.core_instance0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \comp0.core_instance0_i_4 
       (.I0(i[9]),
        .I1(i[6]),
        .I2(i[0]),
        .I3(i[4]),
        .O(\comp0.core_instance0_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlcounter_limit" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlcounter_limit__parameterized0
   (\i_no_async_controls.output_reg[11] ,
    clk,
    \i_no_async_controls.output_reg[1] );
  output [10:0]\i_no_async_controls.output_reg[11] ;
  input clk;
  input \i_no_async_controls.output_reg[1] ;

  wire SINIT;
  wire clk;
  wire \comp0.core_instance0_i_5_n_0 ;
  wire \comp0.core_instance0_i_6_n_0 ;
  wire [10:0]\i_no_async_controls.output_reg[11] ;
  wire \i_no_async_controls.output_reg[1] ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_14,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_c_counter_binary_v12_0_i0 \comp0.core_instance0 
       (.CE(\i_no_async_controls.output_reg[1] ),
        .CLK(clk),
        .Q(\i_no_async_controls.output_reg[11] ),
        .SINIT(SINIT));
  LUT5 #(
    .INIT(32'h02000000)) 
    \comp0.core_instance0_i_2 
       (.I0(\i_no_async_controls.output_reg[1] ),
        .I1(\comp0.core_instance0_i_5_n_0 ),
        .I2(\i_no_async_controls.output_reg[11] [6]),
        .I3(\i_no_async_controls.output_reg[11] [4]),
        .I4(\i_no_async_controls.output_reg[11] [3]),
        .O(SINIT));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \comp0.core_instance0_i_5 
       (.I0(\i_no_async_controls.output_reg[11] [7]),
        .I1(\i_no_async_controls.output_reg[11] [0]),
        .I2(\i_no_async_controls.output_reg[11] [1]),
        .I3(\i_no_async_controls.output_reg[11] [8]),
        .I4(\comp0.core_instance0_i_6_n_0 ),
        .O(\comp0.core_instance0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \comp0.core_instance0_i_6 
       (.I0(\i_no_async_controls.output_reg[11] [5]),
        .I1(\i_no_async_controls.output_reg[11] [9]),
        .I2(\i_no_async_controls.output_reg[11] [10]),
        .I3(\i_no_async_controls.output_reg[11] [2]),
        .O(\comp0.core_instance0_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay
   (q,
    rgb,
    clk);
  output [7:0]q;
  input [7:0]rgb;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]rgb;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .q(q),
        .rgb(rgb));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0
   (i,
    ce,
    clk);
  output [0:0]i;
  input ce;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_344 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .i(i));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_12
   (CE,
    SINIT,
    o,
    clk,
    \i_no_async_controls.output_reg[1] );
  output CE;
  output SINIT;
  input [0:0]o;
  input clk;
  input \i_no_async_controls.output_reg[1] ;

  wire CE;
  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[1] ;
  wire [0:0]o;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_342 \srl_delay.synth_reg_srl_inst 
       (.CE(CE),
        .SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[1] ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_13
   (i,
    ce,
    pixel_stream,
    clk);
  output [0:0]i;
  input ce;
  input [0:0]pixel_stream;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;
  wire [0:0]pixel_stream;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_200 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .pixel_stream(pixel_stream));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_14
   (h,
    ce,
    i,
    clk);
  output [0:0]h;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]h;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_25 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .h(h),
        .i(i));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_15
   (e,
    ce,
    f,
    clk);
  output [0:0]e;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]e;
  wire [0:0]f;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_21 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .e(e),
        .f(f));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_17
   (b,
    ce,
    c,
    clk);
  output [0:0]b;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]b;
  wire [0:0]c;
  wire ce;
  wire clk;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0 \srl_delay.synth_reg_srl_inst 
       (.b(b),
        .c(c),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_205
   (delay_q_net,
    q,
    clk);
  output delay_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire delay_q_net;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_212 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay_q_net(delay_q_net),
        .q(q));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_206
   (delay1_q_net,
    delay_q_net,
    clk);
  output delay1_q_net;
  input delay_q_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire delay_q_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_210 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .delay_q_net(delay_q_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized0_207
   (B,
    delay1_q_net,
    clk);
  output [0:0]B;
  input delay1_q_net;
  input clk;

  wire [0:0]B;
  wire clk;
  wire delay1_q_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_208 \srl_delay.synth_reg_srl_inst 
       (.B(B),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized1
   (f,
    ce,
    i,
    clk);
  output [0:0]f;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]f;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized1 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .f(f),
        .i(i));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized2
   (c,
    ce,
    i,
    clk);
  output [0:0]c;
  input ce;
  input [0:0]i;
  input clk;

  wire [0:0]c;
  wire ce;
  wire clk;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized2 \srl_delay.synth_reg_srl_inst 
       (.c(c),
        .ce(ce),
        .clk(clk),
        .i(i));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3
   (g,
    ce,
    i,
    clk);
  output [0:0]g;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]g;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3_23 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .g(g),
        .i(i));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3_16
   (d,
    ce,
    f,
    clk);
  output [0:0]d;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]f;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3_19 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .d(d),
        .f(f));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized3_18
   (a,
    ce,
    c,
    clk);
  output [0:0]a;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]a;
  wire [0:0]c;
  wire ce;
  wire clk;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3 \srl_delay.synth_reg_srl_inst 
       (.a(a),
        .c(c),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized4
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized5 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized5
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized6 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xldelay" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xldelay__parameterized6
   (din,
    p,
    clk);
  output [7:0]din;
  input [7:0]p;
  input clk;

  wire clk;
  wire [7:0]din;
  wire [7:0]p;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized7 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .din(din),
        .p(p));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlfifogen_u" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlfifogen_u
   (dout,
    prog_full,
    m_axis_tvalid,
    rd_en,
    clk,
    din,
    wr_en,
    m_axis_tready);
  output [16:0]dout;
  output prog_full;
  output [0:0]m_axis_tvalid;
  output rd_en;
  input clk;
  input [16:0]din;
  input wr_en;
  input [0:0]m_axis_tready;

  wire clk;
  wire [16:0]din;
  wire [16:0]dout;
  wire fifo_empty_net;
  wire [0:0]m_axis_tready;
  wire [0:0]m_axis_tvalid;
  wire prog_full;
  wire rd_en;
  wire wr_en;
  wire \NLW_comp0.core_instance0_full_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_fifo_generator_i0,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_fifo_generator_i0 \comp0.core_instance0 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(fifo_empty_net),
        .full(\NLW_comp0.core_instance0_full_UNCONNECTED ),
        .prog_full(prog_full),
        .rd_en(m_axis_tready),
        .wr_en(wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_1 
       (.I0(prog_full),
        .O(rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    \m_axis_tvalid[0]_INST_0 
       (.I0(fifo_empty_net),
        .O(m_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlfifogen_u" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlfifogen_u__parameterized0
   (dout,
    s_axis_tready,
    d,
    clk,
    din,
    s_axis_tvalid,
    rd_en,
    prog_full);
  output [31:0]dout;
  output [0:0]s_axis_tready;
  output [0:0]d;
  input clk;
  input [32:0]din;
  input [0:0]s_axis_tvalid;
  input rd_en;
  input prog_full;

  wire clk;
  wire [0:0]d;
  wire [32:0]din;
  wire [31:0]dout;
  wire fifo_empty_net;
  wire fifo_full_net;
  wire prog_full;
  wire rd_en;
  wire [0:0]s_axis_tready;
  wire [0:0]s_axis_tvalid;
  wire [0:0]\NLW_comp1.core_instance1_dout_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_fifo_generator_i1,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_fifo_generator_i1 \comp1.core_instance1 
       (.clk(clk),
        .din(din),
        .dout({dout,\NLW_comp1.core_instance1_dout_UNCONNECTED [0]}),
        .empty(fifo_empty_net),
        .full(fifo_full_net),
        .rd_en(rd_en),
        .wr_en(s_axis_tvalid));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_array[0].srlc32_used.u1_i_1 
       (.I0(fifo_empty_net),
        .I1(prog_full),
        .O(d));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axis_tready[0]_INST_0 
       (.I0(fifo_full_net),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlmult" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlmult
   (din,
    clk,
    A);
  output [7:0]din;
  input clk;
  input [0:0]A;

  wire [0:0]A;
  wire clk;
  wire [7:0]din;
  wire \result/i__n_0 ;
  wire [15:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "axi_stream_morphing_backup2_mult_gen_v12_0_i0,mult_gen_v12_0_16,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_16,Vivado 2020.2" *) 
  design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized4_224 \latency_gt_0.reg 
       (.P({tmp_p[15:12],tmp_p[7:0]}),
        .clk(clk),
        .din(din),
        .\reg_array[0].fde_used.u2 (\result/i__n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result/i_ 
       (.I0(tmp_p[10]),
        .I1(tmp_p[11]),
        .I2(tmp_p[8]),
        .I3(tmp_p[9]),
        .O(\result/i__n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlregister" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister
   (o,
    i,
    clk);
  output [22:0]o;
  input [22:0]i;
  input clk;

  wire clk;
  wire [22:0]i;
  wire [22:0]o;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized0 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlregister" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized0
   (din,
    logical3_y_net,
    clk);
  output [0:0]din;
  input logical3_y_net;
  input clk;

  wire clk;
  wire [0:0]din;
  wire logical3_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized1_222 synth_reg_inst
       (.clk(clk),
        .din(din),
        .logical3_y_net(logical3_y_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlregister" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized0_219
   (wr_en,
    logical2_y_net,
    clk);
  output wr_en;
  input logical2_y_net;
  input clk;

  wire clk;
  wire logical2_y_net;
  wire wr_en;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .logical2_y_net(logical2_y_net),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlregister" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized1
   (logical2_y_net,
    \fd_prim_array[4].bit_is_0.fdre_comp ,
    \fd_prim_array[9].bit_is_0.fdre_comp ,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    i,
    clk);
  output logical2_y_net;
  output \fd_prim_array[4].bit_is_0.fdre_comp ;
  output \fd_prim_array[9].bit_is_0.fdre_comp ;
  input \fd_prim_array[0].bit_is_0.fdre_comp ;
  input [10:0]i;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire \fd_prim_array[4].bit_is_0.fdre_comp ;
  wire \fd_prim_array[9].bit_is_0.fdre_comp ;
  wire [10:0]i;
  wire logical2_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized2_220 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp (\fd_prim_array[0].bit_is_0.fdre_comp ),
        .\fd_prim_array[4].bit_is_0.fdre_comp (\fd_prim_array[4].bit_is_0.fdre_comp ),
        .\fd_prim_array[9].bit_is_0.fdre_comp (\fd_prim_array[9].bit_is_0.fdre_comp ),
        .i(i),
        .logical2_y_net(logical2_y_net));
endmodule

(* ORIG_REF_NAME = "axi_stream_morphing_backup2_xlregister" *) 
module design_1_axi_stream_morphing_0_0_axi_stream_morphing_backup2_xlregister__parameterized1_218
   (\fd_prim_array[10].bit_is_0.fdre_comp ,
    logical3_y_net,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    \fd_prim_array[0].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[10].bit_is_0.fdre_comp_0 ,
    clk);
  output \fd_prim_array[10].bit_is_0.fdre_comp ;
  output logical3_y_net;
  input \fd_prim_array[0].bit_is_0.fdre_comp ;
  input \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  input [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  wire \fd_prim_array[10].bit_is_0.fdre_comp ;
  wire [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  wire logical3_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized2 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp (\fd_prim_array[0].bit_is_0.fdre_comp ),
        .\fd_prim_array[0].bit_is_0.fdre_comp_0 (\fd_prim_array[0].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[10].bit_is_0.fdre_comp (\fd_prim_array[10].bit_is_0.fdre_comp ),
        .\fd_prim_array[10].bit_is_0.fdre_comp_0 (\fd_prim_array[10].bit_is_0.fdre_comp_0 ),
        .logical3_y_net(logical3_y_net));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5e23f5ab9f" *) 
module design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f
   (Q,
    i,
    h,
    clk);
  output [1:0]Q;
  input [0:0]i;
  input [0:0]h;
  input clk;

  wire [1:0]Q;
  wire clk;
  wire [0:0]h;
  wire [0:0]i;
  wire [1:0]internal_s_69_5_addsub;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][0]_i_1 
       (.I0(i),
        .I1(h),
        .O(internal_s_69_5_addsub[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op_mem_91_20[0][1]_i_1 
       (.I0(h),
        .I1(i),
        .O(internal_s_69_5_addsub[1]));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5e23f5ab9f" *) 
module design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_202
   (Q,
    \op_mem_91_20_reg[0][1]_0 ,
    \op_mem_91_20_reg[0][1]_1 ,
    clk);
  output [1:0]Q;
  input [0:0]\op_mem_91_20_reg[0][1]_0 ;
  input [0:0]\op_mem_91_20_reg[0][1]_1 ;
  input clk;

  wire [1:0]Q;
  wire clk;
  wire \op_mem_91_20[0][0]_i_1_n_0 ;
  wire \op_mem_91_20[0][1]_i_1_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_0 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][0]_i_1 
       (.I0(\op_mem_91_20_reg[0][1]_0 ),
        .I1(\op_mem_91_20_reg[0][1]_1 ),
        .O(\op_mem_91_20[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op_mem_91_20[0][1]_i_1 
       (.I0(\op_mem_91_20_reg[0][1]_1 ),
        .I1(\op_mem_91_20_reg[0][1]_0 ),
        .O(\op_mem_91_20[0][1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5e23f5ab9f" *) 
module design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_203
   (Q,
    e,
    \op_mem_91_20_reg[0][1]_0 ,
    clk);
  output [1:0]Q;
  input [0:0]e;
  input [0:0]\op_mem_91_20_reg[0][1]_0 ;
  input clk;

  wire [1:0]Q;
  wire clk;
  wire [0:0]e;
  wire \op_mem_91_20[0][0]_i_1_n_0 ;
  wire \op_mem_91_20[0][1]_i_1_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][0]_i_1 
       (.I0(e),
        .I1(\op_mem_91_20_reg[0][1]_0 ),
        .O(\op_mem_91_20[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op_mem_91_20[0][1]_i_1 
       (.I0(\op_mem_91_20_reg[0][1]_0 ),
        .I1(e),
        .O(\op_mem_91_20[0][1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5e23f5ab9f" *) 
module design_1_axi_stream_morphing_0_0_sysgen_addsub_5e23f5ab9f_204
   (Q,
    \op_mem_91_20_reg[0][1]_0 ,
    b,
    clk);
  output [1:0]Q;
  input [0:0]\op_mem_91_20_reg[0][1]_0 ;
  input [0:0]b;
  input clk;

  wire [1:0]Q;
  wire [0:0]b;
  wire clk;
  wire \op_mem_91_20[0][0]_i_1_n_0 ;
  wire \op_mem_91_20[0][1]_i_1_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][0]_i_1 
       (.I0(\op_mem_91_20_reg[0][1]_0 ),
        .I1(b),
        .O(\op_mem_91_20[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op_mem_91_20[0][1]_i_1 
       (.I0(b),
        .I1(\op_mem_91_20_reg[0][1]_0 ),
        .O(\op_mem_91_20[0][1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20[0][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_763dfcc765" *) 
module design_1_axi_stream_morphing_0_0_sysgen_relational_763dfcc765
   (relational_op_net,
    S,
    clk);
  output relational_op_net;
  input [4:0]S;
  input clk;

  wire [4:0]S;
  wire clk;
  wire relational_op_net;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(relational_op_net),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    result_12_3_rel
       (.I0(S[4]),
        .I1(S[2]),
        .I2(S[1]),
        .I3(S[0]),
        .I4(S[3]),
        .O(result_12_3_rel__0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_d03841acd5" *) 
module design_1_axi_stream_morphing_0_0_sysgen_relational_d03841acd5
   (pixel_stream,
    clk,
    y);
  output [0:0]pixel_stream;
  input clk;
  input [7:0]y;

  wire cast;
  wire clk;
  wire \op_mem_37_22[0][0]_i_2_n_0 ;
  wire [0:0]pixel_stream;
  wire [7:0]y;

  LUT3 #(
    .INIT(8'hEA)) 
    \op_mem_37_22[0][0]_i_1 
       (.I0(y[7]),
        .I1(\op_mem_37_22[0][0]_i_2_n_0 ),
        .I2(y[5]),
        .O(cast));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \op_mem_37_22[0][0]_i_2 
       (.I0(y[6]),
        .I1(y[4]),
        .I2(y[1]),
        .I3(y[0]),
        .I4(y[2]),
        .I5(y[3]),
        .O(\op_mem_37_22[0][0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(cast),
        .Q(pixel_stream),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_single_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized0
   (o,
    i,
    clk);
  output [22:0]o;
  input [22:0]i;
  input clk;

  wire clk;
  wire [22:0]i;
  wire [22:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[18].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[19].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[20].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[21].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[22].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_single_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized1
   (wr_en,
    logical2_y_net,
    clk);
  output wr_en;
  input logical2_y_net;
  input clk;

  wire clk;
  wire logical2_y_net;
  wire wr_en;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(logical2_y_net),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_single_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized1_223
   (din,
    logical3_y_net,
    clk);
  output [0:0]din;
  input logical3_y_net;
  input clk;

  wire clk;
  wire [0:0]din;
  wire logical3_y_net;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(logical3_y_net),
        .Q(din),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_single_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized2
   (\fd_prim_array[10].bit_is_0.fdre_comp_0 ,
    logical3_y_net,
    \fd_prim_array[0].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[0].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[10].bit_is_0.fdre_comp_1 ,
    clk);
  output \fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  output logical3_y_net;
  input \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  input \fd_prim_array[0].bit_is_0.fdre_comp_1 ;
  input [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_1 ;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_1 ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0 ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_i_3__0_n_0 ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_i_5_n_0 ;
  wire \fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  wire [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_1 ;
  wire logical3_y_net;
  wire [10:0]register3_q_net;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [0]),
        .Q(register3_q_net[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1__0 
       (.I0(\fd_prim_array[0].bit_is_0.fdre_comp_0 ),
        .I1(\fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0 ),
        .I2(\fd_prim_array[0].bit_is_0.fdre_comp_i_3__0_n_0 ),
        .I3(\fd_prim_array[0].bit_is_0.fdre_comp_1 ),
        .I4(\fd_prim_array[0].bit_is_0.fdre_comp_i_5_n_0 ),
        .O(logical3_y_net));
  LUT3 #(
    .INIT(8'hFE)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_2 
       (.I0(register3_q_net[2]),
        .I1(register3_q_net[1]),
        .I2(register3_q_net[0]),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80000001CCCCCCCC)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_3 
       (.I0(\fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0 ),
        .I1(register3_q_net[10]),
        .I2(register3_q_net[3]),
        .I3(register3_q_net[5]),
        .I4(register3_q_net[4]),
        .I5(\fd_prim_array[0].bit_is_0.fdre_comp_i_3__0_n_0 ),
        .O(\fd_prim_array[10].bit_is_0.fdre_comp_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_3__0 
       (.I0(register3_q_net[8]),
        .I1(register3_q_net[9]),
        .I2(register3_q_net[6]),
        .I3(register3_q_net[7]),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_5 
       (.I0(register3_q_net[3]),
        .I1(register3_q_net[4]),
        .I2(register3_q_net[5]),
        .I3(register3_q_net[10]),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp_i_5_n_0 ));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [10]),
        .Q(register3_q_net[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [1]),
        .Q(register3_q_net[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [2]),
        .Q(register3_q_net[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [3]),
        .Q(register3_q_net[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [4]),
        .Q(register3_q_net[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [5]),
        .Q(register3_q_net[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [6]),
        .Q(register3_q_net[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [7]),
        .Q(register3_q_net[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [8]),
        .Q(register3_q_net[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[10].bit_is_0.fdre_comp_1 [9]),
        .Q(register3_q_net[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_single_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized2_221
   (logical2_y_net,
    \fd_prim_array[4].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[9].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[0].bit_is_0.fdre_comp_0 ,
    i,
    clk);
  output logical2_y_net;
  output \fd_prim_array[4].bit_is_0.fdre_comp_0 ;
  output \fd_prim_array[9].bit_is_0.fdre_comp_0 ;
  input \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  input [10:0]i;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_i_4_n_0 ;
  wire \fd_prim_array[4].bit_is_0.fdre_comp_0 ;
  wire \fd_prim_array[9].bit_is_0.fdre_comp_0 ;
  wire [10:0]i;
  wire logical2_y_net;
  wire [10:0]register2_q_net;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(register2_q_net[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE7FFF)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1 
       (.I0(register2_q_net[7]),
        .I1(register2_q_net[10]),
        .I2(register2_q_net[8]),
        .I3(register2_q_net[9]),
        .I4(\fd_prim_array[4].bit_is_0.fdre_comp_0 ),
        .I5(\fd_prim_array[0].bit_is_0.fdre_comp_0 ),
        .O(logical2_y_net));
  LUT4 #(
    .INIT(16'h0001)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_2__0 
       (.I0(register2_q_net[4]),
        .I1(register2_q_net[3]),
        .I2(register2_q_net[1]),
        .I3(\fd_prim_array[0].bit_is_0.fdre_comp_i_4_n_0 ),
        .O(\fd_prim_array[4].bit_is_0.fdre_comp_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_4 
       (.I0(register2_q_net[6]),
        .I1(register2_q_net[0]),
        .I2(register2_q_net[2]),
        .I3(register2_q_net[5]),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_4__0 
       (.I0(register2_q_net[9]),
        .I1(register2_q_net[8]),
        .I2(register2_q_net[10]),
        .I3(register2_q_net[7]),
        .O(\fd_prim_array[9].bit_is_0.fdre_comp_0 ));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(register2_q_net[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(register2_q_net[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(register2_q_net[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(register2_q_net[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(register2_q_net[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(register2_q_net[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(register2_q_net[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(register2_q_net[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(register2_q_net[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(register2_q_net[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e
   (q,
    rgb,
    clk);
  output [7:0]q;
  input [7:0]rgb;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire [7:0]rgb;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/rgb_to_greyscale/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rgb[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0
   (b,
    ce,
    c,
    clk);
  output [0:0]b;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]b;
  wire [0:0]c;
  wire ce;
  wire clk;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(c),
        .Q(b),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_201
   (i,
    ce,
    pixel_stream,
    clk);
  output [0:0]i;
  input ce;
  input [0:0]pixel_stream;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;
  wire [0:0]pixel_stream;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(pixel_stream),
        .Q(i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_209
   (B,
    delay1_q_net,
    clk);
  output [0:0]B;
  input delay1_q_net;
  input clk;

  wire [0:0]B;
  wire clk;
  wire delay1_q_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(delay1_q_net),
        .Q(B),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_211
   (delay1_q_net,
    delay_q_net,
    clk);
  output delay1_q_net;
  input delay_q_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire delay_q_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(delay_q_net),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_213
   (delay_q_net,
    q,
    clk);
  output delay_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire delay_q_net;
  wire [0:0]q;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(delay_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_22
   (e,
    ce,
    f,
    clk);
  output [0:0]e;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]e;
  wire [0:0]f;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(f),
        .Q(e),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_26
   (h,
    ce,
    i,
    clk);
  output [0:0]h;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]h;
  wire [0:0]i;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(i),
        .Q(h),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_343
   (CE,
    SINIT,
    o,
    clk,
    \i_no_async_controls.output_reg[1] );
  output CE;
  output SINIT;
  input [0:0]o;
  input clk;
  input \i_no_async_controls.output_reg[1] ;

  wire CE;
  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[1] ;
  wire [0:0]o;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(CE),
        .I1(\i_no_async_controls.output_reg[1] ),
        .O(SINIT));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(o),
        .Q(CE),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_345
   (i,
    ce,
    clk);
  output [0:0]i;
  input ce;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(ce),
        .Q(i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1
   (q,
    ce,
    i,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(i),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_100
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[62].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[62].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_101
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[63].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[63].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_102
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[64].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[64].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_103
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[65].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[65].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_104
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[66].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[66].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_105
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[67].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[67].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_106
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[68].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[68].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_107
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[69].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[69].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_108
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_109
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[70].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[70].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_110
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[71].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[71].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_111
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[72].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[72].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_112
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[73].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[73].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_113
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[74].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[74].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_114
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[75].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[75].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_115
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[76].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[76].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_116
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[77].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[77].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_117
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[78].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[78].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_118
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[79].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[79].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_119
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_120
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[80].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[80].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_121
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[81].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[81].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_122
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[82].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[82].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_123
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[83].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[83].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_124
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[84].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[84].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_125
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[85].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[85].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_126
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[86].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[86].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_127
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[87].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[87].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_128
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[88].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[88].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_129
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[89].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[89].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_130
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_131
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[90].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[90].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_132
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[91].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[91].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_133
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[92].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[92].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_134
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[93].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[93].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_135
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[94].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[94].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_136
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[95].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[95].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_137
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[96].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[96].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_138
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[97].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[97].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_139
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[98].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[98].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_140
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[99].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[99].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_141
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_142
   (q,
    ce,
    i,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(i),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_143
   (\reg_array[0].fde_used.u2_0 ,
    ce,
    q,
    clk);
  output [0:0]\reg_array[0].fde_used.u2_0 ;
  input ce;
  input [0:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]q;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(\reg_array[0].fde_used.u2_0 ),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(q),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_144
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_145
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_146
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_147
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_148
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_149
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_150
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_151
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_152
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_153
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_154
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_155
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_156
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_157
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_158
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_159
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_160
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_161
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_162
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_163
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_164
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_165
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_166
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_167
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_168
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_169
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_170
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_171
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_172
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_173
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_174
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_175
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_176
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_177
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_178
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_179
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_180
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_181
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_182
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_183
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_184
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_185
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_186
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_187
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_188
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_189
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_190
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_191
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_192
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_193
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_194
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_195
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_196
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_197
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_198
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_199
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_27
   (\reg_array[0].fde_used.u2_0 ,
    ce,
    q,
    clk);
  output [0:0]\reg_array[0].fde_used.u2_0 ;
  input ce;
  input [0:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]q;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(\reg_array[0].fde_used.u2_0 ),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[100].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[100].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(q),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_28
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[101].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[101].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_283
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_284
   (\reg_array[0].fde_used.u2_0 ,
    q,
    clk);
  output [0:0]\reg_array[0].fde_used.u2_0 ;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(\reg_array[0].fde_used.u2_0 ),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_285
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_286
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_287
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_288
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_289
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_29
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[102].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[102].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_290
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_291
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_292
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_293
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_294
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_295
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_296
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_297
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_298
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_299
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_30
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[103].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[103].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_300
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_301
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_302
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_303
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_304
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_305
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_306
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_307
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_308
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_309
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_31
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[104].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[104].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_310
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_311
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_312
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_313
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_314
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_315
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_316
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_317
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_318
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_319
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_32
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[105].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[105].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_320
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_321
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_322
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_323
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_324
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_325
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_326
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_327
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_328
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_329
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_33
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[106].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[106].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_330
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_331
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_332
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_333
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_334
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_335
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_336
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_337
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_338
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_339
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_34
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[107].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[107].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_340
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_35
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[108].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[108].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_36
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[109].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[109].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_37
   (\reg_array[0].fde_used.u2_0 ,
    ce,
    q,
    clk);
  output [0:0]\reg_array[0].fde_used.u2_0 ;
  input ce;
  input [0:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]q;
  wire [0:0]\reg_array[0].fde_used.u2_0 ;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(\reg_array[0].fde_used.u2_0 ),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(q),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_38
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[110].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[110].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_39
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[111].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[111].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_40
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[112].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[112].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_41
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[113].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[113].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_42
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[114].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[114].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_43
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[115].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[115].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_44
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_45
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_46
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_47
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_48
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_49
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_50
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_51
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_52
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_53
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_54
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_55
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_56
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_57
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_58
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_59
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_60
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_61
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_62
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_63
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_64
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_65
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_66
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_67
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_68
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_69
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_70
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_71
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_72
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_73
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_74
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_75
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_76
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_77
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_78
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_79
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_80
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_81
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_82
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_83
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_84
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_85
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_86
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_87
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_88
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_89
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_90
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_91
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_92
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_93
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_94
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_95
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[58].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[58].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_96
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[59].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[59].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_97
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_98
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[60].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[60].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_99
   (q,
    ce,
    d,
    clk);
  output [0:0]q;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[61].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[61].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized2
   (f,
    ce,
    d,
    clk);
  output [0:0]f;
  input ce;
  input [0:0]d;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]f;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(f),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b1,1'b1,1'b0}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized3
   (c,
    ce,
    d,
    clk);
  output [0:0]c;
  input ce;
  input [0:0]d;
  input clk;

  wire [0:0]c;
  wire ce;
  wire clk;
  wire [0:0]d;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(c),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CE(ce),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized3_341
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4
   (a,
    ce,
    c,
    clk);
  output [0:0]a;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]a;
  wire [0:0]c;
  wire ce;
  wire clk;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(a),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(ce),
        .CLK(clk),
        .D(c),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4_20
   (d,
    ce,
    f,
    clk);
  output [0:0]d;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]f;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(d),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(ce),
        .CLK(clk),
        .D(f),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4_24
   (g,
    ce,
    i,
    clk);
  output [0:0]g;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]g;
  wire [0:0]i;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(ce),
        .D(srlc32_out),
        .Q(g),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/subsystem/windowing/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(ce),
        .CLK(clk),
        .D(i),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized5
   (A,
    relational_op_net,
    clk);
  output [0:0]A;
  input relational_op_net;
  input clk;

  wire [0:0]A;
  wire clk;
  wire relational_op_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(relational_op_net),
        .Q(A),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized5_225
   (din,
    P,
    \reg_array[0].fde_used.u2_0 ,
    clk);
  output [7:0]din;
  input [11:0]P;
  input \reg_array[0].fde_used.u2_0 ;
  input clk;

  wire [11:0]P;
  wire clk;
  wire [7:0]convert_type;
  wire [7:0]din;
  wire \reg_array[0].fde_used.u2_0 ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[0]),
        .Q(din[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[0]),
        .O(convert_type[0]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[1]),
        .Q(din[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[1].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[1]),
        .O(convert_type[1]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[2]),
        .Q(din[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[2].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[2]),
        .O(convert_type[2]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[3]),
        .Q(din[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[3].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[3]),
        .O(convert_type[3]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[4]),
        .Q(din[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[4].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[4]),
        .O(convert_type[4]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[5]),
        .Q(din[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[5].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[5]),
        .O(convert_type[5]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[6]),
        .Q(din[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[6].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[6]),
        .O(convert_type[6]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(convert_type[7]),
        .Q(din[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[7].fde_used.u2_i_1 
       (.I0(P[9]),
        .I1(P[8]),
        .I2(P[10]),
        .I3(P[11]),
        .I4(\reg_array[0].fde_used.u2_0 ),
        .I5(P[7]),
        .O(convert_type[7]));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized6
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7
   (q,
    p,
    clk);
  output [7:0]q;
  input [7:0]p;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]p;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(p[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_226
   (\reg_array[7].fde_used.u2_0 ,
    q,
    clk);
  output [7:0]\reg_array[7].fde_used.u2_0 ;
  input [7:0]q;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire [7:0]\reg_array[7].fde_used.u2_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(\reg_array[7].fde_used.u2_0 [0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(\reg_array[7].fde_used.u2_0 [7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[10].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(q[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_227
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[11].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_228
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[12].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_229
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[13].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_230
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[14].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_231
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[15].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_232
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[16].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_233
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[17].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_234
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[18].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_235
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[19].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_236
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_237
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[20].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_238
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[21].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_239
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[22].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_240
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[23].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_241
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[24].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_242
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[25].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_243
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[26].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_244
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[27].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_245
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[28].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_246
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[29].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_247
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[2].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_248
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[30].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_249
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[31].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_250
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[32].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_251
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[33].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_252
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[34].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_253
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[35].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_254
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[36].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_255
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[37].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_256
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[38].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_257
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[39].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_258
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[3].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_259
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[40].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_260
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[41].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_261
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[42].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_262
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[43].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_263
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[44].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_264
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[45].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_265
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[46].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_266
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[47].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_267
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[48].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_268
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[49].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_269
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[4].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_270
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[50].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_271
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[51].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_272
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[52].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_273
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[53].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_274
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[54].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_275
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[55].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_276
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[56].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_277
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[57].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_278
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[5].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_279
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[6].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_280
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[7].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_281
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[8].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_282
   (q,
    d,
    clk);
  output [7:0]q;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]q;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[9].delay_comp/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_srlc33e" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized8
   (din,
    d,
    clk);
  output [7:0]din;
  input [7:0]d;
  input clk;

  wire Q;
  wire clk;
  wire [7:0]d;
  wire [7:0]din;
  wire \reg_array[1].srlc32_used.u1_n_0 ;
  wire \reg_array[2].srlc32_used.u1_n_0 ;
  wire \reg_array[3].srlc32_used.u1_n_0 ;
  wire \reg_array[4].srlc32_used.u1_n_0 ;
  wire \reg_array[5].srlc32_used.u1_n_0 ;
  wire \reg_array[6].srlc32_used.u1_n_0 ;
  wire \reg_array[7].srlc32_used.u1_n_0 ;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(din[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q(din[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(\reg_array[1].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q(din[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(\reg_array[2].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q(din[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(\reg_array[3].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q(din[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(\reg_array[4].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q(din[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(\reg_array[5].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q(din[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(\reg_array[6].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q(din[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "inst/\axi_stream_morphing_backup2_struct/dut/algorithm/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(\reg_array[7].srlc32_used.u1_n_0 ),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg
   (q,
    rgb,
    clk);
  output [7:0]q;
  input [7:0]rgb;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]rgb;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e \partial_one.last_srlc33e 
       (.clk(clk),
        .q(q),
        .rgb(rgb));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0
   (b,
    ce,
    c,
    clk);
  output [0:0]b;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]b;
  wire [0:0]c;
  wire ce;
  wire clk;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0 \partial_one.last_srlc33e 
       (.b(b),
        .c(c),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_200
   (i,
    ce,
    pixel_stream,
    clk);
  output [0:0]i;
  input ce;
  input [0:0]pixel_stream;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;
  wire [0:0]pixel_stream;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_201 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .pixel_stream(pixel_stream));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_208
   (B,
    delay1_q_net,
    clk);
  output [0:0]B;
  input delay1_q_net;
  input clk;

  wire [0:0]B;
  wire clk;
  wire delay1_q_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_209 \partial_one.last_srlc33e 
       (.B(B),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_21
   (e,
    ce,
    f,
    clk);
  output [0:0]e;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]e;
  wire [0:0]f;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_22 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .e(e),
        .f(f));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_210
   (delay1_q_net,
    delay_q_net,
    clk);
  output delay1_q_net;
  input delay_q_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire delay_q_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_211 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .delay_q_net(delay_q_net));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_212
   (delay_q_net,
    q,
    clk);
  output delay_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire delay_q_net;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_213 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay_q_net(delay_q_net),
        .q(q));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_25
   (h,
    ce,
    i,
    clk);
  output [0:0]h;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]h;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_26 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .h(h),
        .i(i));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_342
   (CE,
    SINIT,
    o,
    clk,
    \i_no_async_controls.output_reg[1] );
  output CE;
  output SINIT;
  input [0:0]o;
  input clk;
  input \i_no_async_controls.output_reg[1] ;

  wire CE;
  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[1] ;
  wire [0:0]o;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_343 \partial_one.last_srlc33e 
       (.CE(CE),
        .SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[1] ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized0_344
   (i,
    ce,
    clk);
  output [0:0]i;
  input ce;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized0_345 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .i(i));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized1
   (f,
    ce,
    i,
    clk);
  output [0:0]f;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]f;
  wire [0:0]i;
  wire \z[10]_9 ;
  wire \z[11]_10 ;
  wire \z[12]_11 ;
  wire \z[13]_12 ;
  wire \z[14]_13 ;
  wire \z[15]_14 ;
  wire \z[16]_15 ;
  wire \z[17]_16 ;
  wire \z[18]_17 ;
  wire \z[19]_18 ;
  wire \z[1]_0 ;
  wire \z[20]_19 ;
  wire \z[21]_20 ;
  wire \z[22]_21 ;
  wire \z[23]_22 ;
  wire \z[24]_23 ;
  wire \z[25]_24 ;
  wire \z[26]_25 ;
  wire \z[27]_26 ;
  wire \z[28]_27 ;
  wire \z[29]_28 ;
  wire \z[2]_1 ;
  wire \z[30]_29 ;
  wire \z[31]_30 ;
  wire \z[32]_31 ;
  wire \z[33]_32 ;
  wire \z[34]_33 ;
  wire \z[35]_34 ;
  wire \z[36]_35 ;
  wire \z[37]_36 ;
  wire \z[38]_37 ;
  wire \z[39]_38 ;
  wire \z[3]_2 ;
  wire \z[40]_39 ;
  wire \z[41]_40 ;
  wire \z[42]_41 ;
  wire \z[43]_42 ;
  wire \z[44]_43 ;
  wire \z[45]_44 ;
  wire \z[46]_45 ;
  wire \z[47]_46 ;
  wire \z[48]_47 ;
  wire \z[49]_48 ;
  wire \z[4]_3 ;
  wire \z[50]_49 ;
  wire \z[51]_50 ;
  wire \z[52]_51 ;
  wire \z[53]_52 ;
  wire \z[54]_53 ;
  wire \z[55]_54 ;
  wire \z[56]_55 ;
  wire \z[57]_56 ;
  wire \z[58]_57 ;
  wire \z[5]_4 ;
  wire \z[6]_5 ;
  wire \z[7]_6 ;
  wire \z[8]_7 ;
  wire \z[9]_8 ;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_142 \complete_ones.srlc33e_array[0].delay_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .q(\z[1]_0 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_143 \complete_ones.srlc33e_array[10].delay_comp 
       (.ce(ce),
        .clk(clk),
        .q(\z[10]_9 ),
        .\reg_array[0].fde_used.u2_0 (\z[11]_10 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_144 \complete_ones.srlc33e_array[11].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[11]_10 ),
        .q(\z[12]_11 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_145 \complete_ones.srlc33e_array[12].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[12]_11 ),
        .q(\z[13]_12 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_146 \complete_ones.srlc33e_array[13].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[13]_12 ),
        .q(\z[14]_13 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_147 \complete_ones.srlc33e_array[14].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[14]_13 ),
        .q(\z[15]_14 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_148 \complete_ones.srlc33e_array[15].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[15]_14 ),
        .q(\z[16]_15 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_149 \complete_ones.srlc33e_array[16].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[16]_15 ),
        .q(\z[17]_16 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_150 \complete_ones.srlc33e_array[17].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[17]_16 ),
        .q(\z[18]_17 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_151 \complete_ones.srlc33e_array[18].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[18]_17 ),
        .q(\z[19]_18 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_152 \complete_ones.srlc33e_array[19].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[19]_18 ),
        .q(\z[20]_19 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_153 \complete_ones.srlc33e_array[1].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[1]_0 ),
        .q(\z[2]_1 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_154 \complete_ones.srlc33e_array[20].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[20]_19 ),
        .q(\z[21]_20 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_155 \complete_ones.srlc33e_array[21].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[21]_20 ),
        .q(\z[22]_21 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_156 \complete_ones.srlc33e_array[22].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[22]_21 ),
        .q(\z[23]_22 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_157 \complete_ones.srlc33e_array[23].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[23]_22 ),
        .q(\z[24]_23 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_158 \complete_ones.srlc33e_array[24].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[24]_23 ),
        .q(\z[25]_24 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_159 \complete_ones.srlc33e_array[25].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[25]_24 ),
        .q(\z[26]_25 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_160 \complete_ones.srlc33e_array[26].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[26]_25 ),
        .q(\z[27]_26 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_161 \complete_ones.srlc33e_array[27].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[27]_26 ),
        .q(\z[28]_27 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_162 \complete_ones.srlc33e_array[28].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[28]_27 ),
        .q(\z[29]_28 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_163 \complete_ones.srlc33e_array[29].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[29]_28 ),
        .q(\z[30]_29 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_164 \complete_ones.srlc33e_array[2].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[2]_1 ),
        .q(\z[3]_2 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_165 \complete_ones.srlc33e_array[30].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[30]_29 ),
        .q(\z[31]_30 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_166 \complete_ones.srlc33e_array[31].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[31]_30 ),
        .q(\z[32]_31 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_167 \complete_ones.srlc33e_array[32].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[32]_31 ),
        .q(\z[33]_32 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_168 \complete_ones.srlc33e_array[33].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[33]_32 ),
        .q(\z[34]_33 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_169 \complete_ones.srlc33e_array[34].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[34]_33 ),
        .q(\z[35]_34 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_170 \complete_ones.srlc33e_array[35].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[35]_34 ),
        .q(\z[36]_35 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_171 \complete_ones.srlc33e_array[36].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[36]_35 ),
        .q(\z[37]_36 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_172 \complete_ones.srlc33e_array[37].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[37]_36 ),
        .q(\z[38]_37 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_173 \complete_ones.srlc33e_array[38].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[38]_37 ),
        .q(\z[39]_38 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_174 \complete_ones.srlc33e_array[39].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[39]_38 ),
        .q(\z[40]_39 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_175 \complete_ones.srlc33e_array[3].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[3]_2 ),
        .q(\z[4]_3 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_176 \complete_ones.srlc33e_array[40].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[40]_39 ),
        .q(\z[41]_40 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_177 \complete_ones.srlc33e_array[41].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[41]_40 ),
        .q(\z[42]_41 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_178 \complete_ones.srlc33e_array[42].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[42]_41 ),
        .q(\z[43]_42 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_179 \complete_ones.srlc33e_array[43].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[43]_42 ),
        .q(\z[44]_43 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_180 \complete_ones.srlc33e_array[44].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[44]_43 ),
        .q(\z[45]_44 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_181 \complete_ones.srlc33e_array[45].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[45]_44 ),
        .q(\z[46]_45 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_182 \complete_ones.srlc33e_array[46].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[46]_45 ),
        .q(\z[47]_46 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_183 \complete_ones.srlc33e_array[47].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[47]_46 ),
        .q(\z[48]_47 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_184 \complete_ones.srlc33e_array[48].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[48]_47 ),
        .q(\z[49]_48 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_185 \complete_ones.srlc33e_array[49].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[49]_48 ),
        .q(\z[50]_49 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_186 \complete_ones.srlc33e_array[4].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[4]_3 ),
        .q(\z[5]_4 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_187 \complete_ones.srlc33e_array[50].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[50]_49 ),
        .q(\z[51]_50 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_188 \complete_ones.srlc33e_array[51].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[51]_50 ),
        .q(\z[52]_51 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_189 \complete_ones.srlc33e_array[52].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[52]_51 ),
        .q(\z[53]_52 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_190 \complete_ones.srlc33e_array[53].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[53]_52 ),
        .q(\z[54]_53 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_191 \complete_ones.srlc33e_array[54].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[54]_53 ),
        .q(\z[55]_54 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_192 \complete_ones.srlc33e_array[55].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[55]_54 ),
        .q(\z[56]_55 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_193 \complete_ones.srlc33e_array[56].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[56]_55 ),
        .q(\z[57]_56 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_194 \complete_ones.srlc33e_array[57].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[57]_56 ),
        .q(\z[58]_57 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_195 \complete_ones.srlc33e_array[5].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[5]_4 ),
        .q(\z[6]_5 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_196 \complete_ones.srlc33e_array[6].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[6]_5 ),
        .q(\z[7]_6 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_197 \complete_ones.srlc33e_array[7].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[7]_6 ),
        .q(\z[8]_7 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_198 \complete_ones.srlc33e_array[8].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[8]_7 ),
        .q(\z[9]_8 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_199 \complete_ones.srlc33e_array[9].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[9]_8 ),
        .q(\z[10]_9 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized2 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .d(\z[58]_57 ),
        .f(f));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized2
   (c,
    ce,
    i,
    clk);
  output [0:0]c;
  input ce;
  input [0:0]i;
  input clk;

  wire [0:0]c;
  wire ce;
  wire clk;
  wire [0:0]i;
  wire \z[100]_157 ;
  wire \z[101]_158 ;
  wire \z[102]_159 ;
  wire \z[103]_160 ;
  wire \z[104]_161 ;
  wire \z[105]_162 ;
  wire \z[106]_163 ;
  wire \z[107]_164 ;
  wire \z[108]_165 ;
  wire \z[109]_166 ;
  wire \z[10]_67 ;
  wire \z[110]_167 ;
  wire \z[111]_168 ;
  wire \z[112]_169 ;
  wire \z[113]_170 ;
  wire \z[114]_171 ;
  wire \z[115]_172 ;
  wire \z[116]_173 ;
  wire \z[11]_68 ;
  wire \z[12]_69 ;
  wire \z[13]_70 ;
  wire \z[14]_71 ;
  wire \z[15]_72 ;
  wire \z[16]_73 ;
  wire \z[17]_74 ;
  wire \z[18]_75 ;
  wire \z[19]_76 ;
  wire \z[1]_58 ;
  wire \z[20]_77 ;
  wire \z[21]_78 ;
  wire \z[22]_79 ;
  wire \z[23]_80 ;
  wire \z[24]_81 ;
  wire \z[25]_82 ;
  wire \z[26]_83 ;
  wire \z[27]_84 ;
  wire \z[28]_85 ;
  wire \z[29]_86 ;
  wire \z[2]_59 ;
  wire \z[30]_87 ;
  wire \z[31]_88 ;
  wire \z[32]_89 ;
  wire \z[33]_90 ;
  wire \z[34]_91 ;
  wire \z[35]_92 ;
  wire \z[36]_93 ;
  wire \z[37]_94 ;
  wire \z[38]_95 ;
  wire \z[39]_96 ;
  wire \z[3]_60 ;
  wire \z[40]_97 ;
  wire \z[41]_98 ;
  wire \z[42]_99 ;
  wire \z[43]_100 ;
  wire \z[44]_101 ;
  wire \z[45]_102 ;
  wire \z[46]_103 ;
  wire \z[47]_104 ;
  wire \z[48]_105 ;
  wire \z[49]_106 ;
  wire \z[4]_61 ;
  wire \z[50]_107 ;
  wire \z[51]_108 ;
  wire \z[52]_109 ;
  wire \z[53]_110 ;
  wire \z[54]_111 ;
  wire \z[55]_112 ;
  wire \z[56]_113 ;
  wire \z[57]_114 ;
  wire \z[58]_115 ;
  wire \z[59]_116 ;
  wire \z[5]_62 ;
  wire \z[60]_117 ;
  wire \z[61]_118 ;
  wire \z[62]_119 ;
  wire \z[63]_120 ;
  wire \z[64]_121 ;
  wire \z[65]_122 ;
  wire \z[66]_123 ;
  wire \z[67]_124 ;
  wire \z[68]_125 ;
  wire \z[69]_126 ;
  wire \z[6]_63 ;
  wire \z[70]_127 ;
  wire \z[71]_128 ;
  wire \z[72]_129 ;
  wire \z[73]_130 ;
  wire \z[74]_131 ;
  wire \z[75]_132 ;
  wire \z[76]_133 ;
  wire \z[77]_134 ;
  wire \z[78]_135 ;
  wire \z[79]_136 ;
  wire \z[7]_64 ;
  wire \z[80]_137 ;
  wire \z[81]_138 ;
  wire \z[82]_139 ;
  wire \z[83]_140 ;
  wire \z[84]_141 ;
  wire \z[85]_142 ;
  wire \z[86]_143 ;
  wire \z[87]_144 ;
  wire \z[88]_145 ;
  wire \z[89]_146 ;
  wire \z[8]_65 ;
  wire \z[90]_147 ;
  wire \z[91]_148 ;
  wire \z[92]_149 ;
  wire \z[93]_150 ;
  wire \z[94]_151 ;
  wire \z[95]_152 ;
  wire \z[96]_153 ;
  wire \z[97]_154 ;
  wire \z[98]_155 ;
  wire \z[99]_156 ;
  wire \z[9]_66 ;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1 \complete_ones.srlc33e_array[0].delay_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .q(\z[1]_58 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_27 \complete_ones.srlc33e_array[100].delay_comp 
       (.ce(ce),
        .clk(clk),
        .q(\z[100]_157 ),
        .\reg_array[0].fde_used.u2_0 (\z[101]_158 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_28 \complete_ones.srlc33e_array[101].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[101]_158 ),
        .q(\z[102]_159 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_29 \complete_ones.srlc33e_array[102].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[102]_159 ),
        .q(\z[103]_160 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_30 \complete_ones.srlc33e_array[103].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[103]_160 ),
        .q(\z[104]_161 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_31 \complete_ones.srlc33e_array[104].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[104]_161 ),
        .q(\z[105]_162 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_32 \complete_ones.srlc33e_array[105].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[105]_162 ),
        .q(\z[106]_163 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_33 \complete_ones.srlc33e_array[106].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[106]_163 ),
        .q(\z[107]_164 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_34 \complete_ones.srlc33e_array[107].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[107]_164 ),
        .q(\z[108]_165 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_35 \complete_ones.srlc33e_array[108].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[108]_165 ),
        .q(\z[109]_166 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_36 \complete_ones.srlc33e_array[109].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[109]_166 ),
        .q(\z[110]_167 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_37 \complete_ones.srlc33e_array[10].delay_comp 
       (.ce(ce),
        .clk(clk),
        .q(\z[10]_67 ),
        .\reg_array[0].fde_used.u2_0 (\z[11]_68 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_38 \complete_ones.srlc33e_array[110].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[110]_167 ),
        .q(\z[111]_168 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_39 \complete_ones.srlc33e_array[111].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[111]_168 ),
        .q(\z[112]_169 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_40 \complete_ones.srlc33e_array[112].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[112]_169 ),
        .q(\z[113]_170 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_41 \complete_ones.srlc33e_array[113].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[113]_170 ),
        .q(\z[114]_171 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_42 \complete_ones.srlc33e_array[114].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[114]_171 ),
        .q(\z[115]_172 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_43 \complete_ones.srlc33e_array[115].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[115]_172 ),
        .q(\z[116]_173 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_44 \complete_ones.srlc33e_array[11].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[11]_68 ),
        .q(\z[12]_69 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_45 \complete_ones.srlc33e_array[12].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[12]_69 ),
        .q(\z[13]_70 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_46 \complete_ones.srlc33e_array[13].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[13]_70 ),
        .q(\z[14]_71 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_47 \complete_ones.srlc33e_array[14].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[14]_71 ),
        .q(\z[15]_72 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_48 \complete_ones.srlc33e_array[15].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[15]_72 ),
        .q(\z[16]_73 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_49 \complete_ones.srlc33e_array[16].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[16]_73 ),
        .q(\z[17]_74 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_50 \complete_ones.srlc33e_array[17].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[17]_74 ),
        .q(\z[18]_75 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_51 \complete_ones.srlc33e_array[18].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[18]_75 ),
        .q(\z[19]_76 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_52 \complete_ones.srlc33e_array[19].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[19]_76 ),
        .q(\z[20]_77 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_53 \complete_ones.srlc33e_array[1].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[1]_58 ),
        .q(\z[2]_59 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_54 \complete_ones.srlc33e_array[20].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[20]_77 ),
        .q(\z[21]_78 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_55 \complete_ones.srlc33e_array[21].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[21]_78 ),
        .q(\z[22]_79 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_56 \complete_ones.srlc33e_array[22].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[22]_79 ),
        .q(\z[23]_80 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_57 \complete_ones.srlc33e_array[23].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[23]_80 ),
        .q(\z[24]_81 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_58 \complete_ones.srlc33e_array[24].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[24]_81 ),
        .q(\z[25]_82 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_59 \complete_ones.srlc33e_array[25].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[25]_82 ),
        .q(\z[26]_83 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_60 \complete_ones.srlc33e_array[26].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[26]_83 ),
        .q(\z[27]_84 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_61 \complete_ones.srlc33e_array[27].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[27]_84 ),
        .q(\z[28]_85 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_62 \complete_ones.srlc33e_array[28].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[28]_85 ),
        .q(\z[29]_86 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_63 \complete_ones.srlc33e_array[29].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[29]_86 ),
        .q(\z[30]_87 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_64 \complete_ones.srlc33e_array[2].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[2]_59 ),
        .q(\z[3]_60 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_65 \complete_ones.srlc33e_array[30].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[30]_87 ),
        .q(\z[31]_88 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_66 \complete_ones.srlc33e_array[31].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[31]_88 ),
        .q(\z[32]_89 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_67 \complete_ones.srlc33e_array[32].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[32]_89 ),
        .q(\z[33]_90 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_68 \complete_ones.srlc33e_array[33].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[33]_90 ),
        .q(\z[34]_91 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_69 \complete_ones.srlc33e_array[34].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[34]_91 ),
        .q(\z[35]_92 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_70 \complete_ones.srlc33e_array[35].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[35]_92 ),
        .q(\z[36]_93 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_71 \complete_ones.srlc33e_array[36].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[36]_93 ),
        .q(\z[37]_94 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_72 \complete_ones.srlc33e_array[37].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[37]_94 ),
        .q(\z[38]_95 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_73 \complete_ones.srlc33e_array[38].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[38]_95 ),
        .q(\z[39]_96 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_74 \complete_ones.srlc33e_array[39].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[39]_96 ),
        .q(\z[40]_97 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_75 \complete_ones.srlc33e_array[3].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[3]_60 ),
        .q(\z[4]_61 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_76 \complete_ones.srlc33e_array[40].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[40]_97 ),
        .q(\z[41]_98 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_77 \complete_ones.srlc33e_array[41].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[41]_98 ),
        .q(\z[42]_99 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_78 \complete_ones.srlc33e_array[42].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[42]_99 ),
        .q(\z[43]_100 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_79 \complete_ones.srlc33e_array[43].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[43]_100 ),
        .q(\z[44]_101 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_80 \complete_ones.srlc33e_array[44].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[44]_101 ),
        .q(\z[45]_102 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_81 \complete_ones.srlc33e_array[45].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[45]_102 ),
        .q(\z[46]_103 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_82 \complete_ones.srlc33e_array[46].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[46]_103 ),
        .q(\z[47]_104 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_83 \complete_ones.srlc33e_array[47].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[47]_104 ),
        .q(\z[48]_105 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_84 \complete_ones.srlc33e_array[48].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[48]_105 ),
        .q(\z[49]_106 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_85 \complete_ones.srlc33e_array[49].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[49]_106 ),
        .q(\z[50]_107 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_86 \complete_ones.srlc33e_array[4].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[4]_61 ),
        .q(\z[5]_62 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_87 \complete_ones.srlc33e_array[50].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[50]_107 ),
        .q(\z[51]_108 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_88 \complete_ones.srlc33e_array[51].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[51]_108 ),
        .q(\z[52]_109 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_89 \complete_ones.srlc33e_array[52].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[52]_109 ),
        .q(\z[53]_110 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_90 \complete_ones.srlc33e_array[53].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[53]_110 ),
        .q(\z[54]_111 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_91 \complete_ones.srlc33e_array[54].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[54]_111 ),
        .q(\z[55]_112 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_92 \complete_ones.srlc33e_array[55].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[55]_112 ),
        .q(\z[56]_113 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_93 \complete_ones.srlc33e_array[56].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[56]_113 ),
        .q(\z[57]_114 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_94 \complete_ones.srlc33e_array[57].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[57]_114 ),
        .q(\z[58]_115 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_95 \complete_ones.srlc33e_array[58].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[58]_115 ),
        .q(\z[59]_116 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_96 \complete_ones.srlc33e_array[59].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[59]_116 ),
        .q(\z[60]_117 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_97 \complete_ones.srlc33e_array[5].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[5]_62 ),
        .q(\z[6]_63 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_98 \complete_ones.srlc33e_array[60].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[60]_117 ),
        .q(\z[61]_118 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_99 \complete_ones.srlc33e_array[61].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[61]_118 ),
        .q(\z[62]_119 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_100 \complete_ones.srlc33e_array[62].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[62]_119 ),
        .q(\z[63]_120 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_101 \complete_ones.srlc33e_array[63].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[63]_120 ),
        .q(\z[64]_121 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_102 \complete_ones.srlc33e_array[64].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[64]_121 ),
        .q(\z[65]_122 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_103 \complete_ones.srlc33e_array[65].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[65]_122 ),
        .q(\z[66]_123 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_104 \complete_ones.srlc33e_array[66].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[66]_123 ),
        .q(\z[67]_124 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_105 \complete_ones.srlc33e_array[67].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[67]_124 ),
        .q(\z[68]_125 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_106 \complete_ones.srlc33e_array[68].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[68]_125 ),
        .q(\z[69]_126 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_107 \complete_ones.srlc33e_array[69].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[69]_126 ),
        .q(\z[70]_127 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_108 \complete_ones.srlc33e_array[6].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[6]_63 ),
        .q(\z[7]_64 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_109 \complete_ones.srlc33e_array[70].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[70]_127 ),
        .q(\z[71]_128 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_110 \complete_ones.srlc33e_array[71].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[71]_128 ),
        .q(\z[72]_129 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_111 \complete_ones.srlc33e_array[72].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[72]_129 ),
        .q(\z[73]_130 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_112 \complete_ones.srlc33e_array[73].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[73]_130 ),
        .q(\z[74]_131 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_113 \complete_ones.srlc33e_array[74].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[74]_131 ),
        .q(\z[75]_132 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_114 \complete_ones.srlc33e_array[75].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[75]_132 ),
        .q(\z[76]_133 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_115 \complete_ones.srlc33e_array[76].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[76]_133 ),
        .q(\z[77]_134 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_116 \complete_ones.srlc33e_array[77].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[77]_134 ),
        .q(\z[78]_135 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_117 \complete_ones.srlc33e_array[78].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[78]_135 ),
        .q(\z[79]_136 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_118 \complete_ones.srlc33e_array[79].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[79]_136 ),
        .q(\z[80]_137 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_119 \complete_ones.srlc33e_array[7].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[7]_64 ),
        .q(\z[8]_65 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_120 \complete_ones.srlc33e_array[80].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[80]_137 ),
        .q(\z[81]_138 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_121 \complete_ones.srlc33e_array[81].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[81]_138 ),
        .q(\z[82]_139 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_122 \complete_ones.srlc33e_array[82].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[82]_139 ),
        .q(\z[83]_140 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_123 \complete_ones.srlc33e_array[83].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[83]_140 ),
        .q(\z[84]_141 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_124 \complete_ones.srlc33e_array[84].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[84]_141 ),
        .q(\z[85]_142 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_125 \complete_ones.srlc33e_array[85].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[85]_142 ),
        .q(\z[86]_143 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_126 \complete_ones.srlc33e_array[86].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[86]_143 ),
        .q(\z[87]_144 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_127 \complete_ones.srlc33e_array[87].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[87]_144 ),
        .q(\z[88]_145 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_128 \complete_ones.srlc33e_array[88].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[88]_145 ),
        .q(\z[89]_146 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_129 \complete_ones.srlc33e_array[89].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[89]_146 ),
        .q(\z[90]_147 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_130 \complete_ones.srlc33e_array[8].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[8]_65 ),
        .q(\z[9]_66 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_131 \complete_ones.srlc33e_array[90].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[90]_147 ),
        .q(\z[91]_148 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_132 \complete_ones.srlc33e_array[91].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[91]_148 ),
        .q(\z[92]_149 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_133 \complete_ones.srlc33e_array[92].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[92]_149 ),
        .q(\z[93]_150 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_134 \complete_ones.srlc33e_array[93].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[93]_150 ),
        .q(\z[94]_151 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_135 \complete_ones.srlc33e_array[94].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[94]_151 ),
        .q(\z[95]_152 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_136 \complete_ones.srlc33e_array[95].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[95]_152 ),
        .q(\z[96]_153 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_137 \complete_ones.srlc33e_array[96].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[96]_153 ),
        .q(\z[97]_154 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_138 \complete_ones.srlc33e_array[97].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[97]_154 ),
        .q(\z[98]_155 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_139 \complete_ones.srlc33e_array[98].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[98]_155 ),
        .q(\z[99]_156 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_140 \complete_ones.srlc33e_array[99].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[99]_156 ),
        .q(\z[100]_157 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_141 \complete_ones.srlc33e_array[9].delay_comp 
       (.ce(ce),
        .clk(clk),
        .d(\z[9]_66 ),
        .q(\z[10]_67 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized3 \partial_one.last_srlc33e 
       (.c(c),
        .ce(ce),
        .clk(clk),
        .d(\z[116]_173 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3
   (a,
    ce,
    c,
    clk);
  output [0:0]a;
  input ce;
  input [0:0]c;
  input clk;

  wire [0:0]a;
  wire [0:0]c;
  wire ce;
  wire clk;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4 \partial_one.last_srlc33e 
       (.a(a),
        .c(c),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3_19
   (d,
    ce,
    f,
    clk);
  output [0:0]d;
  input ce;
  input [0:0]f;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]d;
  wire [0:0]f;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4_20 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .d(d),
        .f(f));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized3_23
   (g,
    ce,
    i,
    clk);
  output [0:0]g;
  input ce;
  input [0:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [0:0]g;
  wire [0:0]i;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized4_24 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .g(g),
        .i(i));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized4
   (A,
    relational_op_net,
    clk);
  output [0:0]A;
  input relational_op_net;
  input clk;

  wire [0:0]A;
  wire clk;
  wire relational_op_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized5 \partial_one.last_srlc33e 
       (.A(A),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized4_224
   (din,
    P,
    \reg_array[0].fde_used.u2 ,
    clk);
  output [7:0]din;
  input [11:0]P;
  input \reg_array[0].fde_used.u2 ;
  input clk;

  wire [11:0]P;
  wire clk;
  wire [7:0]din;
  wire \reg_array[0].fde_used.u2 ;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized5_225 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .din(din),
        .\reg_array[0].fde_used.u2_0 (\reg_array[0].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized5
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized6 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized6
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire \z[10]_183 ;
  wire \z[11]_184 ;
  wire \z[12]_185 ;
  wire \z[13]_186 ;
  wire \z[14]_187 ;
  wire \z[15]_188 ;
  wire \z[16]_189 ;
  wire \z[17]_190 ;
  wire \z[18]_191 ;
  wire \z[19]_192 ;
  wire \z[1]_174 ;
  wire \z[20]_193 ;
  wire \z[21]_194 ;
  wire \z[22]_195 ;
  wire \z[23]_196 ;
  wire \z[24]_197 ;
  wire \z[25]_198 ;
  wire \z[26]_199 ;
  wire \z[27]_200 ;
  wire \z[28]_201 ;
  wire \z[29]_202 ;
  wire \z[2]_175 ;
  wire \z[30]_203 ;
  wire \z[31]_204 ;
  wire \z[32]_205 ;
  wire \z[33]_206 ;
  wire \z[34]_207 ;
  wire \z[35]_208 ;
  wire \z[36]_209 ;
  wire \z[37]_210 ;
  wire \z[38]_211 ;
  wire \z[39]_212 ;
  wire \z[3]_176 ;
  wire \z[40]_213 ;
  wire \z[41]_214 ;
  wire \z[42]_215 ;
  wire \z[43]_216 ;
  wire \z[44]_217 ;
  wire \z[45]_218 ;
  wire \z[46]_219 ;
  wire \z[47]_220 ;
  wire \z[48]_221 ;
  wire \z[49]_222 ;
  wire \z[4]_177 ;
  wire \z[50]_223 ;
  wire \z[51]_224 ;
  wire \z[52]_225 ;
  wire \z[53]_226 ;
  wire \z[54]_227 ;
  wire \z[55]_228 ;
  wire \z[56]_229 ;
  wire \z[57]_230 ;
  wire \z[58]_231 ;
  wire \z[5]_178 ;
  wire \z[6]_179 ;
  wire \z[7]_180 ;
  wire \z[8]_181 ;
  wire \z[9]_182 ;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_283 \complete_ones.srlc33e_array[0].delay_comp 
       (.clk(clk),
        .d(d),
        .q(\z[1]_174 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_284 \complete_ones.srlc33e_array[10].delay_comp 
       (.clk(clk),
        .q(\z[10]_183 ),
        .\reg_array[0].fde_used.u2_0 (\z[11]_184 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_285 \complete_ones.srlc33e_array[11].delay_comp 
       (.clk(clk),
        .d(\z[11]_184 ),
        .q(\z[12]_185 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_286 \complete_ones.srlc33e_array[12].delay_comp 
       (.clk(clk),
        .d(\z[12]_185 ),
        .q(\z[13]_186 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_287 \complete_ones.srlc33e_array[13].delay_comp 
       (.clk(clk),
        .d(\z[13]_186 ),
        .q(\z[14]_187 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_288 \complete_ones.srlc33e_array[14].delay_comp 
       (.clk(clk),
        .d(\z[14]_187 ),
        .q(\z[15]_188 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_289 \complete_ones.srlc33e_array[15].delay_comp 
       (.clk(clk),
        .d(\z[15]_188 ),
        .q(\z[16]_189 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_290 \complete_ones.srlc33e_array[16].delay_comp 
       (.clk(clk),
        .d(\z[16]_189 ),
        .q(\z[17]_190 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_291 \complete_ones.srlc33e_array[17].delay_comp 
       (.clk(clk),
        .d(\z[17]_190 ),
        .q(\z[18]_191 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_292 \complete_ones.srlc33e_array[18].delay_comp 
       (.clk(clk),
        .d(\z[18]_191 ),
        .q(\z[19]_192 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_293 \complete_ones.srlc33e_array[19].delay_comp 
       (.clk(clk),
        .d(\z[19]_192 ),
        .q(\z[20]_193 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_294 \complete_ones.srlc33e_array[1].delay_comp 
       (.clk(clk),
        .d(\z[1]_174 ),
        .q(\z[2]_175 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_295 \complete_ones.srlc33e_array[20].delay_comp 
       (.clk(clk),
        .d(\z[20]_193 ),
        .q(\z[21]_194 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_296 \complete_ones.srlc33e_array[21].delay_comp 
       (.clk(clk),
        .d(\z[21]_194 ),
        .q(\z[22]_195 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_297 \complete_ones.srlc33e_array[22].delay_comp 
       (.clk(clk),
        .d(\z[22]_195 ),
        .q(\z[23]_196 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_298 \complete_ones.srlc33e_array[23].delay_comp 
       (.clk(clk),
        .d(\z[23]_196 ),
        .q(\z[24]_197 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_299 \complete_ones.srlc33e_array[24].delay_comp 
       (.clk(clk),
        .d(\z[24]_197 ),
        .q(\z[25]_198 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_300 \complete_ones.srlc33e_array[25].delay_comp 
       (.clk(clk),
        .d(\z[25]_198 ),
        .q(\z[26]_199 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_301 \complete_ones.srlc33e_array[26].delay_comp 
       (.clk(clk),
        .d(\z[26]_199 ),
        .q(\z[27]_200 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_302 \complete_ones.srlc33e_array[27].delay_comp 
       (.clk(clk),
        .d(\z[27]_200 ),
        .q(\z[28]_201 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_303 \complete_ones.srlc33e_array[28].delay_comp 
       (.clk(clk),
        .d(\z[28]_201 ),
        .q(\z[29]_202 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_304 \complete_ones.srlc33e_array[29].delay_comp 
       (.clk(clk),
        .d(\z[29]_202 ),
        .q(\z[30]_203 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_305 \complete_ones.srlc33e_array[2].delay_comp 
       (.clk(clk),
        .d(\z[2]_175 ),
        .q(\z[3]_176 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_306 \complete_ones.srlc33e_array[30].delay_comp 
       (.clk(clk),
        .d(\z[30]_203 ),
        .q(\z[31]_204 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_307 \complete_ones.srlc33e_array[31].delay_comp 
       (.clk(clk),
        .d(\z[31]_204 ),
        .q(\z[32]_205 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_308 \complete_ones.srlc33e_array[32].delay_comp 
       (.clk(clk),
        .d(\z[32]_205 ),
        .q(\z[33]_206 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_309 \complete_ones.srlc33e_array[33].delay_comp 
       (.clk(clk),
        .d(\z[33]_206 ),
        .q(\z[34]_207 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_310 \complete_ones.srlc33e_array[34].delay_comp 
       (.clk(clk),
        .d(\z[34]_207 ),
        .q(\z[35]_208 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_311 \complete_ones.srlc33e_array[35].delay_comp 
       (.clk(clk),
        .d(\z[35]_208 ),
        .q(\z[36]_209 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_312 \complete_ones.srlc33e_array[36].delay_comp 
       (.clk(clk),
        .d(\z[36]_209 ),
        .q(\z[37]_210 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_313 \complete_ones.srlc33e_array[37].delay_comp 
       (.clk(clk),
        .d(\z[37]_210 ),
        .q(\z[38]_211 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_314 \complete_ones.srlc33e_array[38].delay_comp 
       (.clk(clk),
        .d(\z[38]_211 ),
        .q(\z[39]_212 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_315 \complete_ones.srlc33e_array[39].delay_comp 
       (.clk(clk),
        .d(\z[39]_212 ),
        .q(\z[40]_213 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_316 \complete_ones.srlc33e_array[3].delay_comp 
       (.clk(clk),
        .d(\z[3]_176 ),
        .q(\z[4]_177 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_317 \complete_ones.srlc33e_array[40].delay_comp 
       (.clk(clk),
        .d(\z[40]_213 ),
        .q(\z[41]_214 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_318 \complete_ones.srlc33e_array[41].delay_comp 
       (.clk(clk),
        .d(\z[41]_214 ),
        .q(\z[42]_215 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_319 \complete_ones.srlc33e_array[42].delay_comp 
       (.clk(clk),
        .d(\z[42]_215 ),
        .q(\z[43]_216 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_320 \complete_ones.srlc33e_array[43].delay_comp 
       (.clk(clk),
        .d(\z[43]_216 ),
        .q(\z[44]_217 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_321 \complete_ones.srlc33e_array[44].delay_comp 
       (.clk(clk),
        .d(\z[44]_217 ),
        .q(\z[45]_218 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_322 \complete_ones.srlc33e_array[45].delay_comp 
       (.clk(clk),
        .d(\z[45]_218 ),
        .q(\z[46]_219 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_323 \complete_ones.srlc33e_array[46].delay_comp 
       (.clk(clk),
        .d(\z[46]_219 ),
        .q(\z[47]_220 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_324 \complete_ones.srlc33e_array[47].delay_comp 
       (.clk(clk),
        .d(\z[47]_220 ),
        .q(\z[48]_221 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_325 \complete_ones.srlc33e_array[48].delay_comp 
       (.clk(clk),
        .d(\z[48]_221 ),
        .q(\z[49]_222 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_326 \complete_ones.srlc33e_array[49].delay_comp 
       (.clk(clk),
        .d(\z[49]_222 ),
        .q(\z[50]_223 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_327 \complete_ones.srlc33e_array[4].delay_comp 
       (.clk(clk),
        .d(\z[4]_177 ),
        .q(\z[5]_178 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_328 \complete_ones.srlc33e_array[50].delay_comp 
       (.clk(clk),
        .d(\z[50]_223 ),
        .q(\z[51]_224 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_329 \complete_ones.srlc33e_array[51].delay_comp 
       (.clk(clk),
        .d(\z[51]_224 ),
        .q(\z[52]_225 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_330 \complete_ones.srlc33e_array[52].delay_comp 
       (.clk(clk),
        .d(\z[52]_225 ),
        .q(\z[53]_226 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_331 \complete_ones.srlc33e_array[53].delay_comp 
       (.clk(clk),
        .d(\z[53]_226 ),
        .q(\z[54]_227 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_332 \complete_ones.srlc33e_array[54].delay_comp 
       (.clk(clk),
        .d(\z[54]_227 ),
        .q(\z[55]_228 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_333 \complete_ones.srlc33e_array[55].delay_comp 
       (.clk(clk),
        .d(\z[55]_228 ),
        .q(\z[56]_229 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_334 \complete_ones.srlc33e_array[56].delay_comp 
       (.clk(clk),
        .d(\z[56]_229 ),
        .q(\z[57]_230 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_335 \complete_ones.srlc33e_array[57].delay_comp 
       (.clk(clk),
        .d(\z[57]_230 ),
        .q(\z[58]_231 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_336 \complete_ones.srlc33e_array[5].delay_comp 
       (.clk(clk),
        .d(\z[5]_178 ),
        .q(\z[6]_179 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_337 \complete_ones.srlc33e_array[6].delay_comp 
       (.clk(clk),
        .d(\z[6]_179 ),
        .q(\z[7]_180 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_338 \complete_ones.srlc33e_array[7].delay_comp 
       (.clk(clk),
        .d(\z[7]_180 ),
        .q(\z[8]_181 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_339 \complete_ones.srlc33e_array[8].delay_comp 
       (.clk(clk),
        .d(\z[8]_181 ),
        .q(\z[9]_182 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized1_340 \complete_ones.srlc33e_array[9].delay_comp 
       (.clk(clk),
        .d(\z[9]_182 ),
        .q(\z[10]_183 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized3_341 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(\z[58]_231 ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg__parameterized7
   (din,
    p,
    clk);
  output [7:0]din;
  input [7:0]p;
  input clk;

  wire clk;
  wire [7:0]din;
  wire [7:0]p;
  wire [7:0]\z[10]_241 ;
  wire [7:0]\z[11]_242 ;
  wire [7:0]\z[12]_243 ;
  wire [7:0]\z[13]_244 ;
  wire [7:0]\z[14]_245 ;
  wire [7:0]\z[15]_246 ;
  wire [7:0]\z[16]_247 ;
  wire [7:0]\z[17]_248 ;
  wire [7:0]\z[18]_249 ;
  wire [7:0]\z[19]_250 ;
  wire [7:0]\z[1]_232 ;
  wire [7:0]\z[20]_251 ;
  wire [7:0]\z[21]_252 ;
  wire [7:0]\z[22]_253 ;
  wire [7:0]\z[23]_254 ;
  wire [7:0]\z[24]_255 ;
  wire [7:0]\z[25]_256 ;
  wire [7:0]\z[26]_257 ;
  wire [7:0]\z[27]_258 ;
  wire [7:0]\z[28]_259 ;
  wire [7:0]\z[29]_260 ;
  wire [7:0]\z[2]_233 ;
  wire [7:0]\z[30]_261 ;
  wire [7:0]\z[31]_262 ;
  wire [7:0]\z[32]_263 ;
  wire [7:0]\z[33]_264 ;
  wire [7:0]\z[34]_265 ;
  wire [7:0]\z[35]_266 ;
  wire [7:0]\z[36]_267 ;
  wire [7:0]\z[37]_268 ;
  wire [7:0]\z[38]_269 ;
  wire [7:0]\z[39]_270 ;
  wire [7:0]\z[3]_234 ;
  wire [7:0]\z[40]_271 ;
  wire [7:0]\z[41]_272 ;
  wire [7:0]\z[42]_273 ;
  wire [7:0]\z[43]_274 ;
  wire [7:0]\z[44]_275 ;
  wire [7:0]\z[45]_276 ;
  wire [7:0]\z[46]_277 ;
  wire [7:0]\z[47]_278 ;
  wire [7:0]\z[48]_279 ;
  wire [7:0]\z[49]_280 ;
  wire [7:0]\z[4]_235 ;
  wire [7:0]\z[50]_281 ;
  wire [7:0]\z[51]_282 ;
  wire [7:0]\z[52]_283 ;
  wire [7:0]\z[53]_284 ;
  wire [7:0]\z[54]_285 ;
  wire [7:0]\z[55]_286 ;
  wire [7:0]\z[56]_287 ;
  wire [7:0]\z[57]_288 ;
  wire [7:0]\z[58]_289 ;
  wire [7:0]\z[5]_236 ;
  wire [7:0]\z[6]_237 ;
  wire [7:0]\z[7]_238 ;
  wire [7:0]\z[8]_239 ;
  wire [7:0]\z[9]_240 ;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7 \complete_ones.srlc33e_array[0].delay_comp 
       (.clk(clk),
        .p(p),
        .q(\z[1]_232 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_226 \complete_ones.srlc33e_array[10].delay_comp 
       (.clk(clk),
        .q(\z[10]_241 ),
        .\reg_array[7].fde_used.u2_0 (\z[11]_242 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_227 \complete_ones.srlc33e_array[11].delay_comp 
       (.clk(clk),
        .d(\z[11]_242 ),
        .q(\z[12]_243 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_228 \complete_ones.srlc33e_array[12].delay_comp 
       (.clk(clk),
        .d(\z[12]_243 ),
        .q(\z[13]_244 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_229 \complete_ones.srlc33e_array[13].delay_comp 
       (.clk(clk),
        .d(\z[13]_244 ),
        .q(\z[14]_245 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_230 \complete_ones.srlc33e_array[14].delay_comp 
       (.clk(clk),
        .d(\z[14]_245 ),
        .q(\z[15]_246 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_231 \complete_ones.srlc33e_array[15].delay_comp 
       (.clk(clk),
        .d(\z[15]_246 ),
        .q(\z[16]_247 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_232 \complete_ones.srlc33e_array[16].delay_comp 
       (.clk(clk),
        .d(\z[16]_247 ),
        .q(\z[17]_248 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_233 \complete_ones.srlc33e_array[17].delay_comp 
       (.clk(clk),
        .d(\z[17]_248 ),
        .q(\z[18]_249 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_234 \complete_ones.srlc33e_array[18].delay_comp 
       (.clk(clk),
        .d(\z[18]_249 ),
        .q(\z[19]_250 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_235 \complete_ones.srlc33e_array[19].delay_comp 
       (.clk(clk),
        .d(\z[19]_250 ),
        .q(\z[20]_251 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_236 \complete_ones.srlc33e_array[1].delay_comp 
       (.clk(clk),
        .d(\z[1]_232 ),
        .q(\z[2]_233 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_237 \complete_ones.srlc33e_array[20].delay_comp 
       (.clk(clk),
        .d(\z[20]_251 ),
        .q(\z[21]_252 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_238 \complete_ones.srlc33e_array[21].delay_comp 
       (.clk(clk),
        .d(\z[21]_252 ),
        .q(\z[22]_253 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_239 \complete_ones.srlc33e_array[22].delay_comp 
       (.clk(clk),
        .d(\z[22]_253 ),
        .q(\z[23]_254 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_240 \complete_ones.srlc33e_array[23].delay_comp 
       (.clk(clk),
        .d(\z[23]_254 ),
        .q(\z[24]_255 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_241 \complete_ones.srlc33e_array[24].delay_comp 
       (.clk(clk),
        .d(\z[24]_255 ),
        .q(\z[25]_256 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_242 \complete_ones.srlc33e_array[25].delay_comp 
       (.clk(clk),
        .d(\z[25]_256 ),
        .q(\z[26]_257 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_243 \complete_ones.srlc33e_array[26].delay_comp 
       (.clk(clk),
        .d(\z[26]_257 ),
        .q(\z[27]_258 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_244 \complete_ones.srlc33e_array[27].delay_comp 
       (.clk(clk),
        .d(\z[27]_258 ),
        .q(\z[28]_259 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_245 \complete_ones.srlc33e_array[28].delay_comp 
       (.clk(clk),
        .d(\z[28]_259 ),
        .q(\z[29]_260 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_246 \complete_ones.srlc33e_array[29].delay_comp 
       (.clk(clk),
        .d(\z[29]_260 ),
        .q(\z[30]_261 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_247 \complete_ones.srlc33e_array[2].delay_comp 
       (.clk(clk),
        .d(\z[2]_233 ),
        .q(\z[3]_234 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_248 \complete_ones.srlc33e_array[30].delay_comp 
       (.clk(clk),
        .d(\z[30]_261 ),
        .q(\z[31]_262 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_249 \complete_ones.srlc33e_array[31].delay_comp 
       (.clk(clk),
        .d(\z[31]_262 ),
        .q(\z[32]_263 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_250 \complete_ones.srlc33e_array[32].delay_comp 
       (.clk(clk),
        .d(\z[32]_263 ),
        .q(\z[33]_264 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_251 \complete_ones.srlc33e_array[33].delay_comp 
       (.clk(clk),
        .d(\z[33]_264 ),
        .q(\z[34]_265 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_252 \complete_ones.srlc33e_array[34].delay_comp 
       (.clk(clk),
        .d(\z[34]_265 ),
        .q(\z[35]_266 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_253 \complete_ones.srlc33e_array[35].delay_comp 
       (.clk(clk),
        .d(\z[35]_266 ),
        .q(\z[36]_267 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_254 \complete_ones.srlc33e_array[36].delay_comp 
       (.clk(clk),
        .d(\z[36]_267 ),
        .q(\z[37]_268 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_255 \complete_ones.srlc33e_array[37].delay_comp 
       (.clk(clk),
        .d(\z[37]_268 ),
        .q(\z[38]_269 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_256 \complete_ones.srlc33e_array[38].delay_comp 
       (.clk(clk),
        .d(\z[38]_269 ),
        .q(\z[39]_270 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_257 \complete_ones.srlc33e_array[39].delay_comp 
       (.clk(clk),
        .d(\z[39]_270 ),
        .q(\z[40]_271 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_258 \complete_ones.srlc33e_array[3].delay_comp 
       (.clk(clk),
        .d(\z[3]_234 ),
        .q(\z[4]_235 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_259 \complete_ones.srlc33e_array[40].delay_comp 
       (.clk(clk),
        .d(\z[40]_271 ),
        .q(\z[41]_272 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_260 \complete_ones.srlc33e_array[41].delay_comp 
       (.clk(clk),
        .d(\z[41]_272 ),
        .q(\z[42]_273 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_261 \complete_ones.srlc33e_array[42].delay_comp 
       (.clk(clk),
        .d(\z[42]_273 ),
        .q(\z[43]_274 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_262 \complete_ones.srlc33e_array[43].delay_comp 
       (.clk(clk),
        .d(\z[43]_274 ),
        .q(\z[44]_275 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_263 \complete_ones.srlc33e_array[44].delay_comp 
       (.clk(clk),
        .d(\z[44]_275 ),
        .q(\z[45]_276 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_264 \complete_ones.srlc33e_array[45].delay_comp 
       (.clk(clk),
        .d(\z[45]_276 ),
        .q(\z[46]_277 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_265 \complete_ones.srlc33e_array[46].delay_comp 
       (.clk(clk),
        .d(\z[46]_277 ),
        .q(\z[47]_278 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_266 \complete_ones.srlc33e_array[47].delay_comp 
       (.clk(clk),
        .d(\z[47]_278 ),
        .q(\z[48]_279 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_267 \complete_ones.srlc33e_array[48].delay_comp 
       (.clk(clk),
        .d(\z[48]_279 ),
        .q(\z[49]_280 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_268 \complete_ones.srlc33e_array[49].delay_comp 
       (.clk(clk),
        .d(\z[49]_280 ),
        .q(\z[50]_281 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_269 \complete_ones.srlc33e_array[4].delay_comp 
       (.clk(clk),
        .d(\z[4]_235 ),
        .q(\z[5]_236 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_270 \complete_ones.srlc33e_array[50].delay_comp 
       (.clk(clk),
        .d(\z[50]_281 ),
        .q(\z[51]_282 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_271 \complete_ones.srlc33e_array[51].delay_comp 
       (.clk(clk),
        .d(\z[51]_282 ),
        .q(\z[52]_283 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_272 \complete_ones.srlc33e_array[52].delay_comp 
       (.clk(clk),
        .d(\z[52]_283 ),
        .q(\z[53]_284 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_273 \complete_ones.srlc33e_array[53].delay_comp 
       (.clk(clk),
        .d(\z[53]_284 ),
        .q(\z[54]_285 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_274 \complete_ones.srlc33e_array[54].delay_comp 
       (.clk(clk),
        .d(\z[54]_285 ),
        .q(\z[55]_286 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_275 \complete_ones.srlc33e_array[55].delay_comp 
       (.clk(clk),
        .d(\z[55]_286 ),
        .q(\z[56]_287 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_276 \complete_ones.srlc33e_array[56].delay_comp 
       (.clk(clk),
        .d(\z[56]_287 ),
        .q(\z[57]_288 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_277 \complete_ones.srlc33e_array[57].delay_comp 
       (.clk(clk),
        .d(\z[57]_288 ),
        .q(\z[58]_289 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_278 \complete_ones.srlc33e_array[5].delay_comp 
       (.clk(clk),
        .d(\z[5]_236 ),
        .q(\z[6]_237 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_279 \complete_ones.srlc33e_array[6].delay_comp 
       (.clk(clk),
        .d(\z[6]_237 ),
        .q(\z[7]_238 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_280 \complete_ones.srlc33e_array[7].delay_comp 
       (.clk(clk),
        .d(\z[7]_238 ),
        .q(\z[8]_239 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_281 \complete_ones.srlc33e_array[8].delay_comp 
       (.clk(clk),
        .d(\z[8]_239 ),
        .q(\z[9]_240 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized7_282 \complete_ones.srlc33e_array[9].delay_comp 
       (.clk(clk),
        .d(\z[9]_240 ),
        .q(\z[10]_241 ));
  design_1_axi_stream_morphing_0_0_xil_defaultlib_srlc33e__parameterized8 \partial_one.last_srlc33e 
       (.clk(clk),
        .d(\z[58]_289 ),
        .din(din));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized0
   (o,
    i,
    clk);
  output [22:0]o;
  input [22:0]i;
  input clk;

  wire clk;
  wire [22:0]i;
  wire [22:0]o;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized0 \latency_gt_0.fd_array[1].reg_comp 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized1
   (wr_en,
    logical2_y_net,
    clk);
  output wr_en;
  input logical2_y_net;
  input clk;

  wire clk;
  wire logical2_y_net;
  wire wr_en;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized1 \latency_gt_0.fd_array[1].reg_comp 
       (.clk(clk),
        .logical2_y_net(logical2_y_net),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized1_222
   (din,
    logical3_y_net,
    clk);
  output [0:0]din;
  input logical3_y_net;
  input clk;

  wire clk;
  wire [0:0]din;
  wire logical3_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized1_223 \latency_gt_0.fd_array[1].reg_comp 
       (.clk(clk),
        .din(din),
        .logical3_y_net(logical3_y_net));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized2
   (\fd_prim_array[10].bit_is_0.fdre_comp ,
    logical3_y_net,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    \fd_prim_array[0].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[10].bit_is_0.fdre_comp_0 ,
    clk);
  output \fd_prim_array[10].bit_is_0.fdre_comp ;
  output logical3_y_net;
  input \fd_prim_array[0].bit_is_0.fdre_comp ;
  input \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  input [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire \fd_prim_array[0].bit_is_0.fdre_comp_0 ;
  wire \fd_prim_array[10].bit_is_0.fdre_comp ;
  wire [10:0]\fd_prim_array[10].bit_is_0.fdre_comp_0 ;
  wire logical3_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized2 \latency_gt_0.fd_array[1].reg_comp 
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp_0 (\fd_prim_array[0].bit_is_0.fdre_comp ),
        .\fd_prim_array[0].bit_is_0.fdre_comp_1 (\fd_prim_array[0].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[10].bit_is_0.fdre_comp_0 (\fd_prim_array[10].bit_is_0.fdre_comp ),
        .\fd_prim_array[10].bit_is_0.fdre_comp_1 (\fd_prim_array[10].bit_is_0.fdre_comp_0 ),
        .logical3_y_net(logical3_y_net));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_synth_reg_w_init" *) 
module design_1_axi_stream_morphing_0_0_xil_defaultlib_synth_reg_w_init__parameterized2_220
   (logical2_y_net,
    \fd_prim_array[4].bit_is_0.fdre_comp ,
    \fd_prim_array[9].bit_is_0.fdre_comp ,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    i,
    clk);
  output logical2_y_net;
  output \fd_prim_array[4].bit_is_0.fdre_comp ;
  output \fd_prim_array[9].bit_is_0.fdre_comp ;
  input \fd_prim_array[0].bit_is_0.fdre_comp ;
  input [10:0]i;
  input clk;

  wire clk;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire \fd_prim_array[4].bit_is_0.fdre_comp ;
  wire \fd_prim_array[9].bit_is_0.fdre_comp ;
  wire [10:0]i;
  wire logical2_y_net;

  design_1_axi_stream_morphing_0_0_xil_defaultlib_single_reg_w_init__parameterized2_221 \latency_gt_0.fd_array[1].reg_comp 
       (.clk(clk),
        .\fd_prim_array[0].bit_is_0.fdre_comp_0 (\fd_prim_array[0].bit_is_0.fdre_comp ),
        .\fd_prim_array[4].bit_is_0.fdre_comp_0 (\fd_prim_array[4].bit_is_0.fdre_comp ),
        .\fd_prim_array[9].bit_is_0.fdre_comp_0 (\fd_prim_array[9].bit_is_0.fdre_comp ),
        .i(i),
        .logical2_y_net(logical2_y_net));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
QGLtnqZzRetDH6gCWT4Js6wuLlZfrNx/VJp3sfR2NF+cxypO5AxN0oDKLJJtmdrtE/ueNDg+Qf7Z
TqBNRojORA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
B6Ger3hRvfjHkaJ+W8639Kl3TzC9TogLuklOXEiMNdc4Im+DjEUzxb3DKlzu0VW3zxZqjJ3+wsW/
LnRmPCESi5Y9eRJaLFXg79EMfoj4X+nTdHAP6yCfltBADKegZ12gpnB/8ey5yn2KA74LUtPC7jna
iyjqSfsWLGnz6UdXzwk=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BX+DxgMPRyZbYojCUR9Sk8Lq+3ZigBz4yMFHQkmurfdfDzyTPJCE827eGiPyTenK1QPVhEtf9g06
0BFXq/0COPuU1BWJwdkz1c4dE6/exDwhvEh+hPx3vRY6z8fDEf6aGVIXrHDvrmddehe7yMSIpo+k
aXHR06EEdfHCFY4TggYwhcJVXjkE+ApsVuyfmEfPmYjo8hCWyQyBsUWIOY03q1+MvUjjsmTwgs9g
fh5MY9ToaLfoJxPKdCpsqrBX4LJ+VDGFlAqIcqHTE2jCmPiToZAFXB7fzf1wDjFCBlJyFVDBGi0i
m+CouLSb7X1mvVhdDZgNrZDJMV688Bu3o54vew==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DaIU/Ddc8USbZ2mURzujJDWDH1JbHl5tFVOOQ2aVaUPIA71yyE38OXVLEtF8rNmujYH30nEeQ+FV
LVJ16aaHw+iiuaqorTM3K5KLohVlN+WlcEtSXHuPNHjw8ddqtzpaX7pH1zqZH+YmfCL5oaNLqDH4
rkBnUl0/Gm/hzSwKjYhXGQFYQ+gGP99OjXakzrAqZzp/Iq4gt+Z5902/JV9thd/isHQImJ0QyK8M
EKM579iPAfXGes2mbiNYHcvDmSPYmW1zlhOE++N1EKeea7j/msnKeyhlC+hGE4Xfn4TVvqgQexCT
rp/wS/MosY6WH1aKFQlFH2hEppA7KXUaQlvG+w==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
XmWoAt4X8hrCJ5yTyug4ajJW5UhfkLNibzjihWzZ4Cr9hQSvWZoTc8rjGsLPbz6Le+/9iI5KxecS
eR0wiAO+G2IkwhZgVBeZdKoFnlnTVAyLjk9wMAFXNyJZM6b1NDbfXlPcUsC6JePvPlwwdWknkSsC
r3KvgkWAS+O3xvRmaNw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Hw3Y+rShKrXiUViyNU1/O2qv6TgheLHBnFMj1i9MUGrHYqh9pLfLYUgWR7S2vj4jv4S+Ks0BpP4p
dKEqVAFmTCfQNEUHaVcFPkOHgig6L4mhLY6HUUKJoRgiQepgLi/W3V+ZZPQSQFkB3CU4MsJzhXvR
yLcpDriZy8cnAHD87Zi5DrNGBzj3kigJeM0du6lCQbxtF5aEdoaNP+YTnIFtcqYhoYnswQlYt0sV
HKgFA8VzqzL5WYnpH7+1IKmFkJBHkyqHCa9wPK0qCKnxkuDj70YzPVqQ+cocdKU+/gNdpCOdZlci
F2HTxrgfrXndJru3TiDqu4UavqAe0MNuFp3t0w==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XPVggoWL6aXz+MpODTOZhEUQDa0vfEnUDaYeEHXm2vGyqKJujN2c/FFAFBeBYdJATLsIsQ+BqoPc
pBbcFYXDBfOtFIW2dH6Y1OoD65KyJ/hAq8coa21kFgq4hFat5vzZ2iIfkCpTUr4vDZO7Xne8cZO9
WsHffoTCt5rS59wWm2b8I5R8Eh2TUbQg3RCyrcnD66cvcEnlXe1CNMQ4/loVJpA4IBinBf820Wjc
vw2fZbGI0jXC+ACSHOviH63Xwmn+aRV5Ppkup7IYoon/ieKapRQeASu3TTY37xSBXiInSdtMTzJ6
+4GfO4eSHVriCk/sWbuTBzfRzoSShrnHjzz5LA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L78XuiswVcgO2gtebzL7SA9BC/jJGAM0v6S9pzmyqL+QYzRneiYeGyDmsW33jEVVSTuNjTXkBLY7
yTOKQruatwe4V0OLi6174saSAmPgerSV1GyLP7KhmusLV/N61avC9TPam+tekhKeE0tds4EnJ3et
4JdLh+SE4Z4pcuqCjB5MFneIYKKWDx7siU6oesAQtoSJOesfMchX63MhOjOHFP/ch+1gHv3T45hg
IGF7V7TrdREVE4f9631tlVJ1o2Dypsmo/76Itz5WCGlTMjAnWXN8IXxKN+PZ3dyt1wjrZm2P/td+
xiGszFnSLrRvw/HferwtSmRx8q0fiHZ88roGTw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kDX5kq2QEe25429T6vQqBCFvV1McKTJRYfK99ymVNK2GGvGLXSzgwJHwB2fj9rM0wme3zYYY0vQR
x+9F4L7KLlOVY6qY3LB59uDzyXBI3mMZaS905HXHJkdZHWtQWpfHhl27LqL+8FSluaD6F+KFfYOV
CwIOVuCIp/XjxFXpNBik7YiPt4kHOlDA97IXNLnYUn/g1csGqeNWce4UTne50ggWvLYGbTFGmTjT
N67TpUiGRVRCSv8Tax72GWFIMFZk3Tlp68ZUSQEybZMWX1U9XdMdtxfvNGhf8mi5jQJ2SupSzKu4
T/+53IN9T8aLePAiGBKKG1ZBj4y1ZyYA7XYvjw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 254896)
`pragma protect data_block
FQH0G2/LqEEpOpgQzWNCwZyOwcnCUrZMbjAGygb10BstrfVGqRhufGsalPsyxBbU2+wKSWwBSPRL
XBTA+AgE55+VvXfj7x0E0lV6x3GRqxTZtvQ5s1WME0lde3qSW1Heqh9B57nm3xwpaunAWRjKDEEI
iSzLAlndzHRLqHM8T1qKy8R9uaShN6TTJxCZ0F4VCmdp7kW6yKilEbzmiM5TQKT5GqKDwx5EFAQ9
k1E1hYivY0IkQdFRdfpTAyk/qfrQRLzVbzuQRNgdqJ/pYaW40ASgk/K0rS/nRqb9vvi0amdw4oUe
ZoV0GZ6MR0btnln26cCkOLr8YiDukWdAoCs2x7pwFNlQvAK/3uXE+gRTWbH3haTCdKUuMFqlLwnt
EXUmwEaAt8seUEPk2hKawhqAOz8PuHHusdBpdowp2Tn0F0t2ht5LfIV+Q8VxqPKyi0B2EqvyKrIz
DstSMHz90KLwDWYfjaC9+vhT6ENhHdJi68lEDnt2e++/9Va+ta1MXSCBVlK6XcT4OHGqmFVOgN+V
I/KGikfhZhyBaszDwIGkrKpFFaQX3VIDpNlDgGVkDITjphk9s9ezWMP9PUJnRHjrSsuXJo9gcBXO
/wL1iOiOqn3+abtAuujeMYREZxrZQhMxF8XNfD/FRlzKKkvPnql23uMBiB6o4w5Y5zBQZEvCbgTN
u6yPyNaIfpwr9lB3rjuxPmrajlOQkTyioawE2xKngZIH5HSncrJ4ujtiRRu+SEcm3RDarYa4Denr
YF8oqp10yjZQFBEkokRW/tVHhUZvl3oBxziG7QEqcfXJ2RQNsJWV8GNPuxIJBHg/KEfqRldV85Lp
WZ1z7VL8axJENxzRoA6F10dMRitbZC3wOq5MLM9ySsoEtG3DsXwemrEr9Am4Ktpl38epuPfmtq+H
s9Jc3NwMraADhS+i/uFd8n5gTHTxNV/DuBIvlbJbKcdR2Jo+8JozDNUshWSzNEc5x+CFVv6layQF
HNNuvy7skoyv7A4XexsCuN3MIC0KipLu4LZwkHSmCQ/F0Mg6SHLMYVfxKOUt7xMjsZPoIDNXf0gA
I8S4wIEkzXRN6QzF2km7wQv8IwAFFQ838A/0sSxqsM2jQR4eu+biOrEQ+BgblUY6ukta40hQkIqj
3U2QPKd2OMnlArWbXOvVDRKj58t+Hku2J3u36/tkHXSYyJWc8j4cyCbV/wrXmtt1lQNxTOcKYVK7
dbFAs81vh3lscbYS4DVLx+0CJX1W9M+ibKW5jDwGa8ZggPDEQ9/pDCIVvG39ZeOhfpQYR+b0TE4y
cf89i8xx2bo8ca1km0ERKE2akzLmirL7Lv9AUkiCOqsVXFlRBcPAnP4d53cUwk9iYKfR3y5DPTiQ
cHnSBc5Wp7eNfwB8kvvi9wyiVC5LFoFmpVl+Fo4lSpEnrYJI9eBlTgJeQ8KCEs0afCX+Nq/J8Mpu
c5WXP+7xoM5lcqzk8B0BbW+olrFCL68LJOWV/MfJdJPvIh7wbzR0VKhDXlWpl8Yv9Bb/ief2B2zF
j2Y1INj3Sbus3mkK5Oda5VTonGfW70aAROyAgS7tCZR1RaEOPQAeGdfJqt7i+4S7TPSiOkmRLiWq
AMDc0AA3qNeNIJLbr3YOuit2FQqwB6rBYXc5xcHcayWmzN56ZsQBTqM5UO7vh2h2PvY8fgFzilAS
sEVi0oBPNnjt565F7N6hcfKyvNl7seCVE73/PxjLV6x8JR3Y3cnetCTZhWnvHuAO6qiUgEYJlWoY
3f2eWLZ34BFDEBKk88chGhhnCkQL6RPEqkj8KO6qaA9/0kLVfhWRftnFP0d5qGY71kljJGomVHJv
Xr8mUY3k2pMVho3HcFoQY+MfgJ7mC5EeCQHxJ7t0lm9tTpXYH3KHIlALKPT4fqlvyhyH8t2/BzD7
VI3eoYYKqTEP+wrsxG/dy6e+MUMyRPyjLqwpfH1pi+AO7yxc7CLoclPLCDjX6RQmq8KaSCFa7pS6
nGL+9/KxgXZduinU8MjXyu3xIXen6lrwGtPl5R1qIoaRwxRZrjxye5ZPu990k1xiShgP3mE8jK7P
KBC67nPM5KctO2CNVMTAEME+5AkPdzpd0HmQXq/yHTMtAYtxgaevNamhC70Qd5cTOguqoZ3WHyQ0
orL9lJrUV4kLHPAdHAbpMqzWcCWgcTBG903ZVI88FAHNA7Cl+ekNnobv+fD6nho7qYmcCLMuqlRb
JpAmRmu78Mk4IGAlv7f2wmy4muYeg8UT+Qq177NCjgZHooOoxXn9BqNlENQNmg34ieB3Z4NQiLL0
3LsoPHE6Xwy+b8gExLPoiqnDhTu3H35FyNQ5WaoGfQcSoOaXynu5Z/icPIKWdx2hH3EC23Kv/3GF
2jodsQGtl4qa/PBhnufstN5y5CyLL8HDJ5acXXqrDhBMI1xxl625s7HxGjTKschmAWf1ESvCs7jo
VY5CloaObDT6HJob0kL6k4cKRMrd5ie2Hi9+tJDOIpLxjUtFza4v3A0K8ertRk/MBmlZic4U/dK2
RHrro50UEA+2QX4UUgqPRzgwXptWhFGtyi1Vv22TxqY0AVz3nBrnMQH+DBzJKQF34UaixRSzzfMR
K3rjodiGiTmz5r9cTe6RI0QoXZmJVEHNjKTq4epYRUmVT0kltSrnVemgWEOSYmhqMj91t1M8fBTk
BsfYfWbIB9MDWXf/fkpnGDoJR504e/cDdR7ofniYaS6zzGl/8A2beG3J/FNX5kfMgoocbZjvK93V
DTsrVEmfV/esldej2+057wyp7SAVf5TmMvrAb/Bndw5l+p/NZTvkwD26ALT7XDBf/EMDlg7tjsMk
BjBGiYf79JEi9ctbHgt1TAS95pra/VZDOnLiZ0YIEHEyZVQuyzsmlpTGmVQE3UwRXVTGPGwnRYaf
56MdiGjrTeGxSuuCs2Z41LJrRt/k9qoQhc9/O9Sgvli8RKzyTad40MTyBcXKXGiSnqgOF7eK708v
U0YUuXxiIKvpQu4w++x36dTKN1NNgjeSWikayHbpOS4a+PshXk3YxeAWhbERFv0bLsqK3enIQez/
xcJIWGpnpCQ19geqsTjNwJblVHeiFkRNXyWAmS7v0J2oNiaWUcFcF4fnUIdVAdFFGzROKtiDMvea
Q1v9cfCIleAhZqz9lldPVf3EqeOCTBD3g36h0GiCgC59SSS1SZioSaQl4zszQaKDUtdinn1AvHnT
kbxWLT2VEShz3a8pDsYiNatQuidfxcUwJ743FASaRd2jXWVCoTQStuhYcwkaBPxwZc8KhcrPO/qh
PHoKQmzaRdGk0qRpSMKI+7EYYk+Lje8POnG9TVm8bJq/qfuPChdc1nsNIybVKxxCCuX6U3TLiMwU
qPYiOB1Vee8Qy04WX333/Id6ObjxcPtmUkpebHMEKiRG1kCOBktG5msgNwsuNSMCtcST6LTYq7GH
2VJgAhl4QZKEILTeGy9Z/Uyb8S20JdWduQ4ztzdWkI/5x+xvdeIZkjKxc9Pemsf4S9wMaTGUG/CR
X9HUdpfxoxygKRdkSNKqRu2WVOV9M4qA/3eLD+BKW0kMRJLGhjzJ4JHmJvRIHuS6bUyXZx/LWFYr
BcbkbOSDLoOr2NjbVYw6snWwiGCPysiz4RO4MhcAd3e7wstTwNBjhNsIm1bngvBywrEeNxd4+ADs
1ZZGwTIti/Et1kq5Sx0YIZrQKEbgMhFVJ+IhAac6QGdI1HYNr1rOvkn4a5N2zdX+v35t3/LE4jMH
DNc/63803ZGzLPF+TCrf5MlLB4lBoMfaw8jVP6e+kSU4aRnUTk9xUiAvzg0kEpmHjNOBn8OErjFs
Jftjn+14r5uHhz/JwSzwlpnRj+M4yE1vQqJ+xAkStTW3H7668UaTYD41kd8wYfWVNfdfYnec88du
50DNysx6CvTt4UlMwsmEmFghxZqq5MHek7KXtcesBfVYTMzQjVpwMwSd3onbbYqImn+5cdmLId1q
BV9D43Vs3kkB8TkqXlXvqM+5Fn1LRd616he5wIv/NHuQBAe0lW37mHJS1JdrLDEHD+n5TdVXmDcm
v8RH+jLibbSE6DXC+C2mIALKwIuI4LmcDSg6oblpwiJOy2Tf4EclHztjMrz4VN1B+2DmF+2pomim
te7QJGSZ2U8qRuTMDFvndDXwdAgPQ7azXm3DHFnPFtv+q/A9SaTxYK9d9Bgvtmugq5LFUfdm8OU5
rnJOSHmur2LG8iOrPyPiAQpSByugtE0yvo9g3okuArJdHev8GSMoKJnycqjd63wVrvvo5MUHW7vs
xrD90XTgW/BlBrZKJIWZpJKHbF2r33S14eZEZs8YjBlcEvsaUWESbfhcuoo9ze03JkHB90whD6bu
xE3U7iBZNY9ck3ROypR9QTSoJyHHLbH0YCDhJBZwlglQal8MjWcsDGbgcsHnlpCKb2KVimldp2ZZ
qGHS5qVsefi3pdUiaXSOocQS9wMJAcK3D2jabIlQIl6Gyhuw0m97/z8maBnj6Zmx8ZG8sIvkq2Wo
36OyzsKCKnp9sDG6EcM22vT5FtQq2YZXcQVWKldLuuDMOJmp/jGnSiwVLu87+tN9ZVe9hhm6/ERy
WPzOLoF+2y4WLjFy+CUYalIDX9iPzhkda94AV9wV3Z2SbaIbG4Xp4MbOkWrDojCi3efiCepgCg+i
BS3waGS6EBZZrn8gTrASFWpiYfBz0Hq2V/Dws/oHPnQHbzRjgpDvZae8YZP23YtV4MBEcTgMiNPP
BH57Kz1PKh1GrQMtfrNxT5IFTQ+4LDeTh006lVLyIBtT4ZhPD1U5qhAL0/ogINhq4p2QHwbDiKGL
N0BaweK6edYYMtYT7EDIYLK4/Q5kWn79GrW0yOsPGDNYP1R560HnGMQWkZNcgPto6SmzoF1f2pfH
E7uug6XxmE2rC9h3+4F8XZFWtrv7U8Ag+rmlsr3gVqamwBWudxKBQ/Wj0aaHMdtDgctHp1oYqPm1
5q2ALsPvsktzmpEsMHj9EzwlJPI6NLfjeX833GGw38IfY2ExG4EzBuaKxFMConKDrOHWsvtgEOwZ
x7Pr2JeVwIki8atDAFwK2pV/Fgjr2erMWwulsUSw1WpkWy69wZRi9tr7h2QPf5ZR2wKbJD6Z/arO
5z6SC9eAeTZTUvXWH3tb6IPiFtmtGcOgxl4YNqK6wXLtd8KQiGEzj5I7VDGuIRc85N0ZNs+otmdT
EJPqiGbEtJTlMqJw/VXpTINwAhZ21jtf027E0Eje2XLxx08ZjuMsgrTbQHovc6VoQLD3fbeFVn1/
ly5Gbl3ME+fjcFfOOwkDYS5GEekDsonkvGlk95knGhpKavKolvzhOCYcgL/vW8U5u1r5bnGW7ITi
Zr+tXVD54cZqWq0xPd2pqw1Z1mNciP3VNJ5O2VLiug8hYXAgWeq9mQoiNK239kAsHXL6P9iiWTjp
qQdJh6Np6q6+vlZaX+eJIUU+GDIzB4AS8eCncTuoZ0OKgB1clnYmmxhyy9vbgtcpOhNZ2MwU7QUP
+42KQWZx5FoeosWZF4Vv6As6Dh4UuHFiD+DnNTefZ2crJTShIYbSxBEbvGwHucnUDOlLuqiTKo5e
lLfo23HxaQMjvy53zSfQy4+LEKtF+QmDXV/IvQfcW2Cd89V2wTAW91VBy0Y7bq4Z/SVo4ssuiqme
oowIB0CndFpLgvLOb8rY+jxc3VPhefXaqK6rTlFUq2sKeAkjFiXCjQY7aoQP9CsXZeDp5fWMXqo5
lxy6Nx0OHcZDsbw3Z/eft/rCnIpN1QjruyQkMsh7hBN7b/qW+hLB1grvfNwrak4S+6KfKagLfNge
ecDMnsBjIAj5jh/BmAePKkgFUyQr+ECJsuN3blfJGJiuqu9Aq2RvJ9pSPfXVscE6rnXozNjOK1BL
7hPx3Z0mbBGLgb9CshuYLwmzEGVVv/DA829UTh/+7c5YCMaSTd5Ycy9Dk8VXvWplKbQ2w1cBf3mB
cCJiwzGHm2Mx7JLmkB0VvMhq17AyxKlPLgJw8p/+QPkEDnc1+y3LiqNDYer/3M2ZjInYgQtws0dN
zRO2KedwQmpM7Ed1pdvei5hKiHfUt2JhilnRIzt4iAqP/53CzePLlupfwnmlWJ4idM0SeQ5EFUQ4
oSlbAf+J6Qark8wqXPmX4ai/x4bQM6e0UpaTP3F2q7fMq1n/kGP6TRHsI8joi18gwo3UyKVFpxCE
uQsxrsdHBt1+Kmam1eK2MAEM9Q9dQcStWrkCCpANFE+QaZ4rB0nbL7fXslwu85JuTJmCGKk6riyv
5lRmDU5BGdZIRZAWAdChxAJJMJD++DaX8th3C3YvkAWblTlPttpMbtFgQct2pXBd5LAL49Yx+1eq
HrspdXydP2Wid4yCxmzpBMz39Fp+VAjLx6MRdlRq2WbAke39sOLUko8qhmlOMmkvMPm7+wZlii/a
eO1W29wrNsLZ8BI/RKUDQpjHenxAP1t49cvr02tXwTsBTpRHZketmtiLr1bKbwHHrXo2h+W0XdMH
LTf+Vf4fyPR2ulj1bM3OqheLQwgVdw9rOoB9tiwclGDVmwVpVCsXZrcwu3rgjW2GZZwOLRvWEtOz
MqQPngrGK8gOOvhCOqWhiQkgWd4UCK/lZfi0a3DblKniOnNYNQQDjXFyXME6O+XhMSpgjGzq9Glp
mk63i9qRuixpbWYG1HoZb/z3cra9AUGfa0Pq3W3EQMAPmAktxgi11+LIbbkfhekD+ML1bdw9oNvo
hVTFqM2weYePuVUzIUz4CEkj5MA2UBYuU6d6QVYW9lYuA0BhX0ihcxSR46w5M6CdeFmpbZ+I2C6j
9VBZYQVh69iUpOkYdfCQtcdv/v3m0bJ8iBqmpkdt3ewXZzWJF7SJyP6BjjhPgNNciv4Vnwk9wmdP
V8h4Ei4gVWeAfiOlwubkzsF5vD+WXgDoZtcCWsAjUKQ9GxunUgVWbPVQTFLgK9R47ECMF8+AA5a6
+uSM8Cc7BgqFIKa0mx78BdpPaR3Z6B0avXHwBzkm+W1ncAQwZHrUm9iDTlvMOLsM4EUdWsjcRIfY
fWexcf9O3whHWHExMOwOWlOkhIS+OG8ot9IRyQd6bL5zICZJyDaE+7ZQC1SsaI+nbrN0+kyJq0uk
Vgu15Nohfry9C+5osKskVvM2hIL91d5CQw27mWNJNzvErFfuRIrdv+AU3xv4Mi7857gqB1c1g3ug
Zvj/uYClkfBRHLNJZwgkJzhYAdZoTWnpVrUq6Dh9CDYh4w/ERj/YKPgWrDSD9lBOYqwYyOGE/mQF
eQMvbgYDu3ianGKR3rM9UryRKM6w9nnUNPYp4oyz8zmBpV5IGI1FQNf/dbVZWShT6UP/1jOfRdTc
CbDUSWghgJDADfkb6NLytx3y+EUanalT/UIbpcp8GEOf9N8NUJhLQe1Y73IB8TNL83X/FyUB/NwD
2VTFgyG8kjt4Az5rQax7qSBEqSKL1NI9jnfby6ZkyyKwIIsJAPnxwHIoid8lMKw1uIHVmnMesaeG
tlfnUisYTiAvhSmbetmsMmKMVCFjSDmldwRtuVr8gyyTBARNaPvEPvEDzHDuQ105QftORLwPUmE4
06F2nUDxbRGpfnR7bWsmGf72e7pgmY/GsehM3n5vlXYqIWtXMFk4F0qcpcOR24eO1ARYLK8V5y1h
BiDXrNLUbBWxkgHeqB+taGouF/H1g8aC3D7y/osQqQzTOD99qje+mh3YOZJulb1UivxqLoSm0V9t
uAfKsSrdJAlRH/xHDyHXIo0krHMMDNDOKFcPqaNMysWyQZG/MDqXBXIdTFHJZ6F1zSbNaJVdo0j5
ONWTH2WTpSvh8UfhLYE9u8PXRWTIthoHkQJOLGaPRARVpFabw/t8BkaeObtNex6qToOK/aCTQC/7
YoTJQyjW1Z7BAr42xMFMPaZ/xnjrVEoyAyNgEbC6p2SSGMYQq5PlEwQLuuqM8ALTkll0rNLc5wZf
gdiFY9/6M14r3vOi1xIxEdPb1j6TWBkjat/PVI0eVpLaRPeaw4NrgowWkLtD990AeJ5yUI9TGgEV
NOTAGg08R9MjeS1jG4QPHGjeB2e4yAOl95e+flIbEXyjfLZSWjMeNAbTmtjQ5nmZYyDXJJqp7C10
DQA9qAh0X8NoRk7F/dlLWrD3F1Esek4ZcADu1j1zXNBK5BVZTt3b2LLfnV6D+0vDcW/xxraiFMce
1pXcETT84OrlSlndDIIatfAtOwV0311Hs3fHGE+K+OPEQbTbhIAApjW74jj9n3pgmmFglankW9Lm
a/NAS7hS886GHvCvsxG3EMoqLKoSD5YNOx+C1IBUJMvOQy5uzMv/7Mltvf7x32ENbvt7B1jV/1a2
Ka8GuRuVAgCFfp9yfqCKjcODCoucY5kITlx2BS8KLyAXjlQ1SdnFvmWdmL6m7m8qc7FE9rbxgKAv
L5cZRE7CAYjQHudzTV+chVYWGIyoy2k3WBj6KiCvlq4AVEN64m9HYQehY7FpYo+a9WqcNI/qugQg
7Id/X4KIfv10n5q/7n7rNZx7dWqk56AzC+CZiyOJPyoenyukfqQLQs6OY4FDZbzuT1joVZo+5VmE
AHVbLmAzzatyZTq0lh0FpMVpJ+6lsdldSPNu20r34KJXE/cC/cpAU9i/l9GhxhI4S6J/Bi5yiDmQ
MrxZS+FhERmiBqgKGSgj/QQevB5RDPaJusormUPnmbYpu++6gy7tPYpKI378RXbm0B6oKRermmtT
hzu+A+D1Xwdgs48X30ZcAnvxA6Bv8ir8HfNs9s63amZdakPeu4RocTUn6KiuGMU8LSC3iPj9QZc5
Bsjzzb++fAEPjkwLuv10N2cDYMJV5RkKUUFiMZEs/Gkukq7IkLxmRuP/YbRPy8u5O7gA60rchHvs
q3cS29al783mhpehl8wEnZxaAR8C554/8cIEuENghoM+KBPl4d/xX3gZrDgYp9jPU4j5WgaCUj25
txnHvzfKyjES4UuS6pCMAnZz+w0SQCR/NpvqWV8uCcVn9EMBJLX7d+TF7fTPO5LEG/ALp+7It/3R
oh50787+MXjLIp3DfD9J62JKpuRuC8LKKs0GbY7HKzRFuGEICHASHmpTNOpaSXL06vE/ksCrMfWW
zt9wsYpfgH81+EmA1zbDfU417jHscVobrSGWTf6QDqykmYFXLAjKFH1khLJtoOFLKWjjsArgUnC3
WE++4J1py37pD2wTFPfwydBCaiDPB762ddb2K15eZgMLVd/vk7PqcvlArTg0XzkACm8sL8tr9xb+
Up/LmPM6YcasRCqQT1rWceTZ9AVpAMwT0qmNguHC7pn//CXzrPirLJjCgFsrYSv36/cNxR25i2U+
YxQ0/M10Od0Fsq1a1QUJKUP0miseDtZkOJVl+gD+7JvewIR6AUOCyZ0Ia65M3e0j6TcRjKbfnJii
Gly35ynS3JbvLrDPre+cPaKPyazgUIOkHyv1UPI9BptWTsA6uQW8Zxuiav2ce3aBzj3avdQyFRJD
wphAfOvQVMnp39eArn4iO/HYXxqPRjoiYU1WdZUVMMohyaR7hXEeJ8H2Oj/mTanHrTnCREPVZrAT
wDDjQslUtqOruJImNaC1/tVwYqgjF15SYx/zld3gL5YRr/dLmhocbdJNz5+47ZVqGSjigIGDPpma
gXDkWSRmG438LETZv9ee7dqpWTZP3fuij4V7//pUPnxOgGMlKhqOCnbpoRBttbP3qVlKCSIfgG+t
VjE3oe2QmWpXGZpIJ47uQvI/TUxScvRb3U+IsAU2cP4knHW7rONBg030eKXc+GGAaXsKiLfNj0EF
woIJ0KWdE0Obb6pVuS+hYgopHUMFol9IzI9fv1ZQ/oeLjszoINJ3kv4iCJhWORDx8RkdLtYMkVlJ
zd5ZrJLzvAVQPcfp4hee8XREuZ3SjXPhT//oToJQpgN1s4WbJLm4/JwYScCQo5WFn41k5fsbt3FF
3f+9ilnRDuZaDOmaX5vvIxWIvnigjROoOqWEPba+UGyHpem3X6uX0EQoeA9pIh3ilnEhy5fTln7T
Uw8jqQdykV3rGmc6amqXJ7tc7j9EpJz0dM2HFGqU+AD4RkI3N4FRg20bs5t+5+976PesOqLvbq9R
rrQDJLDEV9Z51tCYXIOTu+y5mvBOqdT1DGH9KmLGESDt+PztiAPMG/TlcYXs45akcbdIh6P7CHGE
IDK3icpB49KSAHwJORLzUKwAYatswzlwm71JkTKNqRD6lwjQRMvZZ+9ueS7ZAKCG0mR0y0kU8fFI
HX6+KGlEsV9cASOlbCNI66fyhgF18I3cdb2Yp9VNTiSoP3eH5UbjYw9LbQOTFQtyGSH90UtyHio4
HP+0Lzn1SGTorTbc/pv63nxQURywm50noUc1BSY0DgTm7HeU+twGKj5++OQhR15MY8xD2LxLMORR
cVEeTMDJGeS7seHH5qo8IHh8NQZTIhFna8L6v0s8KnLfX3yCpcf+CE2y3bUOqLfzo26u1is8fUms
qF9L+S1MFRqD909ie+VEhbbfQI81NyO8VcOVDtu4GD4SYthdTzuLEHBJ+PdxIcuGxY7zbcZLbK9E
cvnnh07UKWlu+ojvBxEdhBxpcyzzXM9jYUEYURTaJAMQUSoZLhHj4Gj4DnHSje+Q8DXDxpf7ARYl
D5R1VWni5Qq/lKt/wN/bkFKWfLSYyoQujbZ4Lk2zZ4jHAjdMqXFV1AZCZv+D19mybAVT9fAWZikT
isQCRfqOcpc0J4aaUx4bmxeHuGn3+fJROSF5pDxYct8Qmt/NcRRG76lbpZaZ4IhdXMRyQpgNuNu1
UMfkfn3bDNnErStvhp9tsLKLEan+nsqH72AbyJo8UkTuLJFN6MX009OhaamtGhFEgnyjejUHOQcF
LHHXOk4WzaHujqEmoWIj1YwnN+AUbiTpl8VdfNsclVBkJuPSixTP2Ovb5yQgvXJixrhCLWpKOaje
zGBcq2igcasARE6lYeRNdNNpkOXEs039i2uNWdUWGP1wjm5y16SiOf+O2CRP8ke3ADVCEUa2rzWT
TNfYvLPBZYnP+2p9fJhwrYMW1bRHVoJzm9pekdJv+yNPhJUvzDZBa1NyLJNuup48m2n41nKkzxVx
dppAtUOUv9ekA67i86qqfPfUeWnuvPaczFJM1ceji6uRBXE5PVc+Ub0lrjVTkx21M3CfG1lDzpAL
XdiZc54Yg3sh7/f5fj8+gqoG6BnX7C9GgnfbUbv12NGPqtmNE/Nqe2JKPKvVZbfhMCQ/NKTODE8M
k38Ifaye0K4tOj8hVHn4+i6M+uJLHM1EIfr0Jidw80RuqisVqvNoJHyvf5Y+kbDsPJIH8AvknfqE
AHw1AGZYX1dux8PJ22jOoioTrFcRPFMBEw4nY4RFveYu0bPt/ngeBZrhXtXbqRhr9mmlWbEnv4hJ
Kp6Biu+OHrDk0fWnCIWy+PKYEWBlyAXH6bezrKf1/4kyKvLsJTALa6QjFLNhtG6XJI98Q7E8g3PX
3O6xEFsZJ5GQIbClIagWRODyC26wRcgM2giyUYOQXz1xFJfdZxkwN4hd2pB+fvvFNt3VZSpj+T2C
ct+CVJF0y1u6w4+bS8+Y2NHAhVlzOo9Du4B05cgF+6qvBEwVi6s2a3tVgGUQ6AHFz4CZZA8xbPbf
33ocPXNGhJ14GBWZfSonfHrvi0KomQMsBieZwCeoSngN8y086+QYTDXo9IB2JRQfoUix7GSq+Z1j
z4+yhK9dClpg/n/mH7bQP5X57HQe6pgWyqAcUsClrqKFUsRYbVkDNJ57DUgKBi9Mlh1h3bEAPPYR
DkzB8rzy64CwgNl7feRpfGCTGNDtlxtIBs9mDV/JgyC5U0WXHWVhLD8jwQiz3uVIlvs69V2NoiXm
T1Aw2jWu/cCavjbybueNdPNwzgcPKqyi3GbP8ggwcYy2CgkemsMkzihrFm0MUz1YsVPlq5BvUm7R
ThWuCZgNxqGl/WCjhj2XW0r12sFDaTT2FScQI42mR/wz/43mhJGcy2xB9qmSnHBBCHj/Jq1Aiw8o
TVtfgLI55oWat3j6bmc25teQSIu4CJhpq6PSPkBiB6OFMy7Bvei6R8NlwtSBZyrbUnx880PU9/PE
xkBqKqtsevFy6E6eVXhkCJUhfOqE4sOIvQ7G8DgHemK7bkLfEJUYvrHH9YvU7AUWrio2N9n7XoxB
xmx7ZAZUAcGWPJyvJL/j9aIbt+vap/3kqNTEHWll8h8a6i1UVMO3mRUks5oH4K7FY5jV/DSWY5SR
niwWRsu1wEUJyhsw9FQFYy6Z8uwsAiebiM2J2LT5FdLyW7UnpDO7G2JQgVioJuX0DOZLcWEegRPZ
W/9vyCTgf6/lMy2ukMThjwer04HJ6/4o/K7ZNXX8P9AQMfv3AQQD4YzRgFZgepA8KUj2JNutuFoC
MgL/jX54v69w4KAxLJ56qGfbml6/d18rPBXgbZx+VxYKaEbvfUpqNm3UaSDRyNxPq7gg93m2w3cV
Nc9UybkNITCNtR0DW09PSCYQSZJtkyBLJAkOjSZ+3PaR7KPllUNmhi6+Yh1Sc1ysjusPeJBNaKZB
PqvESOmTCZvFOsB24E83fFaH02lIoEWXvTHZcy/jzoAgf9MYvmOm2VW1iRQzMwVHnfsejP6cahsg
bjHFKrKHOX+U3X7JV1cCC7O8b9B/mJHcLZofoybSW3BtJll1WZGHUVXhWwzciH20+95CFI3M6Pkp
Pyr3eVmHITqw03dNow2WLomxpujSh4d3koAawalSmdnMli3kDQiUIu7VSBop/zd+sggmQ7yJq6oV
2D5lmP47Eimn36WMntHa2SrTDhPEFRMbnUgLICcgI5By8fnqVE/xODrnfeRPA771yDvclk9NqYBi
GEMnDdome1AeKcSVPpVjSY+kH9iVB+4t8/15zmF4BVBd7EoPc0JjjWw8vESjWPxrNA0m9XWohHQS
kjl97fUPmSEzfkUjADTNAdgz9uUG5EKGJBZJCBu5oU85jIBDVpJXmvMi47l/OUqXg87etyTJKXkw
52EHpLAYeEKog/TGPb2PvroLHGWw0HeBynRj+vwZ3g3OjgMY6wmZUWdJ2j5TvkoJMc5JD2VI0Rii
zuIxf68IRNl6fOsKH1pwi1LB/v6Bmw/D+8hvAsgpO8xlK8t/HSOv7dfn6EcrZdSdqJJQnDY41W56
OnmUMlDhalVCBH2TVINwlOpghIYR1y3wTKxvCbj2hTuN2qQelhioRWkwzLxq21pxc3nnRzoJouZ7
okyRCKJnGDfeN3CcjMJ1PByTl4iThjw485dexlm3foza3KjqodHQzuUGBL3OZlE6aYjslpc2HYxE
TYL3onuDo83po3/4FPdBvfLUHE5RTqU0lg12i0DS/pk7tTm7Qq5oWkfRmCc/pGtzjy2rrt7t7rEk
2+jPmbLM5lgmudMUedaxynutbxwcmW5ZyI9bI2znz2Z3wqYSpMj2WgqNasFKmagxrElXj0ckGtuk
+Qcba9iGD6B9l8DsSyp4zNv2jiaiX2r1YBJjRH6CttVpzxQab+E8JBmRrDa5bZX7Pyu8+7WG5Akh
vyvuHx7cZmuPJGfPWmYtoyPjd5J9A/QasCK1O1h1Fkv721+FWGl1U796+yJnFsZz72C9yLtFKv1k
LRUtR1Vwanbp+b4D2d+fpglg54LFabP0XkPESW7RGYr6v40RLsHpY+kZ3i0dNIYZGPcG1s1y4KaL
pgxNWPfs69S+3D0kVCQL7KYJBssWug0itV6o9h+dW/AiMDI2zsCwb/WmxElR/vNifg6Xo5gG91CB
C73MlOAsYnmXrGvU7scPcJq5sAI/Po5AWn+SDtbAMsHlJlwnuAcink9ErZpQnLazJrjllb3M4Z5Z
fIhZR7AqdWcBD+XMRqZBxV4/sZ08B4EPlzzMCmf5rvfOmbCREDqRHZEtw7rOcPhjq2UYQ6Z9Eeoq
wTvgoNMkXWAOe59E6yXml8DJyj9V3F4mZhPO/EtJawrYTVfP5cLfTgOqmTTRQTJZTGmUjGeW4DDH
wBSLQvI/+vFSHW0WLRpVBEvH9NIu3JpDAD6vKRl6B0OJOHtyB1ARwFZI81V+ACa6T/B+fZxMfJll
M8l/11QPDj97jGE5bvOzad0LVNseu0sTg7RTUrcyXTYCHEkTlF4labwBg80q17PTwPm1LR+BGkLS
+oJ6yorEyAkstFxLHQUqgBfF2lpPjgNMvZjlmu5DFmQagP56gQYazm8ajWu/W/LG0Y19AD7pbfgl
bEVRukRUOMcn2OtulWXXEwEf5vKXvX7fo6y15LdxnjbiyL19801HHtoR3XJd246DrUYAlBqRtSoH
MiUwLg7c8SSSm3lAu2XagyO9N98KhiNP2vgU096g19i5ZtsNilwpyHi4Fj4J8njn6ReDxjPQ1sz0
cu8mh2tHYGIFKIm/Y8YJAjWWmbSkeg81aa2Rlt/d39TQB/H17y4+e3ADWoeQCscJgmP93nuqgPnR
7eDdOWQY+ygInvfYaX6IqYxqGZ07bOEaMFIXMBf1N9pGPhVBq69+HgeX4RJm3e/am33RULgiaX+z
RepXw16A5ut/8fkpSGcRLcuoUtKSO8Fe2UOJJ5WJTu5ToQolNLFUHDK1kuookKBQ9pEpnn2VIYJi
18+mHrdqs69ydtijQ1f1CSE4IPJV69SMcI8sCJXqXhM2bCQi4A0zrF1kKtdacbAGuXZn4tbOh8oP
K+6LaIXi1l9sADvJMe+U5vChgAXR6bsV9Uj/LHzEMd+9iSxX13Ek9Bed33AjbHA56MQ67j+jdwNp
Qzu468rONZwcP0odMhSQVbTQEGgkFjKlhz6N0MSGtHxwUzKPwikWX6myCdhFOItIAaYma7BVTbP2
dhe+bt12YpvOh6zYz1yvK1lL570lW/wnE3BERkxpbr4VAHEIsA/783sCRUw7J9RT32Sp7oFNhO64
whxvmFsYTFJOlsrze69ScKgPDkv8NXmqQIAA0EZNYqGoX8l6KasEXjRVsy2S5oIdDiia1KGv7hjw
HtCbE3HiWFLx3UECLdHKe7BWkBAvScwpDPA3eTIT0/Wvc876C0PtSkD21Im/cg7i9Gwa+Hx+I3Y9
HagG0kU9Jzgm/58IdGTmhgRpwVUGF188K7rSrc71Z7cmEehkG20reqIeLIPqzg9dlt3CiIhMj9YM
hlPofk/d3PjwOtvYDTexCtOOjjqDK/1AiT1liNqUjIakiycneROdQKj3mnqkbodrF8AWRI75jTG+
zlv8orMt05YlJOgQxHaWguzog1Yso3axbLRkysnQA81MhSVLXWMKiI0Fb202JnhWvKip4PXzofn8
d91ZReZlBlrPfmCSzGYbNraXOT0KJNGRQaaDac9V7YXjOz3clChSYjW5Wkt+25594/wZNM6uuock
1auoJ0hOAiU2sd5kSN4eOLdjWDaBb5yUWbCuK5yBBpvq1W53iGObvMqdDWOxX9SP4OpxUuo8dvbq
TF9bf43I2w7h6DBAKySOkP7ZeEwGCEHO5hNUJMjxbVItcOQXu+RguJOWDEpT+djwAOrzORS/N8UJ
35+dd9oH6BGHtTXb7TeiCVJDGRE5nPKtUS4F8W433fPHtu25bu3fu72onSbHrdGPdf8MG790u5jN
XrQYWUr2kpR7hrj5MWI8I7eMo1yANMeH14j1k6bBMC9/CQcd8M6pK/40McS7aAUTKGHLeyBal2JT
pWCGgdQlLFA/8zww6gQXA57pdRHz+2B7GGaNwKxtQMtZ5P4MIezCxjAaHdOTvO7WN7sj86e9vNIc
hxJDVn/UwneOVSLDJiS3Ft6Z3ugj3JnpiTgKGEQ07hSHO3CPV5DrY4ojHSMpWjyodPaxWaWSCjhO
ZJJudibVNEXC9voYGgMmKE36pAKJbe0F82UUNs6v3FMUz9AiU3gYeGAIxCMHqFrQBNoaPG7169vE
xe0U8z9tMs9TMg/BPnc6zZHqo2aUyAQF41NK7Qd+A1qmRPnUovR4NPjSCPai1JfzJ+AuKVAr4cLl
+TUBe6NLzwCy5sEbc0ZGXJJvxxe0CVmNGw2g7Nn5jL+EcPlwDsMEdMa5errW+C9tIv2+f0eoU8Wb
DcQnOIBHgFwHF0wm/3G/tZvm4J0oXIEijQcLpTXpTBgGGjnzYY4OKT2KEQ7ekmAkKAyA+G3/h0lg
fUXVGzHpWhR1adtB1hpPSRzJDtXINKn21BszrreTORFTIICwklrV5d/53ngrzZesLaDHwhSnjvP6
5Hgz3Eim34OOo6SxKhdbyDxt2hj/8O5qJQfPS1QMSHBpvHm1KOXsx48KecWFGhyDt8Zub51X4tyP
oZ7AU3phsE35aPdJ7ufbxwtFQQ5FG6O05TCKn1kJVXSWYQMBW9A/6DU1T6W60DCozrPmqYMzHXwA
dtEKSpFqH6fM1KvUNs+VZ1yrYYhkeyZdSqB2MxIMlpE2n+L2Pifwxru1EUfJf60rGgcwG+6w3z/7
svox6FvR9YYTPV2RqUwbWK7dZkzIr2oEBiMPI+QWutTIsWkiEkmTMOuk/42KvZOq2ijy3/38x/Pg
joDDojIi6DGcsT1HB6loXZysvfWG930wwRL4vVS4tvjHFAtyzFpPt7jX4xuDOQzgz55806lULdYn
ZTUwDlTdU+b5LQOA1vV7bdf5AhNrfYkPn+VNtpLwkk7An1bdZ/Ll/nXIZ6UQDo4RB8xGby8w5R64
oAInBi7ACY7Y3H0kCd8kGuWfB+k5PB+UA94Ge/xwnKPlWJEVIytngA3973tomLnQFJr+4QcmONMJ
NCjeIucOPwPGgkyJsdp5tfNArU/oTQqhrtdgSZ2/TGa2j1frzd93La7GFHk7bS/TzPSe4eq7bvTp
EpN/Q+gCk+Owh3KiNR4fm9aZa3WL3iUq9M2TAMEwKQ1oSDkGFCJxy9aNxnRFrUz8RIbqYXuHMTXq
p9qz7JI/TZO3zqeCitmD9ea1qc6LdF1XezXvH1gZiFcljMpvWh9K1x1c9GX4dck7BbmPOkCNwev3
FaE27GYsLAjjluFibrcE0JDLBOC2fM0PpkqYo6sM8o4cPPiz1XIQzVk6TJtp1EiGCT6Q7etLp1Zt
/0bv0ynuhSeLEkQTAOpmQ9t93Yfx/sKHO/qdQqS8aGFOV9aIUSOYuLp7zqjRQ+iFOAD3HUJ++fb0
mVXB4UNbXpA4dfYL1Eq1zr3ssPHqZguWcYR0A1DnIsG5yzKq1WkGWfJqfK6NlksIhuraFpBipROH
KhW0m++38Ze5X5Sdv+MB6AVM97E+cocLK/VWKT8gJW/r1sj8YXc30cwTjh3z1xqJ5oQV/QZjwtvS
pzqkGlTquOaUtTOn4v8hgPRS9tWlAiAZW0G+99tXpn24flujBoBM656GE0Pqysxnpb6Kt7t2F8IB
+2LF4ncHr5FxB1cywhCT4rlJtoLfTxB5vUv7VR73qnbf5oXVJudeZzNQ6IczdjcjPRziOHq8iJFb
XU/n/+2ShpPawYq2EYLyTt/neqi8vXOHTM/XM+h8JzHP6sEu6FtFxO3Emj0TymvW/TRnQopGQP/X
o/2YXqqvVQyuyMVLG8h0gmTGhj92XwOS63cGl1YD0p4nEjvO91w6uUYAsXcHv4p480WSgsMPXWIR
+TdTXerubDXFUMWDp8MkP9b1+kx+85UF+SY5cXbTZqQjJocgrmgG+L1ky4XTWx1Z0EGECR3w2V/v
sOG/l7a+cWdwFTUwZ4SLEI9qAnbr/e8ZIlVgU8KiJpR7MMMh5yqQTkS4z2M3oh+YEQAVzN8Xi5pX
4EKnoD6hu5rdzTw/Y2V0K13X1cUuKfraVp/vsHby5w+qACAcOMvohznYEaFQVLfCehrvvp/OzlsE
HeAjWc8y4WhfwtrCjiu1f1lujxgc1entLFwY/6ER+t0w6yYXrVQ7u8hRebWygmpYmBvAnjWP4Vgk
Qf4r6a4p/s3I+RpbAlNjEZpYqxsM8rfZfINyef81vORnxUp4SUWKooK7y4+5S4TmSFdPRJZhXDfi
fsWSEQLOFdfz3tOwyaZsAIgW4ASGv1B4kPHmd5NUsa/cbywyY4jFXOXH1oMR3zxxZjDY3bFbJ5Ob
haVwzth5CZkE8r/CAURPgGJCn+/A6my8A6JVli9K/kkLW7EHTIinGnsokUbW6Fj7s7F7UEyZBVSI
3bbpktmmaECTcfXCDf1vry67bgtIyXAymGFaDMQBDCJj5LoclE06McPJThH5BwsG2KUXsW4uScAc
nnKgKgMAlRqd6NDXr311TbPHK/150X/BxegS+4Rj4CG4mVYneA5Lb8kWwUXWZiheq7PRPT+3lOp1
t7esz8N/SUy9h/Mi1hXBMPwcQYTRFrhvI1w7gwwg8BjeJe2cMP4FibDPzeoFWq9H1cP1bIw8jfSL
uHJ+3yRRPqBOldir/SggT1RI4tLUIJo6WUmNkMleojNoPJdkG9onuRWUHtavy7qyJKEdJQuKF/3d
PZD0rLwdjd4V3Gw2xwaIomJEy3rXxNPvoX874KY7pQqtt29wxmIUQE+bQMkhqPdZ0tMq8Y2wte2i
sSuggfWTkwXf0aq/57VhxxHyDhWTaxNCTE9r9sjR+FuUhDI07+8tmVLLkaVaNDlvCihJPXHL/2Vm
IErruaCnqUrENBsqqhj6Nnf4NPYoDuqfO58yZcdrHyEQiS0FNTgrnGUq9qqV2Co7LeYrr52occi5
LDCiv4wf2tveGHjbL32GuDbA4U5J6InOuyHvv1fdc3tcqvH7ExHlau/sAJbwZqsS1QHgWD/NkKmv
J2PD+cl7QTXyqb9N+uw3KKf6VrTGaNgU6QMurI/xysV+YP5yI+3Szis6IZ4bxllOMAuFTGjSP1s/
E/17YkP7KM4LOnwBwr2uME1Yt5oMU8xXAURGnWlmlSourF5z5MxIOf1vMakUe4GkYey7A9OVfALa
C3pBznrPW9Z1SDct0XBNN4nrYrjR9BLdja/nomh+FRId7ruGYD67wODPAV+rSjcuobPW0kCN2Oi2
QzyVOCZxJhAMi0e9fdj+vTvdj+A2hx3Gml1bYW/YOvNZSiFFoafldxLI34oDXEIvBYf7ymqzQO/4
3SzgtPZhg7tl/HN4/pmo6sXvQuLRkyLesnzKFbwhRKsmImAtvMZoGZGBuPtrI/r1u/300OBixDKM
L3Vl/TKaxmPrQg2iea6QZ0AZAEIAn9Bz0vWvCeMcXkPwZvV/6MDe/ZG+cJ5DD65aM7CPPjvpiUjl
btLNo4s46uncWHBDtBpv0wi5yYjRSWs1T7DbLOiFyj9ldXxW4Czu30PCepKKBRv9rvdrMYzOx4qy
5wQIpXa1Koe5tyA1LgyiikN+4Bh0JYQV1mbdLkncl0B5r/FXXBs0u4h8ZoBZQFggA0GaJPdpzhq/
Egi2h2K4Zsagpv7GIAtYWPfBKDVaTpq57uzRA0UvF0LiSfX2s9QOwyMNG0wWPfgohrupIfWGvRlb
3RzU2NsTMpHW8YDLm7f4Xru22FMklaOl2k0QdNjC9tef0KPZG2LjuoWz5OZj5IIIHFKUVKi7eZoY
HXDIG6U3d3A5dTAGRvKge89QjWFfsLMC3JVl6jR9WVMLJquDm9At97nyWGI9+ZFLGSZbNfJTdom1
+VAhqK9bLvhZkFzwd/sqzheVB5N5nSKjE84qnibzrfDULkyad/uBmMhbA61uosk1m+HzGC/2C+YR
SfJQ1LeBVSVmA+WLkbUZRt5F9zkXz+N36fd01l8BJKxrscA5shnDO3ATUSNwbymHbBIyki+OCgyK
YwJEy0jkGRPyJVeoRPDf8xGUlHjiK4XnRVxAxUPJNdbwB0PxkEiL6eo53wUPz8ylCn0KMXfJV1x7
CT/XpZIwSDEYu1MagIUGRN1vDWsrwDOVsW9DvAzIK6n0UKnlFME/XSmY3eLp8faHtKyh03+27qtt
l0jcuyn+io3FYo8TTVUdPRG3eWsn91vO6AzXeZGpse+IElPy4+bYdwdvfs3CWC9JAO98hUeCb59Y
SZfl5NsBZA2pTtkVnwRpdpg1aSTd/Q42ys4fX51aCQLfDLblt7taWWPS87WvgQbgAbQ0OUOtp5mP
OIo4pc7f6m/ZS/F5O4obZJfGl7ARSXfgZmHKHHzrP89GO6hrXQw2unLVlG7Qm4mFNM6h4GiUq7KV
F1ATWhHkaz4BLPxV9/Vq+X36Sc2uk5KRBZ5iuMxC515Yc3wZF144qLxcxwxNwWJbMSicLp8tySop
scRF13UKEZYb9u2lwTe2nIsLqRJkU+r68ITjKPFySeQj5KYYXic4PI5/PpJCqbAL4OD0ticRTw6v
tvKISnKcvoYSgykJWNmFN2JsX1554mV3H5cv0NpfU4AVUvKVayGeUdYebhgVJNO1UJZ8+W7ZjFMh
zxdq8Nr0iw2O171aL0RTzXuv/rJV0wvCk4otmgZzd9zerjQsk0oSW4KBMhyjRW8nvaqpC1Ya9jSG
3ICimqdD95Feo2wL/1gSma/JP/TJbPFvdyWmE8Ct8QnhMrKxNjBCzvjXekqN4UymA7u7Pjj+5lI0
YZLttEYfSqvBJLfvV3TdD/tDWgQasoeoBf3coUsbWTF3aVBuNUNscH0MswxoLQWuv0LlFpuHq4eR
a1TZtVYB3VA8xuMUcviIIx9ybrNipOe9IJChMuArr9ttsgd+YLJ9WU2C3AlU20Zxm2pJlDdDSU+w
1JQ3DyVOuk7oMSbf6iZIdzoWMjpAOtlekbLhuHHE4VItDtNHmyeX2+X5+28bdEbQ/YWM2eHPnkO7
LvEfrdFVQtQ4L+yGIk4nu46A58OYVORiXOEeTV+c+GEuePP3+tBThgAkxev6nojTvSN/zEU9KFnm
JczV9LGPdAiIndPLSBYLAvVgS9B/t2g+jxPpNQCn0sjmuwxS5xuhvsnKzRjudSHIVDQv0XF6DUHf
ynCbLBgKChZUw3GFHu9KTI47i2VNFAUJLQIj0n6LyyFXBTzgzxk5bwNJnLn71zHZt3ZymaGL1+al
EzqI5z8Z+kfsOHFVIvGgIj4aURpiA6xqMruco3adeFDhT2CLvTHxau/KKnkNMcK6nlzn3LQwCijg
KBIm6nwkOnT49kf680aP8kJARkVaILHbijtGU+wcbRUcdEfRnswHdTOvgssmcAbx1QUGX1ebcpaf
2svR29n26alc+HBgGg6S1lrsKssGUghqeiX9sbl3S+oPYVgPmPa0lDTI5WQ+uhmrjo6LI7b0XEbl
W7Nvp3XgWQKr5mnEXtelB4QuZ+VBbelhspEifGTFme1adKWdzfW7yT3dM02Kkw8zihLRDUlDxxiL
b5gRubQpXvkZNd4s8lF+mpsWpweS99ewdI0Q6eebCMY6cRfZGK13oMNp6TwZ0ab/s6CGsiaGqH7+
7jogmmc1kA4th6Ma27EMS49ZwwNkV/njBrrMBhYwiQnrkoeu3m2i3LK/y+tOoN6k+pD5zoovGojT
EHMYLB6dSLIdIgEwC2pUWTPkvMpi8sxZ20ciRTL8p7KYGJZv01knVZlYJq2aeajFCaSrocy3N5LB
D+f9aUsNWNQ99FCxm5/u7ki2qw9S7Zmza65IbF5PF1Qzko5WxgvnwyRip+1QcPnZ4KrMcAhz2PlG
rWlpaGCdGtsOrcHM1MZxeyC3KKcOcqESpTmtLuRsX84N6wFauVJkeKLUFIOG3E6lnqiDnOS0R8Zv
TolFEdZcttOT0y8zLsZosxGyAmkl0rV9oRrIKp9PyzV+lbs4KKdts3ZbaALmBIkAphTkcZ2tA5eW
MYFCGFVeaTymdDS/aUIoLkv9A2+iv6F38FGvp20GXi9+o9Vss9TuKXwYvYwuxz2JGe0K7ATRUhl4
qYLio5vuVq8e8XsXT7QOefhmUjv4WSTo/d+VFPJQMyfvM9qD+Eyl3AD44Ejp2JPEio2aezRr6eeT
F7EOGqAq5xgUGvQoNxcrLvvHuo8xjT2W4H5+mSXlbEQ/5vYogeeU5HWoXUBnCeiKHr+4UvLDZ+5/
XeAO039PUKd6VTIF/Ysn8ffzjnSV2LTm2ib2HnZAHpFiB0xHtHMbNhAeDNzP9eeF8YA8jT0iE8Wd
y0kihc0BKCCjyNUBdIt3W6r7VCkGBhKq46IsnxGjhBZp2UAC3146ULtBKNdWnSX3eRi0ONoYMJ1G
Uf19GEg2L3FE0v5qvlx7wK586zwGIoZEcMH0si3+sNApsfsqox6arSCHEY7sbMo9SddlGQ8uWuqx
uALxfjqrauFNFVb2O1yVY29xLzL25Z3B17FQ7D7LGPqcxZ14VvUXb3b/KQalgyml23ZTKLxuebQn
8Kc0l6YDmqHLYmtLYODfQNrkfyu5UW55C9JsAVRvQQkKghIcFwPwWZXi8/RzZEaAGqjdwkuDMhnE
4caGNnO6vMNIuTXatUw8vNpHKkk1wg4O9GqD/cBarmowEGEXN24HBMstkQEtC9mBAAqrMyHpE21Z
7HVRUsoewuAjMHmX2ImvjAwZiQ5c6quL8ogjkNURmcUNpQl6Tm2lgh5xYQ+L8phRf8wHRzpwHX1s
SBIlo8Owuho0nszYrb5w6Jxm25bJ46DdfNZOQXthhrbA8Ubw68FBqSYhPRF+iJQMRdU7U4PGk6/i
ht22VKpa32z+QM9xTrevCmtmU3z2YYxxcgTqXx+1KuqBqhf/+p5QoTBUwSSlFjlOKctFTmppc4Fk
U8bQN6yweb0ZuwnJyxkoGScj2IWENMcJrVr/AT0Ub3jegX9Q+akJ7r69KdlnsZ83adNMaO/JOUUS
LCBVhhMgd3QwdBnnxWo6lwfAmsxyJL/uTYp1Rupw0i9XEWJHuaEv5Dm+Xe/YKIFAhvn50qMc9+h6
3+6fbfqtlYirz1xEJKJkuF0xyF2JwaJuxJo6+cqLihO8x0yGqqs8mH/YUiRURfneJjtYvTCBDapP
h65ldF9qEElgKDC8/rinNxnSFohjDSKwgKMmxYtXeL47a9vNEEWlTrMf4YWZuQnHuRGVZlJXlXII
cSDJWLYWQCCPuCN6vFNsh1q7xsjcr8rfyPUZB6ugZAwn/N/0reorqcp8PpIroMNwDIIaC4Zx4/ht
3Uyzdh7DJ+wTmnFGGAUDsxpaxLLcEszJ1kOJ91eBi7aAnl9kLH6doPvEIZP7yjrdiu71xoewaA41
433aO8wbGSuktTYqVpPSlTqAUcvSw1PI1IQ2QjpDVcJZ508nBKwiKJSDHV++e+3GV88Rtf6Xyojo
z0i7/QCix05CVNwhzu5BH4hpBQWbqacLDmffAFRfICeYQc0HplBhA/xDbZO+R7eCSLZEsVcuyl7z
Hq4elNalgtp4wwA53QNrowW82Mfigdc6Fjpz+8P79zeMZXWcBs78o/JeK5/Ro2Xw5x5A8aKxoBIE
+ZfxDiPXprhaAW+xKjJoplA8d6XrH7NvMT/1bFwJE4RDFqOdRC3y/SAnZJFc/G8EaVdAfRQtl9zq
VkumT0xwiecxPpGvoMiNznRWYWucoCXz/wHVlNPWEmRS5GmYEl7QI8EC79bGjcB+D7NjJkkdAt7c
wd360DGHgVlM8yWmx6lDxasYuqAnnGWH6+zBm/0xY5NK0MozgwXCVFwzMdYWmaUdquRdK+0eTyTA
i47LCY8aBtn0gcrkQKQMY7jer7RmX/eDsMcXaDSNzBj9d2VCZh1W9x7at+zy0YTj65/kh3Meh/sC
YWW6EIAnCQlNbCDOLpbqYMe+jB44JgGyoUJ481nYV0ZJrov52jT4OFpPq2HiA0WOM2EzPfLJinLq
n7MR+bHt6Wk78RrOqs6iMndhR2q2X1yPIj4v0gEGeXOc/jerCx7aE1qt5a/AePuC5gRNvhLzghtu
FpmVA9jX0AIiQpxJwyq1XBpQeL4g/QfVcFiVjidZ+Een9zEA840T791E8TV3Xvu4gHjtN3y4XU03
m+JPHUoZk0HIGklRUatU9D1GBvvj+ifgs5UilkSbv4Hmjj9vPmOMjfEndb8I7ZktjYElKegf6ZVs
CoentTheFCuh2kV6PI96qLNBprPW/xGjyl58PGLlDuH6zYGqy0xarQXCdW4EyTjgzx67qeqlpruo
UM3P9B+HG/bW9oMBxZN3mIBohmLi7+b4vbtAV1Tb+jSg+OpluU1O5eBLEY6PiLHdKBXfpToD92oi
EPfuxocEDz8IFTgfvkHm2PIUu8etRhJBWDGPg9JKv/oyh+m1hVAivpcZHGzfdu5bkbsdc0m9VlR9
6BlobrEALyfQYb3Pf9ZWd81p8JaRMmUJ6A1kdVspTzWxOPlyLwTllXKRhVAiutqI4M7d9xlTamTu
u3VgB+MO2KPtkf6/JDPv0VHZtJe4O8w4a0rvgXBHp/GIKffsNj3XjoAxft0E0cHgTGg9mEjamKJm
zYvHn0kHdy91BMW0jILI1DStLAfqkFDCzOFEOk7kymacWNrlLCr5p0Fi8Xt0OnbO9IBa+7xtoZTm
fZVmKGs0ZCj5SSJV3rQSksnEDsp4By4M9399rMvXE8Jrtsg7CaUfl+j0kbaeg85XnscHl83R/I9J
K/Y88xMfXnHGhb+3QwkitcZghCPmqWEajV2g7HqnRrShSqg4z1cWUR982ubt+3Mr7NZ7faX9o5AH
9r7Uo5lpspj+Sj8u4qLOtCDApwCpRyySRt+L/7gb9Uuv5N2u8vg8ZcxsAe4FFDsTSyvuqlvSJpDJ
7oV6TPujtiey+b8OeLWUj2MTeRWvdJkJD7X5TUpPdo9LPMyD3H8TPr98gV8TeulwhYmWSXdzHqjI
j7SFGGqsQS0/93UHPXWxeLS5MLep+mIYjyNTfy1NL5GATZFvhbVfmDAEbaL8hoEf/OH47zrLKAZj
B+VPI2WhF45EkdG/97R/AqguvxLsuuN2CQVYoCAFxVDsznDAW5HHa7H2oPTdKVQHXkPLl5M5XwTb
md5ETg8rPOah6CloUWq+CcmGS1dt59JRk1b8m8zorVh8+KXNh+fLxlBccXCC68prSUtmPzGCv1ls
qBLoXQbXv62XcpJdLBcW6CKjS+13aRLtmc20gFSKImtyHTtKDL++6Ry38J73D0atieendPjdm8ZL
BWX0eTCX9Iv0H1DIao4eXULcD82Gl41Roo7hPbFfmN/GGxa4X4ydXOpSbFlC4iDaSEc2El0jdcDU
33snYFoZ+pW3pj0OFM9UXpRriO/FdWZOhijvEKGRJwjs+Ru5uKiEuFigLr4RoW9iH6vIcU5ZUL3/
TCDB6068CvVwVFc2R1r3F3ApP+9gD64REOOZNs2Miq3rRr3QEBjJO3LWd3IB9dGxRJ1BKBYwVe7s
KKfmzlhMeaHctXWlSPL9vAF4uPKeOnIGhH8H7WkathCc0/A4+e0B8xYmRPSbCDWPWdPwBBVMXBf7
TNp8m5mUbbbxjyjOMbk17cV+aeyXWwiZU2sPFAjmVCiMS0ZQ6Q0CEcl0LeJytSlUtIZHWrNZPC4I
fVwib++xBF18Z/+YY2AebvejIWk46d2yxdW9bBaqrW36GP8v+oeAfrCEL1fuSYVQxbWWNH5aT1B8
zOJVIx9iahw16GvOV93tQUDf4S9cqwWu8PjyuP/SgrH0hSsFv9uP2SrWKQFO6Z8YpLJqKZywkxm9
1vWrRhtP9io5zg2sgE3E5Frfg+PngnwDc4dzk4qYrXm+KAVuZsJewBNUOoERoEIWEcCDtEAsiIUO
NeHhx9JRzmIZfREGg0vysTTqiMAnoCNVn22r9qBulPA908YXJSvOgdJvwI1qtFxnGjSYwiOSYorG
M+/CPlgA4c2JrkJfyzXxsFzEHNMhyGy97qog7j2ZAqJ8ZQ9WkYPNV+Cu0Xsf16VqALw5f05yI6N7
hFZLJOqQO8NYLUbUZ6f7Y7m0P3KWtFwoM1T6TixdnzYuupWf5TBhxZzBkQgXrquWtKhHyqo6MkO5
1VpAK2Bdd65Fw3RT8vk06gAa/Sn5f7oJ7Xa70vtwLJLJWtA9suat4qHMFdl3u5zw2IAxGKKWp3IR
HRb2UseUXXMu0rwPGrUyM2dbw/rBA8fhf9+ELw9xec7Ce8ouJSXB6W+XCrJ7YFwdLXZ5RpSET3I9
DkL5hJx47kDy5b5XtyYjZFhYz8ucrL07KrRiIDjeebhylPzjcSTRo6FGg+rlGuOg8M5ZlOVQn24W
nWKNeGwCTLVZ5fdfRu4/pN9BJ8Nw6b0VYQfIzhQomf4ByDdoGuF58b3Mg8WQuzePiYOjn2dXunE4
mz7M/OyF0dayi6VdvGMrEoxx5s4qSdm+pRkvI/1KcOXbL6lDyNR7SCkMa2JGoO0yEZNCpWrw9o4u
FC67gzhCKlpttwRxAcSKfxbBo9U8EmXJRo/T+1gUUVJ2CiBjUJQ/JBfR+blSavfhtDLeMa5Sr6Jf
LmQ8EaijnBgf5vaT5WkEMPjWevW+qODA4T2/LPzc1H3cZFxTF0E4gVe2R2XDLZhxvs848uMuS/3G
GDD0j3MwYOZDl8JGCAXzRWc19eowZKGTuoh7lHqBSMpMPHtRsp/+nc7xlVtb/rDDOr4t3bBXx+Jo
7THLWN5nhB2/JnM7QqbsyR6QpctGzfKbOYPZd744XszwT4P3fcHgoLyQKxe6fcw2ZsEGliu1LdrD
ia3M+35sRG+s/F7aDS+n4UPgBPbqNThuJvN+9eK1b1X2KYGKWgGc+YQAhMAKJtEWRmGmm1qZuQ4t
VEn6VXDGm2tGDdJi8L7/mpz5h/IU6RcD4qVxw72UPi6fstDZqafGDwNZH+oD9vatxnS02XVtYMx2
dAaa3T8+tCOVmsoFYz0xt7J3Ck8AhPgbyBx7cEw+XaSX/PGQXxh9wko5c9kUkylStwFtcs+BBqTC
LJBN9l3x14+NHQ762R3IgaffPGt13yrMe6pWZSuoTeJlLiuhOiZxwcakc40qM9VoZi6eYWAtfNaY
d1yoKF5J8j/3otCrxmcGUSgXr6AobCLW//TuVksjKHq8bVDB//YNxrwPHBQOK6VMqa4rqXYWEyQq
31UVkU4CaaBsjM5uXonZTxTP7sDhF6Dkv2OT17Kk+VtBjlFmVs9Af0DSjOylAMe7U8anKOhssxlt
jlNZ7cGsudfMMCbcvZzTGV1H7v0dKUZHQz4LSjb2EyoPXLB+o6nHDEI46SqvH54KL3j8Ew+aVr3K
3ZPf4MN+oIaq9YpT/2Xfb6hWAi12xHqFGSbgH8/4UUupxWjlj5kNrN9ou1gs1+Dbx644FOhnUBvo
KXkBibSyQU8JFHmMfwQkDTflCA8qWiTLYBaXPeZHi4C0SCPBL7/tW5IpuW9cHAntZFZcRHdVLtR0
2jrmVfMQx5KQvrZ1/dfXieQvR7Bt0aszqYloAzD057eYxc2QtUUT/kWg1l+R2dq4lI5zyAFfbRb3
V6JS8mMcYivtNzkG4I3n17ew4CYPJMnSE6t6pOQ8TTSvP304mukAWB63Z0CBxkZayFqx+iiGCDqb
Wusy6mKF705z9b4o1Eo5wlZYPDu1Fb91w+SB7svMBaNW9BAa+dyt9jINJ5rRO9tXFipAsTBvbqyW
OQbRSyiMBUjEl4i7OalaWFU1fwPoQccHa/8D4wnpuuRBOwoRQN7zHwJon2hLLFe4IZuVJOczM5BU
6gc3iepNrUnhd4Fy1Y32XHAF+R3LWpzaUkkQGsoIYOmdLgZexCnJIbtOlfc8BCzBdX5Qj1zhY0c+
IeP0l7n1QppbGJT1GU5KkBijMlqw8Q5x0tJASghSj1t2gBr1VnkIxjzW88Xr5myM6RBw4iQzw703
K3w9rCgApmsh0IVxyskyRVsROnsVP9GOurleMspv0MiFB72zqjcpYH89IxsprrZY/5YrHnDXRMpH
rXIbwZR2yq73oDHmdmODtblQ05fwdxo5AS214m9k74dfpGZ4uzILHNiMulqBEIZByIVF0twsb06z
EBJM5IjBccw+0C/82v7G7+jAPaYLDlfNdpMwwkZX/5rWSnSPs0YCuAWCqMO0MgDjWOUutoXE4P1x
NxUDzGNo61pPO6/P6Ns0ufDeLvTZoByPYu4IrWW7YGDlt1uY5qIiOsSrMEVZwCs/Z/dofhSOZAcz
NHCarY5CbeitsH3PxytQAZiQAeJQK/cVglBIWbqJEEMpgaRgq39imktY4YpeKRAXNu3cE2idui6l
iJKJAMgDGLUvzpsvKSm+uCS4k2voOCGUueagw0lXX2t08VYBJ392mFY5RLdA0uzp585dnmq34Us5
aUB4yHHVlAdcG4mWemUZHWymsymfcvUjvsB6q0YhVD3HHtUNv77B8T6lSqC/dpK2Uub+drXrLrKU
amevK/WJkdeH1wmKgt6ovLje6L2iui1a2NlO5GbYaB3hZEdQeoYGGBIx3vP8522Orc4ShboMU8Sq
SK1rnqqU5F1PencU10hCF44c9bxwiTEqfFO13KOUEmx12t+/1a8WLY/mLP4et+jx2P3X8CUNokfD
fWReiv2DPVUCePKzb7lWJeIn+9egFhuvaTXlM392D6RPxnjLSFHUUH1Elfa8kZyPboENx6UoRMg1
o+awhWeDTUYYatEGpJbatOrFDZK3B2vZqGtGTlaN5myfwVxkD01Eivp5Uw0wA2SWqq8c0kzhQ1ql
04GU0sJS3TKl0gDjSAhSLzYpN5BzQ9JIoWxuiV1oo+ZlVBYz1DIEJz5bsx2hiEbtVBOcrx2YKYyC
6PlxW3G8471ybH8TtnKrw31wNDeKsWxHpF8YT0Sx8STBS8bdBy8pBPgx27RJNB50fKheS4X57FLY
PthaFUsaVqgz10+lYkiDNIQJqk8kMtWfJKZxGVY47G1fa09B7d74K4z1CWDpeUHtS7DB2wyNGFfN
Gc8lgIidZAVWC3n7FH4/v+xQWIpQk7FjLxHaS6aFBW1KZ9FSeSSwLsCOLqCjlhrMDxTLqhAZ9X3U
xIgFpq8hnh5Bf/DSoRgBD2Rbbmcr5u1MR28lo5UXi9VMLg3/0zmUEKe4/gg8u1Y2pOKpvThKo+Cf
G/oKmsJX4qr5+wyJzzSirP+jPlCpYxwHyaqd7m5utFaJHbs4OUtCfSMpryW3SKcVtVPPgfOyo4xs
MgG2tWvlZYBi6BKFcRGHwuAyAyYTQ8gBjtrBgWYNT2DD4Jp6xc61m4RtSrrQb89TcoJvRZOr9CuH
lzquXF/OMXrM8mvbeZAv+7ZRCHXnWaVQPfUrQ9C6pEcp464LlPCZnLMraxSKBrR2i7pwBs7dJMXp
t4Dxwl4+2f/DCuuUBbSMT7nm1zE2+b1jKzHQ4j4D165Quxf7/SVYyoPYiLzzlk+3oilVS/Qk/thb
Tn1/8+1DEwPfj0njwcbB98eURBoLIylcOHhza4WZnr1SERd0YIWAR4fq+LgQJvZKUNlboAprdN4J
I68cj1InHCMMCO+XmgDRwjkJL8DYO4+pYkNHszJwE0VRNcrpTTs8mdlCXPth88Ee3OGytXpOupke
p1hDkIMxddlv0eSt55n2YLuX5lmYN/8w29aGX7pP2wBykImvMBtouMjnr6Ujg+NvBFR0hDIkxJCk
Nf72NTYLftksV41DVl2p29KPDDETO1cetU6jdB951kqTQjI8H8Et01Y+775x4RCXWbwV/XJRqWrq
Y9UIXPN1n+HpyACBJVXWL59KV35h9Axy0XNMj0OmHb9f3LUG5BFsgtzKnU4PZ0AGTxbG1PN9jLJa
/4eZlLFvpQuz+6qoNAMk2dj8NoMten8bZb11lhLiOp9iSk09ZScF9+PMWmDUKRD0isyuk4k35E/R
KqWT3WIlhG5dry+AKIXI8ZmU2SV4yIiW6zVnQJZPfYQPfpBbSvN7JWLMly1cxUay3W/1VJXUbTr5
i2O65npuMkPTBKrQhUWSLU6tt+MQzy0zVlXIQyaX1wV6C5cukog+sKuv4ztmIh2kjk10UOCE/YIJ
hckH+dh73qvTZhUJ5dudSRdY7MG2BDJwvmzdJYtDddlV8uL2SmM1kV0VQsWi9lFTuJcec4dJhEbV
DbSkA+1Q9sUab7K2WtFr3R5NYYSi/45K/r6cprYS8glu/kh2FQLVPlaVbbKLgDygCH54SqLwt07B
oAhwn2LJpBmUpwmRsj0wulDN5CN0G/QLP/cYcKdDiGbsvm+St/oZcva5tNzLn2pS1/0VBARrqp/o
s7TAZjbjgPEocAGrDhuYgN8tKn3MQ7SRRoHk4V9XCaG5lDyj8MD0cU7q/ULPSuQFkIUhsx+D1FYI
/f0NNiIlNTGxgbJsxhCc/GFFqUwtabjSMiMSvn4E32xnhJXdJqaU/BAlLoy8oZRiAqBzZTTPCqeL
ZPsbDRgTnbCInazdpYJFXIWmJZoOR/LuwP2Lr1ecxlRb3IZFyV1sI1T/vIY0LfJKW8lkt348Hi6T
CGVZxtdF3z3b/CNioqtZ1R+1D5UXyN2pyOKqYtwZoYjk4Yl0W+TgnVsvpv3O7JuyGq59rOWRcvQL
oVn+VgYnaODQBG5B4bhnfpvyzgHwJCd5iKWQZqP92iaV96yDed9PSGyi9HNLj/Sr4cdrqB6DjR62
mVBgZ1OcwBhC8Ox1qOXgjrI8tF8bSQNAGfFsokzdJ/ncQEpOK1ib3IALCtO3xMZYkoNQoPAees8Z
foNIQO4JAjI66djzlQmdHTOXK/vMGKoWQVQ9TjJwyXyVvPM9U7fiRCCE7u8xCJCkw0oefF7eOr2Z
EJdBY2lwfH1sFFZhLtE6JxUDqVWWUqlVVsTAq/H48H4q0NSrZ1DXB4MxVPZIoUJM/J4ZTbYy0Ekg
yt/jyq1T0ud8J8QwUbFokPx6CGZvNwbJrEZzaFzaaSabnj2btQ6S2J+T7X2jatPx3Sf2XdE3kGm9
ksoloLy7yoqAq2IFS7VOCNIA/6fIm0J2WHFaE9WRgwJAYr8hrNEF50pUqVrcmDwSvGOv68j5ak1J
eolgq9d/wmq1b2340Lb5DJe2hNuyB58hIne/CRagLJ1A9FU1hvUOMWfPexNfv5pdkUFlIEms4tG2
BiyjV/wxPldDwsbx5H8+0uvNTEcHQcHIwMxDrn4OCm21lLzlv/4vhIZPmUckbQIMdwsvIsDb0DzT
+mTeITsNuWjaX8znhTe629TaDJjtTl9Vlzm27R/5NDNetJO03WcM7aEcingmARGf3yp9DUiLassc
yX+TZuaEW5WjQTueNkCtJydNj7HueHcgNjJWlLhVc8YltrNP29usNiIx81n9CgOHzAG8Bon1C4lW
y6vGBNSDMjlWe6US6IbmuKiM5IVhvtOP6EbtWodkGogLhwuhy+YJ2cWXWZ6EcjcHB1KjpoS5fhJ9
r35wkJNUTbnjy3HNurqNKI0B9isqFu5TBbJV2yHLzF3PhpAjnHGnjPY2p6kzDbJ0DhaWGknagUfJ
wbMm4LH1AJ+t2kJHLGz2kg33gVbPFV/hPj+tPj0WTl5Jv+LCLzy7hew2klwV5LTAFo5JUHXCwlMH
4AqumzLnIf+nFMRp4nJ9NeDkbbM9F0yIn73KE2aspwBDuI/BicyJcBPXDfjBj1NbsvLRXHrGMDJu
SfnhJo1OcHdfUmCS1UmuvWBVe5wzHL83mjihWB5xzLCZhV98EOzONU8T/Pm/rJkOaTK+6cIawSiB
iAJlClcn51u7MsYO3j9efN70sZXXsFJV6DleU84Fy0Zw/youkT9hf1KzyqxTsRh0U8eQGJYWNZa1
0sviDPfytvF8xtv9JYeoJPIItyda2LBLtOAfwzU/nWpbGhqxTW7bVd1IAv58TGiVFo6rvylQcXCp
f/j+CSZjyDdHiltQKYWCJuNE4LT6e5eLRevRIk3xPqs0jElTrsRtJuNztb3D/nRjHC8Jujif5IuB
eJgplkW9Ugh5HkYYlw5yYZbNO2DTkhJnphAR/Gr8rMIQKzNxfRJwTHcoHRq70MXNndWW6IxIfGHx
1rnKOzwTOhD166mjNauf6nDCse/kVeilYHz5tRtr9XQ1URp3akkCC51kprtLrwMcUKvaArJdjZfX
HAHJBZpugre9XVouLhra5nXNcAIaNsA6P77N1dxnzJ+uqfApOh7v8Gk8Kwaq8mmp4cpKSkT9lf08
V4mDRxIGzQT7C7z0UtaNtbWM81+tYKbLpODfnboY7wnAfT7d2663+LiTEvMx10zrtYQt7JAQhgg6
WmI2D1VDZeRBm8Iofvews4pxdylVIXieUwqvDFcAGPA7/WaHCq1cPWORF7Gb5uipUYf2uE2a+N0V
9SozsnxxzgAiduul8CDKZ+QJ2vZr8ozNlz0VNMX/7WV4CiTIPuoGRF0dGx4c3mis7a8UHjwqeAPj
mtYnv8ocP6ZevtWLMRgVA1UojNK/9n8+jXnUlUQ92acMWZhg2cO/i4uMw2TIsaxUWT7HCKFk0RPm
fdzsDaQDdHKwrqXPrqA61GZ8kMv3jnWGiL+Xqx9+XgePDCG21TkPYv2xv4ZMLcMlgdKlsV42O4c+
CGGTKLc/zRAfwp+dVRDKWwpixzE00Lp4Kpc+/olPbN1IJNiGeZHKKpdzkGw3ZCtzQpPtxoh/9eug
sWYu5qKP6DdCtv9ZQ6tzgp2pcF8DjcxbPqHXrOJ3eAo7wOeLt+cros5/t/kjL6yytvZmkVDEA7VI
gCgKYb8P9qfW4y0ikSLuPJF/MIs+zUeUUz6LWZJtCS906Yi14w05Kg4gtaIVCv0dE5zbXR1imOgZ
86gcOezqmhO7c5n1jSjmkX+qpU/ECcitvkYX4mUWHgMXJ5ERh+yqf+pkqXzHNYl+oa4sbFPCs6S6
CFo4O6rkgyyCIOQyMmciVGAOCZ3C7i4RrzL2xvc28rHU/TSF09gSSfMauDCbRk5sJW8wDnhcD9kL
A9t03mughHNrruWEGdyFjuGmNGYRajCO1Dth8jvhPGnW8BaVUk6as+Dl1YXEvlhBcqU79I42KJof
X2181BZm+OYNlsUUo6X0ryj0CEROe7fzQNLIiR8SyJ0gQqm5EjeYUp91vA29wibFihsCj472NIuZ
UTKY2kK3EsLRQQo5+Ta54Bs+EcfiMAtysrOfeJQTOu29jPb6kELHA2G52B9GCKB14ev0bKRSJDXz
6bmz7ipFJ46VEeJPdQdjtfdsD1cNdbTnauXJFD6ntdIpIhRvHzdu+K6tSxlNMa4LGLeSpA+KOjH+
IaBYpalMQNMnKSu00JgA2DPxSQIYUj/4/amysXD7GcOHRCow8iObbpG587/YXuGF1+CsS7/kMEHU
IOJyHR8XBWFRyPLIpPCakFtcco3TD8vGDqpeGRqwqo8F/1CeJEB1K20V6NhzftPO5K2uWIRly6xE
PcpyouCJo0AEOwGGY/II2OU25FE+Bg/VzP9btey/f3tPmnicm4Lu5XUhcQL24IxzgAZ1jOCwfjTd
gLkbalQEMFT8HvRTJBadu4vXEsqEcy7dVSgPZgNXgh2Rdl5UcMBYZJztgMSp7mCQrq77FEOzTZ0V
T8wZdLxP1Pr29jLSS4kihyC9Zxr4KngeF+zyUvWyIjtHMVAA4F3de0L91J2sxzuCjjM1vmCJWLu6
4RRXlr8Q51vGMOyJAqhepn77z+HtNSGiblecwJCjfsg93zI2doJApO0U0fnuIPVHJfgOPzhqxIBG
yErzGeuzmqqqxEijaLoEhGv9rNwrQThZOm+b8F8t2PYDilTh+yADFHmmJDovgBShMnjfOFwVGRJH
vntHtp5ZIrCjs48GmwiB+7JZyLhyxt8np5QvvPNr/T/boKpI9WmFsJ2HvpqyIMPshblnFB9/PY0J
XpPD5dVndaYaeo0zhgTPcd32ywPu4rIx4Vo2gP14ai6d5IalvXrbbjBm5T9nd/gZts+npDowxOSY
b2nt7/jv8BedeEa4j14KNmtJKLwZMbTdl5lOaPiEG7wdVFROt4dUne+ixTVP9smesoUIWQFuJlB8
DBzx2i+x/XilqnKB/IFMSYUvw8z8vAvFANOM2/MAutnDnDA0Os9xv0l69+7vMdoRMpkrQhodm1uq
sdkktr6nDKI31Pqq2AGyt+vnohGq844RZLXwupbRHA9tWUyzqEl4+n7G95J5GnZNnz4MHz27Vy8w
gF+7gaTKE5LRU+MlP/QGuW1gLGCjR4NmXoOu+QAupUhxxMCaSTdDZt6tqpHTHVn3yMrzCk+gvCn1
W07gjVlg5POVw+EewBTLvWf5+rH2/gAtYLr+p2ytUxpLW7NWhImcTEeS0TiyanUcNcX4XE0a9wA8
11fB7GMU6AZMnewnpMTWC9Ce3fJl4q4dLoeZWHfIGrCIIktyxrHBByI0DAhZATQTIKG/i66kv1r0
Z23xgZBup71L+Nw7Q/JF/xB8ICHRkNXq201Z/7SQh+Xgc1OFfW90JTfNPj8mBWHWM6FDfy2FcfB8
WTU89Hf74R6ZWxaAB5ke6P/WPqJ7neLrUEbT+3k7I+8jktEBUZ5ps1oK/kANLAw8VqTrggdVOf5Z
i3GCKO4dzbG8YAFmPOhGC8urH0RGnbUDzEEVoQOW18/7kPwojE3+J34FlOewKAVmPBD1rR9akyUR
m5MDolHkzrXTHSc7rnLQ/VlMeknfdYlzONN8Iz9k8gq6/p0cTSo1exjO2ZP5XaDOcdt1ayG9hqzn
R2WPa4muU3Hgt36eLUGDMNbhaCptZt/TcNoRfsDt8ALwrpLJP4PAvGWOJTj43dcDWxPIGWIl+6U1
fKRiBs8/acjZDLdDtjrX7LpFc64QwKdRbieOXNNGupmSx7CKGpKBTj4gkLNug0QbxWwhRC0doU5Q
T08mgSRNVM8sPzkTgtmLAP23Oe95rL6C8QdtW/7SftS6Y30QlvJq+IFqAWqETY0zNYHMo03ul2VQ
paNTuKtK/uiwoBBivoqnhsC5I05Mc+dutHxzvrhpumJj+eTB1IosmrsHEfxvQJxx3o17YUCKWUjA
OPaOwPpsAJzHWSUXJGcMZhWSY9iG7rCZRSh6UiSV1UXMA+gs/hDN17Pd8U+h7bsNHSUDcXwfcjU2
baA1e2B92ZQZAhDoYEnqkFiFefK3PaUY4ALiVewBdIJr4owR+Qnvuy3R4r/8FLHNiSTtA90xR2GN
VIYjfKt7lrBsvMu8bUX2JZnBo+1A6KoAzlpQ0NRKyBsLRIs4VX0Aj78+Hq255gDpNu8BBFlqsK89
gZQQYELX1ZWHMKGD/dRqV69a9EVZeqCa9/vgOgeDq0qcQ5UoMkQJIxeiq/V/jKTXWLF0ShwtSm7S
LFreNEYya8mwZtxBU2iBUBMxxwYTbt9/9gh+eUqeNScXCCFIOmH0Jf20sbK2tg4DmBUQhNzGXYse
ETtgDFrnyJEmtFQlFW02bZYlcYym3m0b4e+FeRw6H8ZI2j32L5F1m/qFFzp3nQle+BEDv4BJ170Q
JA0BrUGzfiKBPdJ2D/837chE7ncyR9laOBcBoz8ctdHzqu3n3InSbSmT6IiglfNbMPLRq7hx47mj
e450pJr8xMwA5I6AEBx76dLRev7tZVP2RzUv/WiHK7bCGCl9ZEkR7NRMew/cxDqqGPxYz991WJVL
K5IItRM47R9lFH6S3hMcuCXMioal848JXcllRqc/BvqwO9YVfbm8SPb0AAnfveDuVpbWsn95FFLS
AWJNwsaFV50FgmCguzbb96AtErYDeBCSsJs4m98mhall6eoo81LMgUwFM7evTv2mGGdz5cDBEGmG
n7/Ed2i7P6vQJ44rNZHCDwbMDy13clVQoKhu+pcNRnb+1EFnfZSgeT7DZ1vLTvFTk+N9q6PTfuYe
V30Gs6bNJBXuF6Ei3RBIMTHm2z2wCZLbsNGtr41heVTudZmT6jurA+2CZiE+JQkgBlvBPbFD9yRW
mLstDA5GKAHzUScR5jjNUKo4YrFSpRd1Ik5o5qhW/0nygQ1t4/J6jfR+OiSNoOEqV7kdboSLxpBe
qr3m4Lt4S9rhsa4+rVAs0U+3TruUi+9NUnLlYrgjR2gErH67/WTFaTlr8YXFCL0hAUvfsMkLNDHh
Tn21tHlgXiq8uq7VQl+YeuRsFW0lrBAbIuZbDGQSUlu1ckNiyQLr2bSzgwpkwXfPkjVeMbcyk27x
YhJPdOrFHylTe7Vb4YmWlAbooymG9MSHwJ/AInJy2+9fnDxWLheQeRaZZd82rsRAm+5BIygVrpVL
NCkWdsXXxCPt5NWN895q1md9EGEbW0fCV0XHRtWXL9S2IiDEvgaeHE0Ee2VZFEtrbBKSUjV7zRVU
eLgHSHzPSelpfy14qbfqS34SpeWXufKAEldNqs/5PJ8F8xQ7uTw5lGqa4liTiR439AF/0X99Yhz9
sHJDp2DfDqnXuzmV0vNBbg4TCtS2Ht+PEG0fJK2BBZd4/qHM9Hlh6QnR1bLrBzgCH1EoCrrBbS+S
w+SfbEzjI+hPUTbSgYvK57Fd+GpBg/p+5hJs8E7bCgw4REK9K2tCLZAqQkx8ATCL7I20FFCk5SVf
HP7wzfk5Q9Yvde6JIvUv/nSFNLFLVK4ERef6W+ZE8p4Rw18QCsRgAbKd5AxAOrTI4hCpStobUqVM
9ZKePrUtYAZf7MTD49ErqAZCqxCcp3g4DbW1gx0P1Kepb4RFutdMQzjfd15aFYpuypRu9UySIenP
bWQZgBs7lWB0bf1yzRhhvLB4NZwN9MS5oe09cP6jWmdhbsuKZ+fJIL3G0RMbu8PgJqkKPaMa2LmQ
/CAgJCOM1UnGyHSSRJnKgEM8gftokCFjrh0W885E1yKla63Yey/o+VSByAXAI93/qW0BJHG1SNtq
iFmzMaAlkCVckqUIOWuo39IagJx5u4Nise/HgGJB3gMDEUmcU/zwHA8pTR6tpvA103S6f/dQOFkM
GwyTnE7wp2IM8DhqPwyCB45Z+hhb5d4VmMExqLVQDLLwOzDipc5Xjc/gmklLzeoWN/lHosmoaOn1
Ui/BGxZLU8jeYSin/lGM/YewaPdU6fUMSjVft7P9tn7r2tQzGFC61cl+H3q/zCGL8jojggP+KsQl
i7dPr7b7dAfMVM8eRwS330QEhdYFHm7180V7xG7r06PJYMKYlm8T7X/+gIObNeXn6GIaz1gqhxes
rNmq3gmTzvHADlPbWNAJegtGxgTxiClJSOlFhlLTPx9h7zmGopCca+jBfHf7zIrR+0wjxfLZCUM5
SYina4iR4yUJkiFsXXNan6Er1GV6pklr5zH9vwqSy/452vgGbJga1Ggl//v5Ku02TAP/qrnAQmjT
12FaUDEzxU3iIlD0Qz9VweMccE4VwBwHzboE1irfOZhPfkvfVS4+g232TeeEu52mVYi8DGAr70IO
4eusatKvR2p/FAOBvn0TV65ScI+p2aHVohLBLP3rroKhgsV6KJ42foUp3vWfupG1mqe/xEslNlCs
6gMV+U0jfSUTJcLnkrUtYta07s6M18eKsh8wzaMmvja7QPOiD2UiyjaorsgE2TdkeJPDqmKCZYaV
le6pmsb50Pp1by5rTEWFcx5VUMtL0tdylENRPQh3UeSFId0C2YVdiopk1Xtnrh2yNrZhu4lkY0NF
xNalZdSWeNJxfj6kytCsZn60E56CBXIMIrrlRvKriwiXxn2NZsnXfapIShpqDYec8m5RkxOdBHCz
tShmVlHDQ1ubxHnqlZLDwAciNEvuBMciIJ4jIivIUHzFpsBt4Mo0JIGr/bx/dDLzXwqGRF82soce
xl7WBOAcKiuMEx7M5+68HtXyHMty+/HfB9/cDhS+NPZXRRapZx1ogC6jRwJIQkco+YrnJxTm9EaI
U63qo2EmIBLo6PwlLRTLfyL4DDrdQg/lULa2OdTz1XfBnP1gYC0zVfl1BXhfQo6tCn5iojdkoKZM
RqOhWvQG1fi0o9+aLTlD/kT4WcECv2+kwqzfzr5mKhJ1n6qetqPBuh6qxwU8GNLmzXMXZJBHjK/C
3TXpUoJcqswjLakxwLGHwzMmwGUsFiKIhKe3b1clzFUqlnJBFr5I92zSAC1XBE8ATTrWBNzDXlyZ
1bMnjhXid55sTrIjBBeQY+D7IBjXR+0pQqqRMdfmxONNyi4dPx6w6jJ0f8XxGGykhE/thaFdeNdI
PlFwARIcAZDYjZWmM5TRDFDLzSvILAWN5IN5fL6EOQ3Lwx6XKO1ijmMJrebB/ctDkcQ+k24exCCR
vo+zK62C4fXbx1JPbZ/QK3tBP9lmSdjaf9KZ1/tdsCUepqK3LjvHiQAJ2ZtgWcFOxx6jdjbejhLN
2aIZPEeewqfwIP/0qMvPJRqZxD8Tcqbl7kSqVl+tNaBmlu+w4YyWYzmDcqSdZaGiUBBeT2/xfD8k
iNES0YkzyXsd4Ds2cz44nMQ1/I0OXbhLecVffExVXk/sgOPcYrez9Q+O4gOlg5s3N4eQrM3o1q1w
m6+JMzWExW+oYUbNVsxOMJZd7jpX7df3Uv0oqrDrmdCNbnBE/h+LH65BBBDXl5SGfas8npDQiapL
iWoWwruD8NT3tFnYHPCQgxy26cYFjAqjHBghwXn2uPbSvaxQvuXR0qtAcNunBYxVnbpFK+zWhQMC
GIf3MGdpyUhlr5SJeM7gn2nAUZp65gKLxPx2RsuvarGL3AEJUeoTTJucv/fj3qxmQgoxZeDT/x3N
ARwadgNds6RcbKJImru+hUJ9sBW3c8ANf/+YsYD0EuvMl1nJ5VxAhztvCq4OJD/NHvTDsWC53plL
xoOv7wf19VD/1TRUSc8IPqKaoV83KhpvQZGxZizzX2vC+dcr94gnwp8GAF8/DZky80qqSccQVxUB
LsmBgIUbyIf/UG1l+xvYtm/YXbIhfG8b/jXm9dD+x8dhg60DpeEVZ614uVl2Xwirt5AjXQa0bN97
eY1zubs3fMaFhFph6ZGJmAn5LkiQ4LwWxa036ZQyDSm7otLDPvNk4W49JieRcsfsqCRCCdPwjbt0
ptktOR0zvHdqbVxyvv4LQzWKpnEN2fDdHN499Ub5m4SFrDh/cT0iV1CkcLIPTCO80IQV968K/Jf0
B0Dmecfp5809KEBzO4sxKdIXBDO6loB/gQmWTrAaanK7y9Pf+7y75ymYdpAIJpQ2Z9S0Tp/5hK7y
KUu+vjQJYDqFSi5X1LtJMgoyiOO3cVivHtPydVg3j7jfXxSe3rSASheNlQZaez3o0D82Jnkl+A1g
BYYXpMlIog4h+vFDUwWwmorzLzripoDfml6SSDF2sdmCYfo3mqZUBUXbx4/EVazl7zAXHglu1ZdW
z1PoLZoJBra+Vzq7SDlHwqZhkFdlYyUSrTfvcQHVasFfISDtLyGx8h2agXTQBYhMM1cdc7Rx2wCZ
yd4mTEVK2BTDKmrKH7ZuFsh2uB6XBsS2+/kkZTTQZe/hgXywZbtSSXIGwiendhUMmZTCDTz7kVps
Ez349jBCOGlfGG5ERaWfsbPaSbHUlaoV8N+xQhpJ2kfaAQvVngyH16xSgfRdv3XkZJDYcmGON6h2
4MDozJU1e69R0Xw+TErQPPioFFupEASUJMhx0XuwAXNw0jCCwViZ1je2aDut/XknMmagR4CILNUz
Dq2nga7wmfaumLKK41pjdGMXR7EJy/6HWoE6g9Oc3XAp+Y+rdhRQPIl2rCm10FQPnONpjSJKEP2X
0uvxJcTWQlEidlW5zDwa6vTnB56xFtYc3IXG6QuHzyJczDh2UVNZNz7Qu6Qx4NHUjHKFl13igLgc
vmUN3BvRlwO+9h1a8GMA1eISgbyTDlqzd6r3X5OPzcbx6YTfrOyJbvKQiIKsxyb6Eno2RZJQOaqu
bCqAEuq6/ejVDYyqSLkjxmgZ1fBzup0ZzAHaE0urwrmTzLdyOEe9uysyv2Bwn1ubUmrG0Q0LZs5m
DXqgOd9u/XDIBqH4T2flvildhr2RvEPiH1kQ56+jaMeeGQusMbCAZZJrbRI0RjpXxo1GLAqzQ8C8
e2B2iOrMVw6+EiJ+pqL6y9Zmo568wHPd2RhyLu3nVWv9e+LA0PXVgEXM7jTQSjptB+AM4yy87yn7
8lcdvcZEUpzuYm5gi/gYcV8f8xcVPsrC6pRZnJs1tm1ge07L8kx24hS/LaaLfnA0Tf2MBinbdyTv
zVWFqbNj6bLk/zyI5i9BkG+oK8KTspTRwXLbaxTgDwvOsjqqVSzJ8CdulrXM3nGBQ2NSNMEEKp4U
p7Dx+zo5eUw9LawCuaHN5pP8eDFym7xlMf30fs/id9FHkHOM5033N5MXl5E9DprNyFa1FJ9ZIaPQ
S0/78bdoHlJApqt6a4i+XJV/yk7gOEeyoSIbanvcdKXpBhOx5cfmkML8aNbTDCBOanZ+V0O8A1MR
vszqDwzXyLQUPCIW4e/fHMMoXseQbSeHgzckgWizeW4fxDJgbH3Je4lpkC/5Y4vGG4rYlWS0YT25
GYZq2S16m3vpgDDa4pAz1QMVzZJj69BrzWz0CYNs12S5q/Vz7euS9WtFNUPNqk/y4arp7msHgqYv
Su7I0jNmH9F5pIL3x/TslfxFhr0QjUYNFewMg+5rheZirNKkzLSBLnPEEvNfn0bwBpmUJOVYX7oW
c7axbJpHe48fxnsiRSec+O3n3RXlxVgk8L+Ye46qII1rOiyJmmxF484BP83A9S/PA3A0HCII481M
NjLVXRiWwk8uB86BsQccWNOhz2aO0PmF90q1InUY8q1r88Db5Gu6saDwlfRHnScDIjeX/dfl4xNn
iPLqRQO2gWX+sTQN98E7SClA8GaldSsHjWfA9mqmdeAHebQt3rJWGbnYWCW4qW5V/Gc5itgMVrhJ
7EslKRQVKR4zuThA6qcsc3yC/w5LwisWdpy4bGforyEnTc9EQ3w0yEgwOTYJacp3a0hTjoi8o3w2
BPNLfkjM7P6anq3JiIOGizmJHygOdwSxlyydwpKbk5Ro3YjTpoo+68kjTn5iE1zmAQYcEWx58MlG
rrlQ5Fv8wytUj6s4vn2LSsWw/hM04Jlr6k50fBkQfnN4hE4nEArAYlac5GCrtWrojP9WM8qBNxSc
YDjWQ/rZTPhLtvmCznztwvtnA8SU53UAFAuOtYGduvT2TWG80z6rsagj4KP47fyu5UsJ5M+G8Wm6
BEEmKd9k0ZAZIFW85ZCjMhaYkaWRi3DjpRFuuoUSkx7j2wdWt6fYolPRVjRqYMnnhbDrYpMCB3ck
E9tfkGO2rj2+ySb/FAQgLtKzGTcPQkED3Zkzbof7T7w50f5S0YQvtcILOwf9AX0PF/Hbt9vXP8i9
lsUU0uKOrFAxHdQWx50NeEwc6TSYmnMnqTV1k97OIoi6X/rCR5Q7ECUv+NFhij/8B0JwixgYvlih
lLyKh8hKZFJ1WMmoiaXc/n4vhJDe+eWRBPB0Ii1qdRJ+NICQ/1SVJJoe4dehIdzbx1aNr+aBTAWQ
DPp5XTF4fqRe/4jiSYqB6KnuWhQPg7XjrcHV50cJo+ewNTBeufbBTxmzBpntKWVRf9/gyiUClYkN
OX/tBHPuGclh0gw8KvTsu6OaYvO+sBmkZyaCWtzrK0P51gBk0rO41yrTkoIyvhs6nXRHuXwKJqNh
ML7QFF10iK1aPcXAYfmouOCaZqTDNW75CQSwJROVtky7i3V5apouQAlJfTIvOVuH2jHpBc8j6tD7
De1j9bMDihSqLxMaPQjae79wTKAb1TGB5U6TdwmQbtLKMVrcaWxi9rUd/L0cOid6vsOzzVhzh1E8
Vhuo+sojPY/AeG1VA6dYhaxZl+3cnD2YybIiyb/FMRVvPuHrIB697URztz4dpeojmb/LZvW4DEyK
b4Do3z9biodlVsqPqZVDq7fOyWQDXq6ENVJTRRRGPnNc6CcYxNb/YceLDtqvzr+JbyUSM77ymFFh
YZ5Gg4QWIp7Ezl4/CxLP4wjL+jCvZ2NKZSMnljyuxP2M5kBLCOWN0sQ4xq9U/uL1kUhj60HGAipf
DWJpEbQQXZcOT76bTd4Rmw69NSnuAofbVcT4E4M4o0d1lzDhRqortnl+i0bkfdvR9KY1nhgbIiLl
5ZRrxy3CzYqksmuZP+n1rc0lak7ygTFZuDfPAD02YBX6H7zMOLAqkvL5cun7LqBb8yzy7f2zLSCg
qf3SZckX23JDuLNroteB2m7ZYe2PyPhw9CTEWRdaWUo2q0J8bNdSKgPLrFW6A8mQQnFW/97nqx9g
uyUi50+tiGHOIGwIrnk3u8GIeozDaX8vRXaxBNp6zljGkFDmouTjI3djjV2F870BgrTIW34mO5sH
19LCWHXS+SX2qJaax2ES9gJy2mQXkReIIx9F+10GGO4BgJ7AkXJMSDmAcHJLYLJcthkoUgJ5HGcZ
7Kjt71I0bYUHZG/CgkN4uOMFFNCMn+rw08I4qHkhh4ky3zBFxykUrvHy40GPNvDLhgLMgl1OK0UE
a9uyAGw3GWEoxH7nkjQfJ5Dorj4CrjhBAriaRobCLMI86e8q+Cp/7PluwsveG38mRdk7Ia0q2icw
beJ95Tk94g9Au+vWHl0iKxndJ5CWKu+iJJU7SA1EVpvF2R2fgAMfl3I/o4z2iGLCSOmjg7hW9qFi
ytVvT4kuBcqvjhLtLrfc6X/BhsIifpkhUZshNr0sxwNcp14v3it+WK+b0eGjsSUmPNEXYQT66VzF
QnmNATfUntBtuBDy25ycrvzcZlP3VB2dEl1V5SO6uuy5gfpZ1n+PAcWLLa1qptFRA+nU/4s4kEyd
BDXRaVMCcixuuSTVjQxEJZSXA0yNF6bImWdWTUh/KYJOatRXe5/y0ncUZfxVNa6vvDACO42K/FP6
7l72z/76KVkDEPYyp4P8121131EgeTWcPx0DxXvSk+JABOek+UY97nvYmzKbgDzPpFxBSI6hH3zQ
8JM6cZGEG/ufl3aaHeqdsC1QL/zS2IsHZmk73B8If9EY9YHQVntyULPPWYqVCBU5aSfoVT5QZ4vZ
qH9Cat6obqcefHkX/FZ9GcWHwK2GRvHqJovLhdfcXwDjIiqOAWx5Fl9dxq3ElkI6ADzEq1TpFNjb
IhIyyvqHAlS9ZtlLeCgdT26XCTddMgyirkIKqIkM/XOEsR3R1jhfJAdkQutstEUYObJsAnoPpeKX
MEgoe73HihJAs1K4tnSPk3gdEs3yPvF/KdWsJWLlx3CoJzr3LzKR8bWurKS1aIou4MXIxklo+8jw
9zNYlP3miPbfLRwuuhyhPh40TiBC3kvGokERxzKdiXAj70EVnAehpyy/FlgqdWuiBEZi2Njm11tT
lv/6nziuCKEXzTezzmDzZKdpMqMbycAqPMwG8wbk7uxJVNKE6tSW/BVbFSxk/pAJ/GLeNEy+/oJF
UJoHQTI8iy/EETA1646sPGv4hDevJYYysKH5BJzxM0S1gAGd9V4UoTeIx1mGTBZtJjyZV6ZmpU+L
1OYehYYlEssn9vFsYXZD2c6RoHhbnHqtNvV4SWwhDMsk7XxbzhExKjqE4+g86Djysw7jgGO1ZThZ
XjjJaiyeuXUFMBiQjLZvCh8QF35HpKQF6abW45yOQ2FO7RvATi1pZxbNFIKbSIEpR93+04qNcH/L
iUxWIMBOzkcef00IDTwqr2Q8Hi2wz6Q0o7zz+jbEviArPpE9v3YeGuy4VcLh3IwvU/LTGIKkyRpc
BgDvdmrVonkhia0/F0PPftcmWOB7XG2Hah8oYSY1+NdKhCgNuuAJ6CxFZBuwqKww/mZVruuQD+pp
9ubE1dkHRvt5kw6gTQ2+j11AnFhztgLNh+wELFjXXpDYRvwc6tNFlVXPgTcw5EzjQTwtoBYM7Uy5
US6Jsw7aUs7cNUXN/a/Vd/BPVsbHhlC3eucGxlCifeWGFAncJvFM6B7MN+JAenc4Anvqft3h1f4i
OvOTXosdpCpaN6O7//FVhSffooJmjckBY8L4ATpv270ei+R22nGQvd1RdQO6JW7yZsX2IYFbsrb5
E3yjT3hVCM1ZTI5E9wTE6EYvmYJNTNhLO6y2uYAL0F9zgn5foB6Er5nSmGAROBxhC0SPu66JGpuj
cAcMbzgRWLe9fHHKcDGepqJ7ASzTAXMscxE3yXWV6bzYndjzB7jq28Vo2l1JUlyXsr66+qlnS8TK
+jbPxrXL+5QSQud+yguAx8M2+tSCRBLc5/ZpQ/pyRtWA1SXn+DveMBApAKL5GOE4IUsA6nhvwU3X
2iOqoG2uJfubnQ452UNzoOgMRtwSwfhLOS3wbGsDcwtkj7UzHCvHGwDTsn4UrFoaUWPoHmlg1DB4
NusVq4PHnm+DBIY0nPFaLrYRK/hmm7rqF6eNTyoVTYwjZj8HO94sg8wosHr3raNAFJzOqjAw2mNK
/O5Zs0k1qlwmCP/TxundPUYBaRG3w87jN3fCdGROg2XOZ12R2zJ2/Op8LVXdtiPwuwnsr1G8BwcY
2fTJoZPkufSQA26Jz6ee7JyBOXt8JZR6vKMvSdfOpn8PVM4SnFAVywCkgUATJHlL0hZ6fAQo20YX
X9iO7HVT9cUiejb+Hxe1jDN2eQPQOJci3lrsrJAe/tYeEIf4GMIDcmzOn03eDdLFRHuXwEaVqkwp
fICoRiGGJ55wrVr12vJr5dwRfjvcNWz8TcBdtc+YU5hkDHep7XJiYk8RItpWhSnpecXncdsZLlaB
oICMpNeyutUZzTjvObyAaTNoCk8PqIye7KzqoN3lVPDhlJ0kAXTIfJSp7Hm8Dq16SsQqB4e92qCV
pHyGtqStbUwpzpwa1XvRdqEnRUvNXO04jpxNOYp74XlYiNICgBCDYw6jRJNDGaF8CJYxmR2hlkdJ
8XK2mwazyPLd+r0AsrDp23uGsQ4BYKJ9p50RJa1riQbhqWA5UrLe9omTSb9z3PtOOTP16u7TZaIi
E2LYwopx7eqtSA0car8qkWMeDsoYFY2k4tIz0AShsBpnoMnSTD38P/tCCSEH9n2Mm/02OwOFITaJ
edy2us6hkyII7WMiYmQJaa3cUC46c7KICf/UJX4Xp5ZBjLE/lMYIvFWGy05QmmYePd1/VgAPvFbI
/Ou51mrPbQRGLU80UpdXS8VZzWTI8WtiE29Ra07rL++cXZVq2zTCQ2oxghwTmYapKc3U3LwuQDS1
z0Q3hQkfApp+hffndRja3wuVNDqOAYFcHyxNnkL3Sgm5ZSQWlbeKVK4Laf75FGCKpcygLWlHp2i5
fUKpJw2CITQ7QnGrJNi8C9wfoseruE5ut3Rg93pfcCbDUexMdBYPMjzPH76R1me7o4kfT7dDtp2z
WncxA0YMh3rgLgKZ5eQzykujkuqVDr3Mf2qiXpi5su+1c/ZcBMMjr03NlMlKtuHrynG5gR59q9gM
r+qzzu5JrYKxSiGRyHsqoMjIa8QvSx0JmglyqlDay13GALpi5bnY+XqH5r3IueXRZmYp4IO2wwYb
c9NBeYGhxTRcg32xtA3okU++kQZ52yrDQsbaQfpRESklneEmgAfQx/FY/XJzLcWbuvJcRMEaksqa
zvsvxGEF7EH3Y9hHdeoukuOwPERoohYiIRJ/iQi7EYwkkmkxzUiVPF6llu8+g58wCuEVncLxkhI2
kDRiCylrc+/WuzxsH865VDBw55wS5SHDbD2W/VcQhTJS5sXMxJtUzZOmD4JgcfmMfDtmMmPcapbr
8dfJ6TV+z7DA/KCsfyeaNkYIv9heHrrK+rF07NhX7qXXOLelzDp42QO+F+/k9gRG1ayTQ0hHt6ac
D53YinfpbS+7WW4oQK/VTbflWZXAVVB8IRkgyHIXCHvxr0DEMQgmfj7o5ieljBcZMKqmfiS+Bgu6
Mbni1ntOI0boO6jxzTQKXPDWiw/3zeYGcLagl0BesVw274gHJkmBYeW53YN6jjShZgkLLxIy/Wyk
BD08w+rvXyQ2nBTifZ7JLOcPTfung4o6XSIbf3qik4nv6fPMVkkWMXT/yzeHVEb3aloDk9SFD/1g
xehteuTwu4ShSp6WEKuxbWMtZbk5IcUz3j2wqvHfefCNsyh8gTu6rPb4Ck8h4Vi+as+47KGOJq3X
8sq9w1FP/A+nHjPE8WdA5OSr+vBmIYPFtBTzcl/t3lJCoa4Ho0s0bCSIzubrGsmdqRTUvK7kQC0E
J/KfvlrrTUtz15MGwqkeFzADtgiC1k31iisy4UeLWPsCsucdrXR2xwFQ+BrWhc9zHQ5KDHHAhQW9
Rid88S2JcjJnGNm8Ib09EhXOwmGqQ404bVUkeaKZRS/HMMel5WBEWvDS5AQb+5p0b7fYEbSIED9J
VgWXOBZfDMbEyrrxdB8wHkgjey+soX3H8m8nsk5Uf9y1s0XGIDcomt4N52cW1voGTCXdVMv5hjMw
gIecRVfTfW0voPBOXr0t62YHhrXtKHlLv75HL93CSns1RGADu++gN8m2tGSQj4Mo2rQt3OKTQel1
E8pKyNexF9f0n/ClQmaYRMUXyywc5VOASoPQR7WWUrfAAvKLhlw2E8LAnffj8vq4jJTU7F8s6EKY
iqIj1x+Dxxzr8ZCfVR/eAOxUlXP58H3Dn7tJQLPET6ATA41ZWJk4QwK0B+h1Dj9ZOfPXR2OBni7J
ozKn/czzUuWrmvKBcGfZnJQ452ypdgEPJ6j9nFcokPY5w3+1uwqwh7vO+XxCRMcbmHajKtdvrQrU
lyo0aSnwIo2bQuBV1xQQdeFAumjV0IGrN1BzTxeq1ZeAPZqvixIsjkTZn2N5HdhF0U9nHkWroQRm
EzEYnOv00nSQ7S4FQRIn8XYSGR3+tQmVQhIioqzgMBH52Qs7PCyUrg+AkRi49ukmX/9WjwXjPXOT
djJc3/LkouWEDHySl6FJOFzkM5gi0DgHi0jNMK8luJ6XEQNGr00VXGZyI/wfyZJg0AtGy0l9e/KC
rFbqGGCErDj61fi0TXuy/QdJNYlNFTF27g8RscSTC5xqgVu3aror8KrzL9yEVagOKv9DHG443K/X
rVQg+CVWpS3v9O2hzpNilphXds2QuJhvOtafS41duVelFZw3XMWoxsCudHXr4QISvJOzXS4oo5bD
/bzg11R/tr7hfSZMuesoWG0O4XX6xm/UYqSCtqPnxhuco0UWrT3CsLT2bjmX7Q/c6dpHjQmscVjH
jukDByrNntZjppT+H8aYUFoAV1Pzmrimvc+rcfJ/n/IfWusYFYRH+eWOui3R7z7n+qLYZ6vWYNfv
Sppq6K0R4m4M7gLCVahN0UVVs590ZI0ofRBnajb108IsTPZ5cp+7geNtjhdz9UmiN64XNlj7GMh3
WlzbgEg1C29CQ9P1Z852wpA7VvdvdGTB7YAFFVkLImSfE/Une8H1oWRKCproYmjL2hzmbKxBtga7
BoczTV78GwhMYZhNbT1JWRPwD0hg/01BliS/FdK8b1vaU7EuIvgLiD0q7i8s7IxgVJ9b8WhjYDmJ
l9wDTXoiCcPslxTVjqvurxxzSYvDa8rZoObmPgpQUvuJURVYKVplSftyY6JEbTO+itYwH7/Zz9yJ
8GBOBQAPAV+T2zhGu4qOtGIm4kdNX0Li/d3hieTeR57PIzcyxp3a/rto4852ktq+HrAsVsAH7GBd
BQZIJgKeIlsfe11H0UcJmZLEUESEzD0zxywidxDu2cYn0h4I5uOGDqX4f/kdyG2vzpUreaX/GWdu
B/1olk0RZG/SzbzeJe4+wt/BYpH9BVXYT0zrPZVoir0y3JXeeauJ6S09vXUtMlEEBAddvJBh0xTb
BWaahQLktnSiexu7Tf75tiwKi2gmUidzHgJg3nbzXp8o/G3uRL9bSlJvJjpwfxHmiQ3O0bu1apc7
WunYgnEZcbrEjxQhV/ZowXxjVIS35GwJ/9EzReyDkYbHK4QHnlKjNx5yvjwd/z/XIAndbhKVt1Zu
AkFheJ2Ddj4vgG8pSFVlVqR9c4P2hFqgeurMo0qEVouVkwdxWlFXHw5nfwUGBEoEulF2h2xDj3pQ
x6YzpLNg9RSIi70rvVI9s/lr+q8Y9dcvKYkKlwc62Gj5ESF+vnp42bLZCbweXBL4WoQ2fx7QE0Zf
vwRvftALVm5g/spTOZuKr+JwNjQm2XbHbstPquC2fxULWVnKLxREjs7MXDDbtg5rhusjAU3DXdgf
6T3K2Fq0OzFhQ4Ug5QgPrf+lgN1r1dhUsKzkLEbxWAb7+B5vNN6cgZy7p7jl6SEfR/wkc5NJeG6K
zw9gi/6GTCRZFY0EbBKBHk8K8kQG3M1zUev/19GFEGSSdugcnc6l4Vm4RZV646AIULRb8/bsqXwH
7jovCDkJWRlls6NXjqMTnsFroWT8ToxXDXM2QcPNbSNjcDvIT3y/cE5urc7vKtpOUJceDBKPSNwU
BWADmoTBy4MmHRrBl2gukvTD4XqTsaGtTWX4lZUdpfb+izQvDUpNmXhkMvPWW5mzciDAfnLi2TtR
LmoOQqTbzvD59bJ+jPXBTxRu1DlEJg+lC1C/aHJUHtQ8CMyFjY+OiOi8PXfBSKXkNNJG3ErZQOOg
XxkSTTlhkU2ptGB6sPjyGqCNNvXG2Li+T2QuY8Hae4eyXMoXp1QdcCG26MDauVBDfgP2EBSKJksF
JK+jjksIbtd+HdQsRmEtI3G9kRcK4yLBYjrhhi0w8/1XbhP3QFvrRthYYKDHEAQZjF2MZUs0brv1
9LWfAtTyRRsJ6cNeZkHCcIqNoa1qSgJnYzMXlGjCUABj4R34GNohiUoqFodnBmfZYHUKTQjF7WhO
5uES1I6GxfGuHwsUoUsOGp9LPGyWSxC6N09sgQrcq/wq1QI49slmm5yzWbRuJvZ34iI3MgShdmcg
YnToBGywh8CDN0ngBRBtrnER068mlS8/IijDrHoLnLlxklrqAaTbt7XvKXWegiKZRfgFbnP4sQiv
PTsO1l6wlUK2QI6DKd36nmdeqRvMGGaF1aKSACc03mrpZd9OgPbKespj8lVOTEth5bF/4Uxww2AV
dxUcloMfeO01EbocDNt7hP3318Me2NA64IxJGOVGkWmstlTkA+gCvvTs8Z4PmNYl4LjxfwLv/QaA
lHs3w6oKARTUa5I+Qn9w0iyYg9236wEmkt9PUmtGWCsVDkrA2K+tXEIDTsCNYc74Xuoz4LZA6fxv
I5wPL67HvXJgns07VjWdKDVCMhD3l71f+doG3RFqH0vyTG5kF9F5mkkFzzU7Q0FBaJwvkylQUFS6
/ek+xJD9K1iTLya0Er4u+bkRHQmtv8muHdHAzaHfA4r5/VMKAarhEAy071rHu5JbeadmWiEAe7hK
eh71ZyZmQTLUnA1cGm2jabsycgtW6JuK0S4XcagpIvdDUFcEtGk1GttgcLiZ/NZ4m1LQ0DqOmNmA
NRxK+iWrBjcNxTemtMVw2S32PKcha1D0QktXTROgdZkPcLeHDwbkVPlpPjqseZ6Ngc6WE2FHFcUe
4fBus0baxuybOB+KAtwtrcHKDqhgUhNdPdWKLAzFSK1exiZSObQRGpkJDIKsFJHDKyL3JOxRHzen
r0/UeP8H0WcXKbas82UqhDK4oGRMuqzaUck16EipwnzmHG2JLZIsQPj0lBOR3uc+Vqw2uXE2yjMR
F542DJfLVehWJuuGTbH+VC1kUkjZ25t/chloyl1a/4gZRm5gB47RQJ1zm1/FOPfhebZP8saLFw16
ImdFxz3u0i1Up+/Ota3cq01XgQwKE9P6PE11mcPKHjFrPDSdtpmvf8g3td2KaS26US028mzD2XJt
cJrKxIKnth3Vm3oFyyPU+Rkr+dIN16Zgx7VKCmkl+hT6Ag2+tU6lzEdaYPqcaWqpAOZQH+8EIu+8
1FVLgNeBYrkwyfraiUzG8waUMp21zF/wX0wf9XczbSXBAfpcrEOVZ9B+1DrEaRtgM/m5bxa/bPqB
kXiJ8mL7LfRSehnv6tCKA1o19Ro8DnqMI+lQkVgeVgOPDFx1TlBR2w43JFC0BYvkZJ0cY33F21g3
wbdsN42dZTE8tdAPtSW6A1e5OStsq6OdG5rfwYzvZ0UdQgnhKsw41RJcAvXvXORXkneq05tEucU4
Rk3vtt9ou+FLFmhidLA/5oejJ5g7FDIDPzvC75FUi6xckJjX1b0uWb08Zy8X5G0E8f05jhFBlB6D
4L2lpah5jaZPDYS5wCvp2xgqRe4aQRZYso+/brhrQamS4bJQwTxT9MRpzRyuI8BQF9XDWX+VR7a8
ybAEP7mutZSkqbiYDU5mDsSXz0KIYUS9t51YFXpBMxIngi63OrKWbv1wN9ImOR1teXId+o7rhiHr
NoznByDP9dXYqkuilbHglv4t60vM9Bb2zdcHlDs8noOsV2lGHGxMMmKsLyhQ95V5UoMk7+jHwhht
IwNqRJHztFM4tLzt6diCj2en9ld5+7ynBrPfDOsKNozQOn+g8t0H6jl0fcUAanQT/OiG7bzGiy4P
WgWQi/gmDidJ4T2aAD7BgkRtq4y0jJi7Ouw1rukgtXXU9OKsFKF3JTnhuxhgI/fjcKrNBVlNqhso
U5BRbnxcI3vcH8bOQublZzfnfrA/JKDHcJt7xCBTApOU4yvmGzmjSxNBu9P1X4iDkvclgX9X49mC
G1Qu29DZ74E3Aj4vmvVPJnv4pqpiECpczORsROJy7dippqMxk3mGhHtaTaKYMUZpMbyqqQ7it11P
j3hmKFEWXgXSq0NnJyeznzWyiftG78iaqBM63mvoPt6Xf4kP8fO9aJ27Up4fTDFVL7ixCz0YWpFL
xhZx5BnEg9SV0AKWMoaY79PSprbPa50B0xu2YiJU+kBH0kmi/dSUTd6+jUmQFjSXSPLnO2X1zP4n
nFMmpBXwfTHCYgCQnTLBqlLSzrjAnD85cs0r16ytXkY5nrKWvt3gyFOzGOVsKdR/JJ+M3T5DQm9H
t9yBLTxvtAYK7kDtNdjZ1mFRDDkfpp5lrMRuBbXSfPytvXUiW1sUMmw6LT7SRw0i245cyZU22BUz
BLKOnZoRWPN/JwljK11IfqTcix8X5uNDCVkwq7jObiTtaqyZI+ovhGUy7sot9dAvNC6NQaHGIEvN
r82If5X7Urw+WeB5xT7PsEbD4jXNHJ22MxZRtwVIkfm2pEA6hi1D171fN+BQkExvp3Y/UmjS+Fv+
yGroZcyxetg417m8iqqZQthIxS0BUAZA+TAghDSLpeURg7VnwwihkgKPub5mAw6NOJ2bZ5u3/QS+
yLRrO+vK4yFMGyaxdWSG2+FJP8cQ07/pIZWX9sO28uWz84Yri50s+Ba0zH/GM5yPCjT2dIxqAOKh
lSe8wU06jCAPudUIf9oefHjIejW2NA/Ca9Q4ERskYOr894WtcbQXegwClh3EsimnyOX4QYvCFQK/
ZFcMJiwzMMqJa5AqyjvAuemGWNgIGAAfzhTHI2irTVC6Do7iA3rCDg4Fp87tWtr6dlzNn+ldpLdU
gcb6yuYV+p7EdCMCGwKyWAPteYmUuLaStjm/l9pyCwom/gNVe6crzpF7TMNyRfZ+gMHkfsg+wKml
730Nx2ElljEUazucw8DJqILMxvbto/YnrlhWWhkU1XyNLpdhFnwt86GJDibwkMWZwjQeUfbIKH/h
TqXreOEz710UToog0TF+2S5qBA86yqob6rJ3j9ZooySgEg/g2X61CxpWvMDZxPvW1FLYLhV1n3/r
IKirCkqabmmOVE6Dsgz/tMObtqF5mdoD1Yzto1GEvBEhH+Rkb6d0XuuoWHsZfeMAaeAgXhpeL1JP
0P8JmKF59gHRNsBCqipOHTzfHl9SMHiLdVICtCBgDa535PiU8+v6qQZLBLV3ZD/muSRl//eKsHCS
/0Y9CYkbj7WHs2UuYJYPp8/SkCpNCCrMf6X4T4oxrU7OJ8R1btrf2drLSgjRvS62bUJ0Tvo2nGYn
350S5SOlNT1l3CzI274Pb6/WkH+sfHqYswEIUHiz804fSN9ay2gbsleXdq4/uMPZZNHlKe1+cg3o
x0Oc9a/754Dyo7PzsrCnBE3/X7hLaOYqU5BGqY0GjYPp9DocrJTkoyGAuJU0k4Sh8SZsNAbw4WYi
fV9zcjBk7nauV4WkRKQl5BcQVSBQoHk36yI4k/Y8SjEbcTB8x/KLIQ8eOjHyEgwSxCS3M+xpuI+l
fHYi9wsEhjRc1a7jrRWL4a/Ef+exEyc+noqjZbm3zkdeCXysaJO7zxA9MNtLL66jjaqloOcLpesA
UioieC1DvDKk3oo2M7TWb9P9cGfsx2pglqSX5f3OmVmyqHJNGg6pYe7BdmX+ZIj5VmZSdlEzW6NL
HOt2j6KwceCLFHJ26Y9804VYtRXYbDlmt8PLZomROd4ULzy73VuaJbNk0b9doFLgbPXpOX0lUdkS
bOWzUqSOZLqJ5316N5NM/QAAallR1H0PhdzRqX1qUIguMj0DBT5Lnfz5G5dvnT7SUY0anAHYEyH+
S5JsH5ArNGbEgC9F1ozMo6Bk4Bat3tA6VwnogF8MgAnsjUq8H+sDTrYmfex3WUWWRX7vc4Xf4H4f
aDZU9pNrnp4w+HxgKo89cjvx7prPNobk9/q+e7Qnu/MczWkVFekLzVzJ1jwbp1MKktyEw9p/XTXd
tKzvboIvGv5Z7ppTzx+/1+GFacRldu1YSBx+AfvK1Xx+wzViIXxUPfecNtxwS8442Vkv4nve6a2a
zWlMymVDe7pgq+bqXtfdm9F94CjPvW1bp3SjRDepgNgB//AIAUZJjjZjisulmg6QRNxDtz3NaK3j
NOBQ/+LVL6vvxXCcPX2+QTYh9ct3EaqtCnmKA991GfCZYMrAkZCSJO0zMA7QwexXGzDgf8NieGHj
n1MdrPj2/4iO7aRFZFPk+lWEZtK9tziHHzxmDqfW1D1rdYWNw0SRa/eHxSJ0mPZ2jqqla9dZS289
Mwje/ISUtGIZNg1PnUFeNobuiSDZRYtJqm+ZDQ2EezsG+7Lq45E2wzG2DJDT5xzoB4SBazcvHX/H
4IEApK7wkfUqcJ1DoUMJEvOkq2jML7gWpi8j0xC1na3U3bYGI52ZW7f2GWOsiAy5OKuc/APSxtg1
U5LKlkV5CXyeYNizs2Wak0lFYby1oeDZ8dSF6rFgmRRZr+f5MYnDhKyFVDQyvQcc4Zj5WzpWnDQw
Onw9TPR0lre0o6csIiR48i39Q88kiiIBG42SQnF3eAbdpZKc+u6C71woAwYHlEdaJiyrxYjqboZU
LYEyjf/MeiyOa+cPeNht7hsHQtjtXUNcRqavk1ZiyJJ3mgXxuPILOCrBtHxAuX20sSLpv1NjsuFZ
XUW029XzPRhA0g96Jm/ONdByUImoySOD2yZl2u2WRHRa3Dqrwq4E/LO0kmSE41qRv1dw8Sdw/GX4
V2kUBSdqnXI/xhG+778oVMYhLCVjN5R+ifQnG0kyZ8eSAv/mSFixJNzr1SJL59r8hffBUyin9jv/
Qz4kdkPYwoHhqUXZ4K6j1AEXGeWciTUZnvT33gmhbNOJWyZeGj8RBoLFb/aXGGcDVLpe0bRa7Hyp
+s0l5H+BTyM9g6A9FuZxkSs6ViydRoyqsEIoB4SUs6e4BMXRvt9avzlqRITxilif+8mPHa0xSD89
Tm+4PqR7lFSdQUlFE3hoRkOMtX7OoPsGq72CbFEeRPox21ToV8IAHLam69s8CKMj1Y2WHMuByAAu
yGsW2HD0yBF5dHu6ghdM/6Zr2zPEvgluIxLTQ2SWa2v0D1wu2NEnEPKp3k7mzeQ9FKwjxQ5n/VuO
I6qavXjFJTiCvhYsWRLfTjIZyZJq1rSZbK0ci1BPpc18m9ZqX/e554H3wJP9G5ZrpaTtzDFfAeX7
DLPQCZxJ33gfF+5jTWz9hMzAzCK+Ntaa0FNOxjO6JUhZN+ZOe0KY9MkyjdxwtQdcEiotEDlLOTi6
rMd2zqlXCYimscsYIbWRyVHacTQRVydWKulS6MIA9zUINW6bvr2vn1cMoCXUsm+v8hdDXpTFI0db
Ocnn2cu5KekBhe0dG/eHYmjdl0VHX0bCwGcrlCtSriuxA6dvpu8lKJQ0KvtAndAVlBqd+KC29zPo
Gde73PVUcDerdNntSXCPB1LKYvu/I7Ng5tsjeYAWDUKAQl7Zk83zazpOlfrRZYvKx6pQvDf+/oyo
J4VH7p+hYlDgLMPVAYvg9hSaHq/8h78n2CyfccV8wTu7A4epR5ySCr2FBB2XYBfo5yqdwhvu4h4L
TS1IHqSfhLXP4WtJMGSzsMOdU+Zo9Okr16B9IWMW43PNw1l8A65PIInksMg8NIK+oCOso10WDmFD
MEMoNSRuW/Pp41pLTHA9ya6v4mF/BrKgtiYxBxD1jzKIotO/y/jioBNgrwnUoxRd8Tk8YbC8xcnM
hWiggFB2eTmBS2aEKdbJuxAB78h7hry92SxzdfnuWMHiG6xhudqQ81ssaVV112JtZNnanPsoUXcG
sLNlr4mTrCDLpaIEa+wqYdBmZZbqmlrDIQIi7g5KAn4v5gUrWsILSGGTPAGJUO6dMyaEiYSzeKbO
km/0PiHyuV2urZo5dwTWacBoon5eOsiHPFV33a3+SaokrZ0qGuFhMyqTRDkWtCba/Km/YGMjN4/y
Z3p3HftqpVqIV3udRbkt4IvcQlDx0ML9ir0Zf8BwUtpU31K013F2hVtVLkZ7gYSsnKeCRnKNN9jf
e2/SZqMNA4mzJ1oOGkJq+8uUa3xt3G4zyyoIKkbXYTmqrlbIefCGOsr8zJ5QM0YwZaexzUo9gMPQ
3IA/OaPdzW9bbYpl5oznB0ZUWb8D5d95fOsZPyBxlk5X71Y9xke1wfjb6Wavo+I6eHL8p9d4ZzOW
ONRGf3UXOYEa5zuC5TmvYCLtPPUPEQrithKx/7uPpthvAGcJSwZRAbwsQjjejBpE7ZdDg81hV1YN
1ra5tbQpZ+Sd4wtzU4NPtkyyxYgUm9psZ37UershTfowaPHXswFfNt+RP43A621dPgIuQED6Bjrm
hSfXRHAmAmKRW8oRX6jwf93QaJYN9b8ZJoCMUdBswYXusD1A/5zj1Mn4kx/X4FXBfOX+2HeM/m0x
IUsnzFg/iIsXu9W59rd+ZdZoZNPcqR+OvdEWy1kwvf/UtKeeX7fsYymL4hkNbCgpJupXqGe6t5FI
mFup9ThpYvi3MMzCkzvfHVkU1ocB02azOoEANrynpJjL7+JyLAhFFdpHz0KNmcW8pXA1FMi94IkQ
Fnspm8rcVzspS1sVOrtEujmgHKwmfHzxopoFtf8M2P7sxGdRmvIibX0DGW1tGhLrtEImJ5oa1IBO
83pgMCplEPHRBx+nG7GMyFKshIs1/snrjIS6eQCjCiNtBuQg5xwu96pFPelrvr3WwkWKKtKQ1I6l
F+efNeScCi77afEHGv5qmhsVHV7+pv9prsC/EfjJZItXVlQ8rpFwUoX8YB5+eC5CnbURW0n1d8cU
n3HRIAAx+TAYgSq9Rd0HvOK8v8qKcEE4ln8t2A/tuvFZ+Kj7QDuEVF3pyooBuUKydvweBVKDSZeD
y3e6cu3LGmOnt+C+1MfQ8T2A08v2Kw9r6cYwV3rKlZhHP//bZMX+6f9x8jGSCXwAQDf9bz5uOtU/
SFz0I6EcJZz9LJUdTWKWeEWq/xAB+no7NCh5A1iRh8CeK59scwHlO8klZT/AT+pXhG3D80RdqYac
sIOteeZTXLzrOdsNF+J+NJb/JEbWyUebF8Z+gfh309JhY2LcqzWCnkH9ef4Jn0FOG1IUF4QKtefh
oCC6jOxG6xpvxeL+C0bZ0A+PJiOgU9twGa3lUBM7ZAy5iXgVau33LUfoFx01Nw4YMSKM2GUkut/w
D+SHYarAGIAjY604JcFEacJdAMLrSBmJjFjgz4uOdjlD4dh2W59fsULyHJAvq+8u5yNVEoJemgPC
7XWQ4Ja9aXL2goaBEzSVqY6ipR73BEAAo71hJsNieQPkB/VvabLWUHmeuHj3ryxG99Djqpa3V0Qg
JkvOcufqRSZ6vTm+n76aQYA5pSSA+eQ7DM/jFjVV5jXu0IPqnPeEmvqrzbEwSKThIl9oDxxKnz5s
q8eSPAM65FghgNM5yq2TrfIy066donWCRtXZTiCpqW0kyQaApnm9+4aZULW4wvDXLO/8wgtvcDi4
V+lPz5qAbG58ZQwxFrgh59Int5bRVHEW0plofpo5lJAnkBaFqsn29ED201XTJOXxwq3sg3twQMNO
qQPYr7M7WK+GcGY6s+5/etYwzwdQDCbHcjvruvSVZ51RVVbnif8Rxk8Iijj9w7X8hWMTSif69BI+
rQ8UGHhmnKPIfHpeBySGeXIQ+cwuvhl44tAYBuKe8c4BEyXuAcDXi1IvsbQANeQBk6OL+Ll0WeRW
as3J4KlhVIzAYFspVSZc+SsFwXeVYillkhUYkWRmID8XHSsU3feJw82wp01hFw8GAEjY6OsqsDqP
KeTiegbzKtpcd7G9sDSIgbJzz4ADhr62tA++YTj+Z/JXZCH/q6wPNvEO9o+ai+XG8ttSnBGOyIi2
ATbEHHcxmQdQ6pmtags2B0OTiaMSkLOPUvP12gadAloaz2b4Q+cJa5XPejuxlg3yy8BfaI5bydV3
ayux2OgcRZjE5EjQUlS3cjl7t7xcQoY61Hp/1S6R+EPQu+9qEXgKLUARxr/n87O/1DANp7k+b64q
D6OSk16QLHlOxIQ4CEhYAAr6kE7hi0Ef7TV60wema0VT+rk9mCrXqsz3ykcXrLB0b1otVpy16Qaq
RZCpIgM9CHmvGMBXN0nCx2kEWWLNQLouOCuHVHSnnUmVZluRtbCAApssfvPjjdr7nE2El3n5iUuG
kLn+7M49kuzSuqMmxuTudNksnycB4TBx1oqhfIgCFDLBoM/QWARyLTVqQkyOilQxR1cWDxQy4VfN
NPpv1VjYZTI4e1liT0FxoXr2eADX+Fe7/ojt6SJO9M1BjObtdqbm5EPBJ/oDgwlYNFBrPmwo3L3F
BAzl7r1Wf9OVSCjWlVUp/dKGebi6aOtl5Fk9XgL6Ig7jpeJHQvIl9GCUGaEGd7w8ScCmj+AxKMSh
pRYsSyq5fkJfRiRp4+dkGC27KvRJntTCXE10qo58AQwN7imfu73gG9yEkGLOiWMRUQL6SRijGUiP
99ysxffzO9TP0WYufN2IykjjKnVW6+/XqzRI9IpNj7nEEJqpwXK2yaxFBf6pjdaPU0bFiBd9/eaE
DwNJvlY1r9M+a4B0Jy71RTa0NT2YKSSSfX6UXU8E2yLR2YRzXu7yyaNnpaUM67X6cWSjIhA4uFzA
wrKiiJpNnwkVRBGuckLfjQeBoeW9CJKmcgvLBTCIChHPHQw1Qw1Muu3USppTV+K8bGzjCMYxLXti
gyqXfl5XcLGSlC2FKBVFW0AtDUE1Y3BmvfbGIrxJ+c+atWxuGgMoiwk+BS7UWUiJf/hvV4dg+JDy
5YEWfLETHiNy3ExoTanFWv/jJXazMTdnNw9RuN4Rbxne7gYXLtgEq9oaQbWLK/3gDgGozp4a+gAd
XmSyhr/Hq8qYwW2NjaqXxz3sI8WyffsOLAtM2FiTCIz46k5gB1FUr0y59Sr2TZjhbNKcnBIkKoeT
u8p19MKgrsi3nY57HQibValCRupqUNjwJOs7jb7gxbo7hH1aJEApqAPRDMLgbW3RWhQgEeZ8kY6H
LIrBenJzH5vfkkYygQ6bknYt8fRT2p8d+wNsKUcfx0HG813aJTmGQWryP46/YGOsgTfgkNmJDp5z
U9Tf2/3zohHVe7PXVkV90rj8xvo39oFHQ+5RxQ3YaOGy+O9eysAeRDXzpFNdcDFD8VBykK1UKBsP
kM4t80WDdlLFSDTuKOC0cW233/FFs6QehRlqviAUkA7ZlN1IBuF3UbtgJpWQjfXtFpoiDbII1YpZ
/LvgXfMnrybuHjdT7Fvj6y8Q067KcdZy4eu1q+BZuIlxIlD75uxPaOvCG3fRh14ppQMYERBhW9Rb
1Q8FZfzrIQSmAVnIwaAobVovFrVLQavmOHyDmCnaAdZX6S5eCL6CaZ8/4y4rEh5pymtD29TwlADI
2fXG9fMXnMHhnXXEqEeDLo1fvEllausUNoqO5GWvRRVLr7wU09IpWQGh64OVOWtqK+c1bwJlRmMx
HhBeHxshtvI4Qrp+VyR2FI/p6y2GFIR2/CxKF8t6wCQfSbZijsGfeDEA/hlZtHfuiMLoQ0GfrXap
LxLSRpUuxbtgnCBd8IxozYMlQFklSN9Bwcd6O81NL4sgSxAl4QNl5sf/STyGpx0s4s/8ZmTStxAP
aisn3b51ZJZwljN67hO/g86va6xQy1kUW6o/sVBiVXpXWnDtnq9jfN3MITonxsWqLyJbmYLqyeCC
/rZQg7A8yMYBfDUVVT4vJn0WJ191jGDaqrUnUD1Dyk/wNwO5/F1n/OAVyJWw+a8lsG+MJOMnZNVr
eF4jYUFZMYYkHrQCrBb6rQJk10IyLm9zpYNaGDjb6xkTyy6fcV/CWl9EeSUnaDUdYOCL0VTbCHNf
6GC65/9IVbaThRGwVAYTnTkUSZtL7qqpPLU4u3JslcNAWk345wGNMqL9SO1/XqBYZwxzB1OenP8z
myTRiIOzPzfP0AaAugI4rg84S4Fij0a6JvG6UnQMlWtXcpK3hT7WcNMbzNUvJlFLzwXyQBg8WV3z
c2Mm9WksDklyXPF5wzlCFfQEHgZqOUZmlgPVgja/t+bq2r6a/gtRZ2qWfEmyFGwLV+lVWTgN0mdg
57p5BN018Ax0CGSJ7G8F11VOVj1sCDeo3XrHGa621ps6P5cHT0rLtrryNK7GLs2uNwDzokIzNJDy
UDvlfxRAzZbfGaSbTkhnldVACDLPNFhBVQLkqs8c6w/q2Kbs3f87HboOVB6mh+aquXU+yloMqWYK
gInjj9uOK/JXNHqnRlkOOy2J1aRk+pGuqtCVeHKLYT23Vne4FrADtGKInmlF55TGHVzGz/0ryHzE
YTpwc5tiDjszTd6gNcchzOZ6WAo58wCTRMaJOBHW0wucUvQhpkHmNMMJ+kkY1nEXNsjNnVLXzOjb
WlNgKcvzBtNufPnYAQ9MuaH43iHqgThXaKv2XE4xJZXWFDWe3QlUIEuaTeR0bYs0l7M+4zj+9IeO
kWz4Se8LrvaAGhTZ5TxssRlrnd2wAINGSUQrsBRjNJkq1gVTy4MVQk8iPluf6lK3B8msZvsQn8K2
5RYEhXmbcTKcQ76MRTNVvBYN/Kbzyw7Ow0/BO1wcg6EoKdO4vomrFrxhemI3llKQOw6Ty7XTWv/y
d2oMWYBIbe205CmtMgjR4hzfqH8yFwV3/fjhjnt4/VVB1pxlqUHA6E3uxIbbm0l8fH5iR9futxML
cKzeTfEbCEAUcD/K2H21VEnSLQLQylqmdRD9JKi/E46rCuXu7lxr0T/oWFqEnFDvhcwuV52z1Gm6
IGUCnpHM515Wy+NNwW/dcNZTBrsf1e1D9kmFHW9MtqjlgLVZAIM+57ydNRiepGKcGFc+bY/K7Dqn
Ubdwegxpl8bfFZDy/n8sq6lKvTLPYfyGL0i0y0s7RQs+qp8PKA83WvthdO4McF1mmcCPW7DahkuU
Cx82jXdzvBOT5sEf2ZxKRVo4XcuLSg/dI0cKGBIh+ygWHZFrH/RvJTrCyaYyuwKbMnoAdzmfXlD2
3EcVSCiIzawvcF9cXuIyPx3qu4BJrX1OCzQR0G4h1tC92O82LC7us833EW5TcxuK3TlKgz70oONt
5MDFvSMoNcYG3hECCvWHo+FaeJV7BC40NQ+c0P35wTdhgHFuMRnxCAE3Q/WQZ+kESauXNzf6bY1i
9AA/0zC/VwtMC+ro5xWCX6K5ZYaIf4FyitUweqjGr4smHglCOW2EBJZZyqqV+YuEO/7G0i2r3Y/j
gHPde4z80IG1VC+4Azoj6ynpVpk7G/V1FBGEuc7hOrT6aRc1axRRHpC2qB8e9H0s5IE4h9J5IPrD
+QBmEsNUInQpUqppz5mxI+wcoCXbf1eruUn+8wHpQQ4wlTUHufbZAznRffgLDmHxLP2xZv7I8SE2
8sM5Lj84t6i0hAc6j0K1Y0EMfjblaJrEMKTv+12uwhltg/vv4yrHj2EVmbZHO4TyR9AgGiCivE2L
bMsM3hRifRgyQirrqzKNHWXE/kgLD9keABFeT+49E2rJmdgevcdJFtWA6badTWc5a+tybdLAHXPa
ZP31v3WwOEiXi6clx8lKOhWP0sR2vgn+nN2axdB72L2fcpcDa7a+KaTFGD93/GG/4+mVpJVLDxmP
0N5nLilku64cT/0WtI0j7TmPkWzfut9dMp4zGOMEL1yKPnV7AOYiWMxZ85+FOSt0Ij5SSNRuOAFC
YqTh1bGwPxZWoDp/2lLGnNuPgoasJDZ8L0chhVtCeQr84YgZ+eVz/qavu5IaGRTH+BnEDO0Wh8hQ
qXhvkIDkDRsx5cbu/MLZtVuM42aFn8IDTwYKfLorojHhtdI4YPA9lIF76eoO8BxJOO6eW6R+SoCN
EdxUM/81YkDZ2ncE5OdrnhY8wNkObGQe0/x+qvjyNX2HCSvvDXXNaIjnrjFam/bnD6W4YcZc6EJ4
7iFTpKBpydwaW7DIF4I8xs9ezFvuK450tOg5LQDOfgSPoQnSiR/RPCVeoXFTac39AkP9KRlK7U3E
mysfqWxY03BJT+SdNUrfbGeof1R12UOIf4QuNqmof5UkjkJ+x1fJAaP55tTVMKBIhm5U767XIpPJ
/kB9kpdSPbc0JF+eZNpe6Fd2Cqg7GNxxZEQxlN/CfVgrvTkYbjeNliNGwWRgowSOY2hOz/eRf8kh
toqZqNsJg+96nfdoKvT6swUNGrDzXvGpddzT5Lr1xsiVo4BD8oZVz5phAF1eKWmB0d5Tv71AP0dJ
EzaBNquwYHrwK2fXJCkKJfvflzG8r8V5R5n5M6jrQmyiQVgSki1eurSQcHZgQmQtDw6LD9Mi63z/
vIA51VSVba/Ac0FootL4Lf4A8FzUAiTVRMGZuXLRyErzQObzuVeZzn3lYNwDCIJ3k7eZXw8fRi48
ZgIUMv1jJr9ogobsCAyEHnz6LgFscamG/eBKxY85p1AMgjwTenTqlaUJMR20rWaJCRJEGh+wgJba
qOtmZDPatWzzSACuSPU1JQud8b7JxXXd8vEQeiOkFGjMQERmdGfiOi+Hjm0sjVc5MhFL/uHT60eo
ei6htcQFp1Bd9kMCXljaRxTibzu5Na2jVW0cr9x6mN51KYlW0GYzGkSc03Kmbm7L8NqyFXNp4h2Y
tXCkQfXsBe5hrXM2gc3aNcuNLWxGyCY4KykAb/HGY7QgR+en9CoT4Z0+dTOGGN1Z/nC+v5hyMQJs
RhjEd8qN2xHDquVgpsRkE2tVBzf8mrAfLmt+jzBSwG33AWfAW5si9CButemIxn6ouJk/l5qggX9c
5PANcZvDfwnp1BSEuf0Vtbg6pkLNYoBgsdWzu17U7B4UvvVm/NsMDjYehZ5oxCv4800IVaIY7r2T
wbsJQwFyFgS5VOwrOKUNIJFviX/Fb8Vk3ItEnyHXvsHK1UcYuRDJi7Yz6eVGrBAhWReShjFjXdeS
F3MLgcPZKr3/xZtcX3Si59BbIuMDu3fxCA7Grpcs87ap5ccfBjSFuLGDUTe/1ZZ8Dyo6coxGN/W5
H51AfZLJHjGswI0gdKLk4O7JvJ2vVK1MU07y/uWpi0dpeM6VwtygfWqFf2j6AxkdwOEh/x0nqMue
w/qjvb8YfnOIgHwgAEifZ8WUFBOYlDEc3dYFL+fVVOp74P0YOnx/bfzwt1A4g8BGGFRg97l1a6kj
SsdrGwiw3lGuK5x40Bb6sCVMz8JhytH+b2TTHPZwaYOQ21jL20eXvubpZuAXVPtKy3HyAPKMd1Yl
pNvDP1O7PsTQmbwndw3HS7wNrzzFM0TmF7DtOZSe35gq3Z+11+5QLIXEmwi3WvG5dn/ZZ0rm9eNd
gF6LIvIrnmd6h0jnn36X40fb2nSV+qbCeizF5HKDZoalW1cVhwvKMYl1GwMBcyi/oz/PMmH5ngIu
yHoSYftuLDhWbynz20Dza/vEd2uCmYRq2bssoN6jR+7bWkyWwpKG2hjgiur6S2OOOdlILJcbuajx
2kRpP9HBp2NDfJQtwCUlAJ+37utqS8x4MxdsO+4uwFYSxyWaBt9/1NM6VfbfiYYomwEjSH316+m+
bNqSiZDHcQjtZWLz0jKxo4lLokkakw3Mdl05q/9QVblJdjUAA7q1cjPYtO2izzT/1eAd9IsP2qY/
8Zg3uualwIxOrN40+GEXqn+uPpHdal17o6mTrASfiYBY2JjcYwKnE5LhEvtsnzmxyqRkrAdfhmIn
3toilqsbLy3wncM53e/GHGTOKge2U0YKuFaOp3PEKkOwx2p887uksfLSc69IuB8NsPMRGqOwwIaD
N66I/r9ggjqUA2LrGvWVoO2nOSKqfBe5NWL3Z3q8DnGjuc2ltkkp/sDQ4aZ3mDmyyub2jhWgQUfE
4XtICNTxdOIQTivBp+nKTtUyjzkuDtfXvLtAblIHFLnHWxkJFzDQR9Ly5fDPX+dOMdEeARrSTips
5lSsi4NFh6CeI7GjKsonRu5TY39IVSbIepwFlYc+OZKfiNLoE1EUYxkb+xTCUzuBMB5cPvFpJqap
Y2Chp7h1HgR7wfowziQ7Rzn3KvuyGNMug5AiurutB2vRQrFOUpEMzqO6M4NXtetsHsK5JjAu2nFy
7xSxPBRuIjq5KskE51unSbk+p73oar1ClOzO0ZWh1R+o0mrnqT3O5njFDMJ2AylS1nSZFbh/Q++/
GwDBlI8VbAGJxbWs1nHukZ/c0fjyvFmYzxdRc9qDhNwkCRG7oMMcx6kQGh/WCeTOktOcDg2Xy6ss
EDN3Ov+C9Gd220Yvg6rtyG0BX+KQ8ErpXfu4LGv09lWv+DXAdT42TGiO/Qu8uGhgVKrEHsKDcxc2
SiyvWCTHTbZeR+FSIfwpgq0Af8gGeySdLG3B0pkdXY4pTeMNzucGMF2wONJFIwo+HN549ICrgZ+o
YqQGTmWEH2zPcg6V6i6GNjSPPrpDzMvs2Dcz+M4juXanWFog/ZsK8/ZjL/1bRukU2t0zRVrgMafh
mf78OupxtdUj1yIk9B0x6/Sctsn701rZ1cEYtlhfPdsL1RkqY16iAQYpI+HF4rp+UJ1waD2mDerV
J9ZDU3Qxf9IvQg6aOyp73kchKfipk0p637nQANIls5bAVth9f+WOja2ikWa9pmp8OPjQcX1U/BTp
x9xKVB8+/rIeBxJ4kZH7DLTCEjzj+QT6rDn3Z/DlmLH+3aUZuNwXr0eaBT4/WgrTk3cJ2wY3dUB0
0jcXtX3+Gmed7eKE0l8DO5Xt68B3NI4FoYV16p/VKDyUhl2g6T+Pw/5paVIS867eyRQjs5JAqG1P
sdPWTC8xSzUAQw1e5EYOrzyX2pAhzRUtgVgPmjUen2c350oua4IBcCGqqyWio0Mop0tZKJzQu9eN
OTiFU+LU95oIj3qaAhpNH+i2PIN60FFXbD4FVB7bRMOMUaK6FC/rswwpHFvLQIwg9z8DFzfYExsN
xUgNlKOdkM/qYNcQbzc3v4raHXrn+z18OTm4c2RopZrt0qsHqWR1zQTSXQmkJDVNWlmZHCd1Lr7N
EDoest38tzDG7P8z1JIoWT9Ca29TSupoE9B+ODipfqpPzZfLFaVw0rRlE8WxyA8AmG3VRz27YKDb
iF/TuUkLb9xrP9eGTkNMVtCmfYUI1zIgeAlEZFDWsv7RJtiHaHfwEfuvkzeIYN1M9uYhNMneEZd1
K8nGAVyMuN26EMICmYO7+yGrdnMuGcO3CCgv4KYNgow8OYDtFn7RZvjciupgSigKtrMQRhwThTxF
WyvKc3t3x/S3k6bKYWwVEmqaxRNFqSWGkgkZouxus9FzGNhl0+lrVbQE70KVN/OPUhBcxUfZyQMb
V9cJk9XrYM0Ldoh8/E4Eq09oHl7F/4kustIecwhVWCAttcKKsOB7ldY0DuYe7gAYhzCSV3HxH8wn
xq8WOhXntn8+DkJ2mrBPpSMT364tzhHpL6NbZKVdaQXfqMUbGdOaYmozKeHWcYojYNhT+1RmcT07
D+40qtXq7NRV7ePU33yzS6UttjCZ8jMLiwOGtIaY2AWzahrp4wGD1cbn1BIxpr8fLoUEcPFdA+KD
myA6TlMVxxXhuTgsivDCk6n8F3ruyRyQ9AUJ0h0bmipHqYhlERGTXxIBInntFQAy8J/ZuDgngfWv
DayEit9IER0AnhJ/u5bj4p0Ds5pLSbTIMJFu2HxUuDQbS4ppjxqhhvvC3F1O6Y4rosd1zlO042oY
bHsl2aCtwBO+EfP2OYV7SIMyHsE0eNtwzZ/BZNxYAKIabsbkZ2gDKjJDoo6mVS/rPV3zf1OpeMD6
MipHAw3XRndCAXfQWEiBM+l4L/uN1XRG3lvA5lH0Xk3iKUlOsXm/vWrd4q8IwKufEZls5/AxgqW+
c3v0kVq02v3K1Y5QQ7pjvEeSYtPqmbM2CRE/3J+8QMDMX0jQjMSVnbdJimm6ahHjlGvsyiL9HScp
ja0YoU8XWDotSu5aVdCWU0IyO8SPC6kW4ORFTf+GHhA3+h+GqZNpmhQxwMEp0GhGdLrQHRsth9Rj
AzYsNOt+p6DWeD+6mjpZMmu7jk1EkFfd0GrvFTxYrnkxDLU9+ac5Ztjs80XMs7A8P0YV7oWll9bN
36dciJEoqzg80fsiCkdSq4hbpt5RZoWRcxT+YPnOIwoe9LnzDfWw4UVBI3gCdjdKBGbLLH2QwT9g
R4KWY2hRToo4AQC5DTu3RL6IwdUyKwXXc79T8mnGm3Xepx6IoIZVKvBH/aasjlvkCGUsT5nHEXan
J5eiuxhN0KxhflRBFpW+ybemYYhgelAwnmzRDm12qYe1S7/IYdUpe+IblRxY4yY7RJ5NwOOqRdPj
llT0yFUN7zPOSB5g/5mwlPOLnfMGoZxDqxm02CCbpfhfihly8yvWKqdrr4wEw/Wp0zgZeiTFXs+p
2RrLWD1D1WqHE08t1O4fj5NPWj1P5TdY8UgxgSvJOUfpuEStvZ/TfHGZjVRuYkBJWJjoRxWSUVs/
uYDbhf4IQ8tOjZjTUH3P7hZSSWOj1qKe8PMn8LAxQ+d0AZjPC57nMkOVCptbvov4dDRBOrpCaBJS
ijf2VXaH36gqaEQ1DoWkVE1HFQ8lc/Iuz5Z+Goctxg5v+dLZIHJqi3Jgo1aT9CiXo8eyjl4MlgoG
r0IvGJbNGqsbt5p2sY+TI6MAmAQ3n+kJbAd/fDu05nnzH25gdLFLhkKfU6sg31Fodxuvm0Pe/UcJ
V/lvTpQ86Poh3bVn3kVRvDw08Ip/Lt1cBIinTlVtgw3VZd79itxBp5eyLeqxJ99f9NozSpKWazDF
JpIA2ljqRZNBe9U91z9ZxPLMfXwl2dTlKTze3gB3wynApok7KsBe3dyDAa32YSW5BZap0bddF1ER
5X1rbgtH2fafWytTORbC1bvqbBxrWmurNDejuc0RSr3r3HvPJMUh2lFFa+6HsXvA+laToAJQ0FR8
DMx4UZHOPUNVpWCuq7+IKxbzSoAF0wpHHy7Ba4ZwJYSs6TtyA0v6E6HJawKiuE/oRUwAA0Ps2AR3
uUHtz/4t8pHwA/BZjzRWVeVPwHEEXMoZt3iWV9GXOHipXIWIC4GwaWpwhrkBmZ2Ay2NIBfGKbCNk
++Q4sDDNvAB4YZcwB9n5/KXuQpLMoTJGCQEpHIzPYEOvvocVuLfJ3AUN2E5mxPV4rN3fCzy3bOwh
/USHSOBnnJGN7mLqgENBa5uWVc/aCZWA+XdP58Jse660nuUHw+4bsvhoHQ1RY4vRMbX9kkMCT0P+
yfmeCDZutsEbVC2yhNPG6JzIve4K3pXjPxQvt2p6bc1kSD4EzVfLpJmpRsIyx5e6ihZeS0dAsZOJ
ei7uxFzKOTkMMMqz+FsaQNOP+04QyIZ/tOckR89PWH8TwdFfj4P/oopqqoWIN3uJpkhJjFzKUM2g
/ini0wxfoXnrwFgyzRSPyBFZsoA2VqH+mgNsSaylJ7kskLh2ZJ7xNfVAbC5iNzd+h7bYlF/Ow1le
UVjFMe/a+k+Lbe/rH1WAuOM/MApsKy01LuSPuxtZgELEW23UFtTrOqeM8LLtR5DayDtFKqfrXSrF
py3mibwZ2qCttaiZg1fwYhSvxun9jVOLWnK7g0xJdDGc6+sKcGA2VBSri74z0yr6Hn5H7AXLRiCR
3/31iXgH73k38SdG5snp+UZG/wJIIkGDOR3scTaGNb56chSDEw25XbIKfe7nW5mfop7G1Kg9CVbz
A0Ksh88FxqZd2g2erk1YanXLUwekAotXymOL2rs2Z0ddUDJDD3pCKdBMBhJQUsqDgOL6I8X7djeG
/wu70gPlgmoqV0bB4ka0ie2Uu+ai7l8tdBX4cKFGNQuv9NqRGcX5arA1siypCoiL7708MjgcEG5J
audZdWoXYNpde7fQZwwmpb2ihZfHSQtlv55BjE5Ijtq+7GdEJZQMi/ZeQKG9vyzJNEZqJGkgZ8tD
UD+onpRmHqOy1KK69ZiJCMsNFiQB/IoGvhPQ0MRAzrE88N+hOT+3Xu153zv9yRzVrpKM/PoDlb1I
bX5zTqbHLhe1d/YhEAivMhZuJszPpJhIWsmYU+oO9aqnZ8cigIFxRRfWP7OeiuscJuw1MnJq8s3J
MzOvqLi6Anfs4sbhJ6n1nME992C+myMEd4IjD39EoX9pA79fdZ439dP00hc4+FYe+DAM/CG7eNrO
iAXCqq4kopd84TXWXRXGx2XJ00jN1TFNRPC86QphEUNokBkZU7m1FLSFrmDgQxfPqP8B3Tp+S2ls
2eyLP18IvqvPbCtnYHTcR1HKU8w0a11onqq+L/FEeib8lgKDdTBAZoBhKrtvI1YtgSD21C8iZLUv
M3KT5ZWjm81Lu8sxCfiR4ZSxRmYyoHDmLZuvPl6I+rc4ehfYUKm6lwRSFVepFEewrQqzciodIckq
ehOT6xu4AGbzV5//8E5wA6z8yE2tkZfBYlBMhZZjuMUNJQ6FUwsoWVqLJUE8xV70JBuAB2U9br80
Gmd+odxP3lePdV7mJmZ1GzVmf6UXb2RLHEYZX2kbYKYFSRHFe486L6QX5UrkLXLFtYk5UM84S1qx
1xqFaUh/7Mk5YMiiiV8OY0y0S/siDt3lcc87wkPchXHETloYV0qQjlvwoRydmnXxhTQb8rdGtnxw
PfmUfeL6Zest1RS67wjnS6SiXgFAsI9EMieb3O/m1LeH7YV3xC+OGVYbjZLPHKEaS2NvsK4UQaap
FvwDUqu2z85yaU052jL4UfVKmpYSCSqJbwPMCzeHlae5zXhdi38UVPuqGbYiJNBKTO5tG4z46ntN
Fl9WZp4uYj/ErYUKeZV5aa8wiQLko5foC1AnwWLGs2zlzmjQJ1O1kU/1fXwhMscFHB9xXR/RLLqp
ZxSdtFjgZrAqxd7EDiX0m7Ees9Tzg/byTJqnCGJiRGoWOv7w5D5QUasOR6VfQ7yK+QIkmkQKhNfc
2FkD1CRtcqukyuEbsXDFg2k6+vMSturifkpdNQKcI9XbKfhYtaiFZK3MyjkIznmeihd7iKpiy/XP
1/yOUiO3uBCEXAW8FjZIu7dxs3Wp/xnELQLaLQo3lFi7BZX7qEDQCmjNXtJ/Vd3kw4TciY9vxQPu
FrvAjGX5Rr91a22D/X3I3ax6UZUZa7e2NRI9KHUOjwschZrop+LAGQi8omqUSgL3x1wUoVsheDUJ
3d1JRDC/D3P8f168WWENVNyCus5ekh2ZWDcczKePA3HFtTVxJhvHbNpeOGu4d/tGdRZWPBKtlZqd
lyBRhRx4/zFIaA8InACDav9ZcLjiwNwexeac5yeiWfnwqnVxnRZBj3Ork7D7VS6MoN2mS/ZqTBmT
NWpp4VTe4G5+r39n8tJZdTcOyC0y2GEzRo+Pm59uEotoj/dvYhl6zddA5CNVFrWKz5oUVL8/POnU
LBe3un3Qpsdj+FpLmtyon99iAN1jpuVwUXQfJKJR7opVu2qW8Noj7odVTJ7Fr+8GTDA5fDkdckUs
+EwETK1DuBqFsB/NeMSB+H1DxWGq1mDD9y8x/bSLaHw2uBJZ4/drkdgDT8S4IrOJG6bngXww6fVs
DbStqKpMd90L8q2VtPBvpv1wXkjF2VxxNoK+bT90X/PgB/7s4CggZEwBgHDSAYwmhbFxV6qNmDu3
xqkqFQQvFw0v7x8FlI19TRNIXtbqhbaEiS9RXNQQNy7O3U76C3uuk1pY90y+N6q5KiRRy6q3cljC
M6YnDtGnseu7Ty1zfvCkawkv9vycK9vj+jmMDXsxKwyN3rsaO1JhokwD1fIpzgR32jeLbx6VGRDQ
v3oi+Bu1O9UQumgq8dDQs5iTyn00KuK7a5eyupjdC/1D/YcPu+SARXLE9O3JwxFCbxrJYH6cAcYp
M/NuVtV0p4b+w/F67XoEZ59aU1AOKY+iNQaS/+vWCWLCn0ywOdxDOnhrUCtolcMvtRrj74t5od0J
sWMf0HJ/V7H7QOWQ/Ns4N4IY9RVr33YWZUEE/R7zf4pLnPFpyCYySksphfx+YRKjYX/HSX3iXG1n
mRSX9WMRU73ZwYRWgteC5Js2l6RZ47iYoXs8JqZXVmuYpTiUPERCKhCg0XUjt3r2LVdLjlo+cnhG
N/HRLD3Qrkh6XE/ZXnMaEVJZuL7yqfQETItPoUbSETPTG9akAWpVk54bH3O5UKHr1F97xMZslmzV
nj7xE9jl54YS18sri6NPtO0T5jObJsh2jSoZxFPmHK1LeO8oR1OB5qmG/jCYJqWvLUMaB/oQ3txm
8u8nhVp4VSnQWyri9bpw+P1uOcTEzpFqIToTeFct5Wk4KXYp1i02SH/1KH0XGKgGFIpgUuKIf3nd
NutSghiBq4OTxxc+sX2guO7u0QuwXOx+3L5Ox/+TL1DVH2l08n9ucJgcyt8Zua2JX6hSsSimQwZb
nz/1xcEVqHBx7IhZ/LrQk+/T0lUj8Bgz5SD3rLYfeNEZrnSiMCKhgFEr/GusClYXZRc0TBQkPSeW
pcJ/50LnixgEo0Fxvx6XdE//oMgYYH0t27yFP3Fxgc1WgAnb1ZTc7+iiauuGLbFyMEcWTNo0HIM6
NEGtz+fVgOtCUDDj/QVBBRvrJOvyYqjM2gc2fLA85ep3yCpPW267YezQ8qpgxlW3yZOPB66juul0
zxdrF3i0H/hwkDwcomWfS209lNP6jlFTQYdT5m43n6/FChBKLFe8ysjfNK6j29fGtZQxaF8BoEgZ
6jCMRU3BY8aPWZVs/oVyWy0GDHD8Czz92NH7pndPfaAL240goHyoiHPjxwLzrW5dVKb4N+UGaGbD
gaZuwdOfL6oST6THL8CVwvnlSRjYc0iJgPI0VsOWGYV4P5Z19tLgc7AhymPPVCBEASUWfY1sdy82
aWonN8bz+BsWcznnfM3DD6NqUw8vWUc6QRiSLUKICJcbUnXFFRpHEyQHPa7IsVVOJn63K83owXhR
csoaLV5mcIQ8UDj3ML2cBs4aUBBik6OXu0b1l8ZeQsRslzPLL0/bQUYG0ne0PhoE3xQHV+DXHdtp
1543eQ7BAf5a6763UEtf36Diw4OzdtuVj72vzOjCoGkisk4ioeFibQJj+v9YQ5fI9YeE1Cey/rx9
tpQQOZU0O2cFmxeiv2j6wgb4CZQc0WHfbhK6l0odrS/lHGYmDs/nQjnQhyOBpQsLA/TxDoGq2pqx
K8kGpBonQ5tLnv1746BRdjWRY7ooHec6qUOqtx3z90j51PWHJU08e+Z49aek/M8RRYoW6T9v2PZ/
RBpdcpS3oZNgrSoU1MHPPA94zYRBm/AeSza506Lkr17t0oN3iIIsn8Sn6X+6C81jXNEPJKc1NhFp
peuL5c+s92yhDixkrk803ko6Mpcw7Vwpf1O+/2mnIlU4xhb+tGTeDFsmS+V4XgIrKEKXFfqGIdZG
tdbLJOllL5dptOOjCP0TGvqMxWdZ5zZ5nx9AnUTe3xBmN+cimNk2FXzjndNVH6bWXZ9F27xKqhla
x9hFVPOF7F3RfMN+lRPTYfX0gdyeMMc6oSd9D0sxJcJkNukHyRjzQzA94JT0eoU7lGdcoH1oZSKk
hmV2J0JGoi4MafBm8af/Qr8GN+fEjRMX2XNUgzoB0i/ab4pXax7lh+rm4eH9xInC2+ABedWlB3xT
twyw1UkQUTwyMCh5OvomEyInie4h2N8F9qIt0cqJon3/CL493AZ9OX6Bhhk2q70e7MwJc4efPm1g
jVl/e7HeI7Nnj32P/hDtCPziJW0Q67bUi0xfXMs0coKfp+e9TmK/NSQDrTl0hXNchGqaJx1y/Cc3
/TO5rJ7Oi8ADvD4fKqoXpkvgAu056YNWx9zlQ5BwYbSF5BnpBBr1M9ZjSlKjHzFhkBCznFtaTJc2
JTMkdHiNqS3ql7r0ZWvvL0xXyoHSh3PN00YU0K3VSVMfVxbOdWKfgEcP1/UwCQCQEIj+nSgjRbM2
l/zYtmZmeIaAJncDplHzOq2hf7LtmXAgA76YyGU2j9LC8CC3NHVHpfC7XnsKH1fCzvwREpDML5gg
YRy45OcK3MWqVI3vZvBSWyJ9wChgkNjUfN+dGVjr46HpWk0w8VqqcHwnA8LnSs2WaqoXdrfniu+H
D0TUsdke5MzsaBpWWHtVdeM5AvU4cznrE5B/dPTIG+4K4sqWUO4EvBsCPeOGtp08f4L6dmoA/8Uc
tGaxH4kN1oLPU1trGRJO6bqEEkPqLB7KO9wVtEPgsTc2d3FlcJQjUAAykcuwbsM77/sy1UTe3gC0
oyajq1rbOkD4sjawNYFvJhypIsK3vnv014lUezeiXyzMddWdtpGPrr6nrzJO/tBl1XIaWWOyuT2n
iVIX8x9clWHCrtr9Nh4HbwWNw+kWzTg3RykWQsglkuuP584S9yyfcciPQc15u+DdZjGeGcuYHc+c
QQjMDZsnzDzeGEp2J3i9LMhRmJ8mOp62kEWP1fPIE1sbgB2kvaCARZXQG4lwxv0SMKfXkJ7G+30O
qoV6TC/LP53dAWlfF9b0VORQBEVZt4jBBLzXcQABQMjXQlIbTBmIOEnAwe5EWDRBGBfU/z5XI5Z+
rTKTt/AHCrSOYAThfuRWSY3+U42M5THfHMz0HOvjaq/9ydZ4ViqiqTk9cgKf+EbFeJdSocmtsN5x
k6GKRqTprbAVRD4Vk5I5pBnINZ3ijzBKq3JsIIRytV5HMnktICc/rem2WW4eJV0ZCKjR4DCihot8
oM2Z9JyK1zE1iovdM2J0GR7KJttBAijIUuL8JBsxBVfBiTAVd9n6WT77p6Bx4r1ymrwH3gJebQ3v
9FXz9D2WOGlarHBuZmiJh74PVbmI3XUKUsAnwwvWxtgRwM6Lj1bqbYxU55MR4gnNsF+lHiMwCYiU
/40ET0PDfOnTYCBOVk57wap6mQXCKD20YnSkVOaD3naeV7mKssa8YZ1aV+S7zTDe5WvgEzcbIvbq
kamJle7gESVJlid3e3HU6t5d9q01rNH8YcUlzmYCFX67pdzsQ+6HKprtPY84PSFAvvNer/7w8IDb
x82+8t9UZ/DS9AGRsKbNz5fZOXEPZmZuw5SoGIXvD6FxKhEK0zDMc6tR/JZpR4wopZACmwmw94hA
I5QqQcA4PlxUUHzzvYpPKvy6otN7rELLW+RrD9qEhX971UwfGfOWEd53v0G7ndNNyO5wJgXpXVQt
11TgtgeI/dOn8UIaMOL/MypVxSF7VLqQ2J6SGorbHhSLudYauUG6uQQLYCYzaUsLsIZru1n/oUNO
AmJafItVAuOVhD1mFhbfdPzgefru5bsqn/UB1qjv+xrmjLkCSzhcCeRUFVClQUZEq+3oWGwyi3LG
4Uxcbu+Eyj1pz20U0X+GLUPGD6/i324GvUcI/AaOqsdyq36BItNjnhZSnR9UVpq76f63IhyUXwxk
g+FrL8jgd8kf+rio+8RAjSbasO8gZtOyZls8Q23Kd4267ytTfWHgGmjNCmgDlW1sSMlP/IpHr3LI
XYzyQgc7qGHbajoRTct1VmhY5UQjaTyP5gmvoMTdIJgVT0mh4lXEEzXLsz9MyBMUFVXzdhIAyKOT
K8sIr4bpkDbkQepNQKpDpDepPrYNdQscwrcp9jRYlHsALJosokjlMC1MB+6Hzn7uhaKdrzhK9buJ
wZkiM4aYLzVbQG4HkdmCsZkm77tW6APLWSuGuw1hgIau2wkcGKHQp8c74xTfLF2STQpl9BUWUE7P
H1BKLQopjC2EhN53lNYsFLFGxSFSbVYzddygxUuMGihlZCg4NlrjZux5cSH6PmhhuyGMvhuq69W2
lu2Rpme09LoqSS0Tp4l/L6guMLIvzvrUimgzdaRIEufIFZ1FVCwjHHMi8Ehv9qWXk2fmdpvLcip9
JeGXDVGB3/s//p5LNqsRPP5VOQqWndcKoyguYjfCc7N3A99qWVIwHuWZgigu2o0iytTmUdE32Z57
y1rDnpQ6hecnhPnpf2snfdsjE+g9DjMQZ8526Ofb2EoLbJXsb+fC0O4SHdseq9fZcoL71t2q4plQ
6Ku6XMKVW86+UP8QkCAAULKGMl6+NLFVz/UfjHFXSHSfxegDqe+Sg3qbX++ydntiOlnEXulS9fTl
Ty5moiRw0goOffCTyFBhKyN6HMUZ5q6Ve3x4wg40XYgeUKCkhSdI4GdXFvMu8Wb7ET8b6aorhZvz
SMmDMF8bK6lwoF9zRdjNYOOeiwhzHcU+EQ1MoRzJL2vr5RCLnyB9r/GJkWR+FbH2fPTz7L+ZG0aW
L/oEdBx9R87LB8fQqaqmxRx+lw/0vZUedts1ntSFsQoeAIoegvJpxDpImqUuaa9BO/ilEyCRTE4R
6UuKoExtmatQwBcUhOH49M7uxA9avQC58O0qdgzO8GrtFxt6FtzFIHte8bhWv7UoIReiBiYkB30l
TJi8+VXCPd8p8Il5MtuDwUBYlR+69P7wxxdzFNbPKhYLW4cgDpSsRQBPvx8nPjPevvrC6zVo/CqV
yMoex/ALUAdj3VMUePyZypgr84yYU8RzbbrEzNhM71kHMNHMAtbE3tXl/exu9nhlkhhDyPbGif18
RZbX193dmyuAU9hIfFSoHZZZCmwGquzMcsWurqRr28pedZ3BHE4bqWMdypNvoVayz6qIPneRp3EV
UIViW5hZWXsK+uubEbPvId5TESvgIyeS8t+M7Ct5Ow/B6yb5rRh3FrOLeemazerzRUBBiACru93Q
NS/qjaPpMFtRYAYNGyjvYM5CWu+TmofgU+StHae/YZeQQxXShfWP56SaIHFVy+FMSPZmBKHAd3Tg
vSfXBKrzvhCKmjweFRMGR/New6Dlu7c8OvZfIeiJIIRJ3DWETeNx7QXJSqqHlrGBKnjkZAjKkjfn
lXRFEMlzPKRKwFyATMqetXdrzRgSn8Ra/Ty8CJbeiHfQeaf7ujOFP1ZT9LgTEF83fSXApxISaU2r
jGRWYXwDkcPo8famXMjfiNqawe64087tA4Xxc26wtDCfMeBwsMKPnEsWT90O2EfRAHBcuzkeD4IN
bv7C9FaHsCisNjF92vr3iMBXKEgRINXUwlYved1X1hvfbv2fX8hD9cCd4d0ff4xlLIpV4UwevOJd
kn8fYowP+JdiZLQAOHaVnkgpCJ+QhYpn952tk6YP6JcsprZeFJE4h0yrotCb0qV7L3EvT62RmiQs
4Fwd0txP9muevr+yyAboXpjYVRRAf2uvmx6PuO+pL6NWI4XrsGAt65/9icdc5RNVQdY7b6XnEwbh
f+Zd/VT9Cbjdi5AEfn6UdQZGi/VE0IA9tBobmIk0paj/UhXw8eFbHYJyX08x1LBP7pqBzXnQYVoM
VHqWBckbT9cBWNrFN4c/lv1vk0d/XIGc2aPvDC4fsOCogRx5s+znyHsM7gDa+Ys0mbLKamisIevz
oZEN2SKiwB0H/qVXFk9Sj4OJ6R/tyUaWTXkNT2rQwc8MQ39Cz940m6JwX6AhuR1ZqQHWUqfPJGZa
2/qmEBcnIuWw6/jPBdVvNRRc2IADus+DtDPILSausENfQInRNpjd//2Z7UEkQ6EvG/tqd+488bWI
UEaTTplg+ydJ/owEiADServaWlLaGE9+oh3xJ1sk4XQfkzdl1Vec/BLHbG2dw2vhyGJ3WZXeXhGG
XBwqWnlf7oYeAQmR8gMAvGkT5DX9lXMl+aEpKp3atj7Yt5OOOKDbxXKo8y9hyZElcdMQT/74f6kg
PIyMbBDEAVHXeZCC8W9lRozzqyqbcbl2/KYXx+htxcW1ylSZQPWgG8UGFxds7cWvKAaT1z9QZRXw
rS8oaa6inSdBjWIBraZdQGYqWUsS9011VmbGqD3nxpxwLczSefgr2jsubZRqvP9u68PakaVS4pre
/WjpaThMlo+dG+2kbln044EI10WutHJAJpkgin1mGI2AKu4/IuLT4UUH3KygKj2BasQ/UdaCXzyD
k7V/3K+kO0L4QQfCYkXs/tr92ENsSoMCjfgs+ALRVYMfK3L0oNfyWNbYsVdLEihO4oDLucqsixy5
KdqkgIcRMCF6U5Xf/Yz0l8EHb3uDnTCf7CuHWO17vC/fqQsjZBeSy+OmeD1FtHXqJgrro1CSHK4i
nLHnJRKkiV4ArNCvAcI2txL9dVbyPuTobydSE15uFDE4F+u/wEX9FDHgR9PXDSRl2G+EBbttzd8A
plAv0XLrujQKFxMh1jHesdPoXd77S7VHYMWWnoUwP0T2W25+GSDo1GQVehgoC14KskJ+6ljpLPb8
KxwvbaaTzBtiJWVmplWRGbgrviswEDVpVJ5ulpwmFnD5RqbA2j+jD0LSYDVawmXusSGiONxEW2Mv
VC0viPKY3Isz6u2aa1jALtVG3E0epnuy4r5VnfRAVzGwP3JdmDRjUZVbMFi4iAU1aiZQbwK9lBxq
zWbbjc6eOSw9TusRSZrOmTBOiNMde0Xd+6dJiI5I9UnWeP9YRxeOUipEySWrH2SEccrMsCDN8Drd
keFAoA9hZlt4dFGicqChqKapmrfUelfAx6AdU1u3sHGJs6uMLVlemFLM2X3mRstMsR0N4cl9wAwt
/O1w0SuTMiSUkbfFZzS7+wNqfMVHnFb8t0SElet2oRWV/YVRHuMkxw7znVBUbygePIdWtG5mSw2v
YZLtABtnJmqLh07VLX0CIjaYK9Fc+202KrSKshJAjhJsuIDy4JqWzzpBgnbhFEOwDOzQCQV/FIC0
riLKLHDKaq0v48SWKDY3B7SmIGptCG1OnOh2FAc2re0eaMOLWCqJGIXyERX+FM6D/I11NzenB69b
lKgUPZ/zi6EgEgSrRu68iofU67hGXtQPUeIyaO6RknvBmV734LpNZRoAEMJnyAEZEO6oTmMzJh39
YKdcG9C8KmRYwx6zRHFb4JHE2oGkJsi2emGSlRS+1UjXQtsQKhxATMSgqSFNDz/SMi9FkESD3EVS
rdHfDJKYOabH70gDZRoVFzDKng4lbD4cdT3lUpGOQc5rTSF5YSGpysBuIu+shdkg4IhDOSpkivND
teNu/HcD6/ZjrBqBe5lXsp+egHbMHn6kkHl7lvSY8EmE/dlbwNrAJoEzg5ysPLbD5OOW8ZjwK1fz
Wy4m8snwqavfERwUp6Pe8jNkcupJnrz42GBVEBhlxMZurJLmedib57v/NAvhF2j1pOkXt8o+c2FS
+97ays2Wxn1dopw91DR4Ka5rvrDMKZaxt/x9SCsi7dF9VCto0wBRKak216nHwW9UlIFuEp8vCkUD
vPT6nrMFJam03145F4H4FI7OfldgzVrPvKe7B5gFdojTYra2rC4uLey6+NyDbfRW9fq+jDRrxFx/
5SGXqOC4cUwgBdormesXobV7lm+Ca/KJCpEJSTCataC6cGqpkdVPxL2ZgpN+nDIQNZUXBEApCOii
GZd8sFt+4ucyviiuxYSVa+3rM4+lc/oAqKa7pel77i/Hi+v+DbGLObxyUBare4q1s4LmAbMPOku4
MldCoqWejk/YWCmpPSHqW+Q6jCYst3HfWM3WCG6AY+zn3iXFJfX9J8t9B1vSgzHjU8ZIRbQH9B/j
4WqfbW6PEUJLh+nMUMC0frL0FfqRXnnUaBHWGsM5jIs5FsT90V6SMhWvj+PX1e+MlhOnFUby4BrO
5gbdO6f2181z+7FGtvw107yyjdEWOoUr8XesNA2BNa9A8LlCPeQNa3ACRF7jNkRi8OuyqxA2Zz3v
ar922jFp+yjcFW3Rr60l5RMWnMOGs9UJYUgNtLXanzk/Kyi8PH6P/rAM6D8RvXOhgJR81oPFQkOi
TuQdoOgVAztTUSZuVW1aDXZYi3jJfkRzAn4Lwct31nk+9f64k3SuBg/Bb30WwXaNDnuuvhyDEwM/
bPGmoI/cidKCx7Oxk84OnovrLBJFsekMNBLg3cqX68pkUk4fr1CaUwv2NTHAytLus4p38TQJKYcu
heV7sU538hSm6Yyqcr4Bgy+YN+7O+LEXIwNgrcjB2WVV7aD4jJQLyJ9uL05sDHeUCvdAmnIXl+3i
JCQQB+alJsxPRS7CbUWRnMnJBFQMDogPk6Zhh9Sm8OjM7tCCZludLY/ZbgDPQ+hv8L3BKsJ52ME+
9oCf94DftbM+5riYSaci+zjZaLeKxtlLnEUgl6nYT/e/8mBTqcxMD1UIDmVY6aMISVLKBW1xeFjP
rF5OjPAMc/+Anitph/B+doRGzudR6Ld3AYbtt2Ob8DF0wnnyJtsGO4e9e/F5ql3Kp8AXoxGYoSPi
o3eZ2ZhdWWbwSa7fJT92rW5fXmyx33SJA9a+ZNaCRMci7LmUnXVbzwF6qzrzIRyYpu2pjFBeyY/p
T/tThC3+Qr9meenwVEu/ODM8mzdtrD3FJVi6Z8lHvlZaHgy0IYXzbcK3L8V+qjP6cv93/DFNWlq0
NehVSLFvj9+6Fs6WV6+GMT6YhifQPJJOmMz6zvfbNaNwB+PG9DRjmFFaUHOa9XMH3iJkVpIAyj42
B81uzxcTERL7+bz7l87R+eCBwQUAIUhNJRt50eOv9VZR7RGy/JMfYWYJXro6Rax7a97pswIJT7W+
xaRjwMwCJgxYO7ish0PqPJ3pwCy4nPcmsnwu0Ykz9bNTQ+Ci5krvDbH7/DrH4/ktd4Wn+eNocwKO
IqzdzuzONZVUPLoHs6KRZ+gan4gaFbTmgzbEm0y2bw7qOtAZUg5ANtY0ZGN6SmwDFvnRzh/ihHKt
r1TWtRTQXvJaqFWk22KTA2KdCNSNl9yEhT4wPr3JJ8zRlJEwHX/slV9lzlUn/JYL/TmkL9PL+78+
OIGRre8xfvc9srZjL8mbPRD0TuP06AnGd+p3p/7e7WDm4YKk8eijCq33iNH/iphpXNvEQKsSQ3gp
rRCxBkB4zIPqVGsZ8fyNp3Cpu8JSrayX8vn6h5tWuZ4l5OdaWvSShZ0eBSKoeptjyoOm6Yv8TvsU
Dk0KOJMFeQ+BEVTI2gUXUZ47+mFvWh1+GAXhPLY5RUl8ZtIeuTwHoxMZmT3in+Uo8GVRYTO0sNT2
0xn6MBThpTUsTY42VKhFAieTibmlm8f2PFBxCEWAgqJQhPZIUz3H/fBGos2A+2HEQ85QnHJ7mVmx
DF+qIyvW8hKjkYbjLYxDUuflutMyPcagJ68rNdgIIdIzE2F5Hy6kngXuC9IZ3FNVMCdNzgQpB8tK
0c48J0MGaiyUzotZU8ZqYvXj0n1yFk9KbfUX7aXScnFFHwKInarae6bipuLB/9nFX2B5Yo/1ykSi
qIJuIw+Rjh6siaVxCMKT5PEoZSdsIM58T5vCfmt30CT6htoxsqHKR9L4YsA03VmCcqdR93YH1Sl2
Ye3QC3E012B7jd+S0lG8AO4+zjqH6NPyb/E4RPt/TBHVT5xHZ9pvfVUQ8xMgM12QElnTWIbOig7/
QuSqo4Mnf4bAfp4f4nPR1o00W66RS0LSDn07MJs57eRtS28yqWcSUFUDNZe02P3ZD6Itp+QxNrHN
/uwJWpa2A1qqSzPwEkzrtNVsZ8QmKNQ/+NbNTPiov2eWCjF7Wi8VxcogbWyicKmD6o5K4SdTPDg0
QefFPIdwNkS4ES45vGI2gNiYChCkt+ElIqG/wCIc1KqrjfQdn0+PxZYDOzPBUeg8QxXEAnFuNM0f
ah86zF4XELFpEXxSk/EpPuSChCPHzU3A+HN1wpjZr5w1b0RnwYUDEtic0vzLtThym/FWqrHvvRzU
Bc/Ze8Eh7gnBjAIxlCbHzGOBuT3G1zjENpucu8fLyARWk2T6M7nJjBbQmZRQSLNUvZezhbgI1dOI
Ck9pGFN0+E3qCpkWpzKmsFkqei/YWlE8H9AOtL5e2SNA2q/sxr5rseNivlKoaRjfz+WczyuGZI3r
Jr8ofhAIeXqiJWfu7k41mCy5IN/utG/ZtKU6bERnc8cjr/nhWGbJca3i++PpWUpJxkNaLLGQmsnw
sf5y6NVsCRwLLy2BdRLYioU/SeCNU0f+EdqYzsvYI6uLzDapIsBpQQrbNhkbHMor92GHtw5i/BxA
omDxo9tNI8quz4h/cfrvKl7onS3O8PHXjsWDU8HwQwsjh4YPC1XGwCjz74tVGdCXSPMWR/gPSBnc
48nKh2oUsqBIrEkW/u/UD0UWez+7rh9yIl0hixQIQdW6jaTt5i+fPjjnPqcvvKKj1jhbLy1yxIlX
ITe4my0GaMgSEG4cxBvyLQ+I4jt8t7dEHaBJ/v2dt7qCvbmDteh80koB6OYdr7/lcDET01+RrjGO
bGhUksqWfZr8n1xqEQLqrFxGc0yvvHwnUKBsxLdwnJQuUr5I83dv8DuMbNstHLMArSY4rLImF0T1
sj6SXp4KK36VtqTGrDPx4QnhSQYm7hR5Yc/kF7NdCVTLjajhtFAN24cCfBxC8iQ9ihmOjIRPXWVs
TKzEnOU/CZ4iHde9PUFIpTggxaB68oT4t7Uvb6UR95/HFRDXACmz1Mb+OpBU+kThcl2lXqcXVp+c
KBOM7dAihpz1qNlsyD2uS94Frumsl/Moj1wGOimlosuJ++2UbtddmgC5hDtEdQAc+lGOASc/SNvs
kBw2fdGgqUV/LERZq+6+7i0UZf6ZM1qZH9GKnXSQfSZ957LRHb3FFWRJ+ImRwr/Cpvj0t5ssdok0
dUqBl/d1/p//x3Ujh4zDkNFmd3HIiSdNFy6/WCVwTWf2rK2HbQ+mAeeqbiHq+WuJXL5bpIPNrZdz
2+FFCR0EeHuFkmbkyEz6o0U4IQLdxGd4c2cRPIJKPAHkmZj9GnSaNtMjDL5dHHjOktGBSLCQPCUt
ypFWlkBDH7ysOIX8Wga/rEC2WLKlruwOWlXqCufasunCShRPvp/9qwMCXpg+QwnkeVS4cRKSAjMM
4jpn/i8FpOG3v39Ps01bmMW8CY+XWXUC2ic4SLkSegJSYfeM0PKRQCjMuVfeRB602hJWdjkadq5D
RMl2eAwlnpSbhNK/UjdZiSKcRLC/ceOQfu6BWnu06rFDZSrCYp4kfPw+wnsLJNKH8kqobq2DmVp7
tqfVSUCfubhorZ4vtN/42an/xAj5SVc/a35Y4jzs9xgbGXU0veUGyCNrRHIZ7G3YDKmdtYTZPvid
IRjJ7VpRJLCM6YCDoSe5xTi88BB59nvVb9skXJYMjKZNeGKLHGdD20RQUcGIAytkEIbsjBxrg4TN
tVAsIRSd+ScntdPzkSYXky6pbuMTxQ8rKvrnWUSDlCiC+yuP6fmxLaToIyEbgPf2EzbihGapUg3L
gHzRsUL085/pSCHsvO7xjCriGyzpp86ncKvt+xwoQbDJMDJFcaGM/uJcisdFCjO6NBPhqXu1f7ly
IzNEr8wM94zn52YgxuIgiBr2znmHcx3iF33JsU377DDEBPn953bAbs/tebzGNgXnGLQgAYBGfxK0
if6uzFW/lNT5bLwiHM61pnjMMboyhAmPh9BolO5mC47ocDfqAa7n9HKZgteNakC1QbJdfRGY0GxA
pZA/FS25p+xqFYaJtHRybySH27YT1iUEAYJwubHsEQRgRuG2M1UxAxkCd6Qkzsos/dyMj23W4iXD
oxxSeaFqLzEjkFMadWcMZYr8nlqqnRQ+yS4xT4fWy0seN9PqlxzBV6t6BfbKNtcr6SQ04j2fzGEt
rMHy9qV2Ta5i8GA56WNZay7adJHwOx2tOkRIlaiK9Vvhsy98l7dBSkPuHH0cLUSUpvbabKVE/Y9I
Dg+KqDhalXk0voxgNnXmkQ7GXL9RCcYAcjecpUGY9pJGvFIAx8asN0OLrS+xRqx2DOKG65eEZiiq
BN4kity5vdtRU139SG5HutzUlLcDViAwtEXv8QhiFs7UAw5SfG8Pikkt2JdGJhZVmumZpckxsI2O
/F/caScGUcQVQ+7RXIbDmK6+mXY0cGs/M4sEsHz01TAXgstwRzqOOxEKzUDzZx0GJ60+Tn+8b5Ln
t66XeuEift+pQhmzqUX1bk0E432GokKvnCVI3r7PQD0L2XcsJYhOq2BDULaZRbqEcn9YMqd/beVM
afsj2jfRMWt4qySsOY5Z5n9juO4dgufrl/PMQOznqdS1jZnMr8l/lsh7a+Jd2IaGKt9Is3o13Bdu
mHEQg6lXzyInf4D66gJPJ2B9J817EWgvQ/iictjcYVgH2RiT7hP4gRShQGXVawqLyZidUqlmY55Q
bLf2afh928m/NELoyiNwNMLqbwVM3Rkw42NYv4+yPtTBYWlWg4dLd9l1jTqfeqFLKeBFzd9zJw4d
fLb873t2PQL+D+lVXKHXzGxtdPwGeg3g9Vlo8n3A0E4CMB07WVBAxHCAkS1vsEygbLcYgOctLQtr
KFV6oNrGDWlhz5+GXfHNxg/L036R0uaQXdHh6OtlxpW8AcQ3Dw9iJ6M5a6VH13KUmxFATVdowpPB
9Vx/y9tB1udECIDJbH776yZpODeNDxck7jp9NCKXLjRDw4JAfWoj5Mqd/H8QQ42Vxph8HynHXilN
TCk2OKKqByHTvSyrPamlf+WMUNYdQCu2WTp03oDv7AFsXBepGAAN+Q0MdiSTF0bZircVn1Gc6PtM
GCTWv9U1nvEKtefUsAOe5b91bGXn8SnSOUgxkHca/ligAh0d4vi/yxatlRAEKJZaOWiPYR72cD9U
Wb9wsCC79bMvKeWly+/3KL4s+6QPrG9UIvgQVM+SIE3VLYWKjyIASwMqMfgXOW/eW1MLiEkSMs0/
gcMRFhMlBe0WAA2A8iHPY4S52+M3eHdE7lEePgbZZ42ipLfSGWtl4W6l091wkSWLQGTmjalDrRs8
q1MmTgQ09Mb/2G7l5+1REfeZ9wUqdCfmInQFu8xdY62XxBx0HWkE/jWLLNVVPFg+cMM+F629z3ol
2W9N3bWGMSTuB37aAfUBdLWzyDgBuo+G9JoFzqvc4kMUfMi0ogK/9mfN6xrg1Q1VjqkbsAOGwTzY
5A3KgV34PnYaP5Ids49/aNPI1K+EnyCEsBQtthoTkptNMPJI30oJ16TQAICw1Giz26zAUzMV61Hb
HJTtkXzDF9Itj6OoqVJMQKL78idY9iLGpZgf3E+Y1Z7qOJl+WO79M8vPiokHj0rSsESQGHohgtXe
R/xqy2PAZJsN6taj99LgVDLrnNMJpvvBrFJe45tmiqb6ayYlg0pXDRBP+lgJujUYzWE2voNvyodN
otSGRapaz1a35jKt/OboWr/vNGd0ihKBPPU5ZQ9uk8Y44ixjOGqe4ZPuGdFWnID0eb65uoucbpJ0
oT6fOC/7NZlOx9IIr+MErW6ZUPgUyFJnskvYs+aMzNT78slGMBsj72Ln1tHwXNaDUiAfmI75/+rI
Ckcz0mvEaGZphEyQv4um/3Wg6pFh1tqWGbXeEHAkght9If0gc0lXkG7NxQl5+57xanYCT0cxfinn
Wn4aZTlQ2cpkYVLni9riPrRKEONpd2GQxNAFTCy/1/6rw6CphuwCoqgqyQ1BpMDrPGNg15NSO4QS
tio87ry11K4jzpnnlhg4nN2jBpSIO1Bgl4S5P4BtaCrCW19ioYTG0gDvj1qrKux6CEmojrpZnUbu
zcuGtCo/30v00XgP78y16FCtg6cMmjIXGakC7T3Gbrl5akGmy4K+mJIOy/FS3LKdxnu+RjJUDYCP
tTNDQJtEpNAsDSlR3c5xK1XkeY21KPjw8MaLxQYB4oCpqvDzv8Dsho+8M/hyZB+jRmYhYGFQdlBJ
MFEaG1sxdLWSaR60XJbIC1BJdnxVOdFUyaCQzhejzOZrPVUSThZYZEXl1DK/gVWvs+qP5/VhtmTo
/Dq9eOQOPIJm0Svzk6xdTP1dUq0CNqZLc4kmnZ5kYD0taCqv+ov7X0xG2N+0gEqpQH2hWeyZ7HKg
G+xjTqv83qOFbEyAuRhcT92MJ1rnZjrAtEtK3udnYp4eu3NF6iitC+atKuJV04lv8m4luoq85VMl
2DKjyCEBBAPLupsGu+gjKFVXSOgbbQR7fil2DGw0rDPdTuWF0Woh0uQ7I3nV1OJgh+caiBzu3YQE
OWsAKhSYrxh8ifCWGhRHlyePPT0quH8IKpzgmUVQkn+UqNZbkaIZ8yXM8SdU9GOYUEqIgM1J38NE
vsoYRngQZMFnyhGnM90BnZGnEnhearb5C1alI8OYZ0v6DU1KsMU8gODlg9Fv0ILPdB+ABSWyXcO/
Ej6Qe9Vh/534pnaqqHNSrWGmfqZ4iDVZ2ZVj8Ku0N4SyfXeY2+v39edUyZSRGedz63EreOMwf8TZ
8zF542Mgh6Ba+3uZ78/qqiLPpdiGvElKq5dZqOKGn19ZsSaMeqTLisH9bOThJNEDIxqmbuWU8YZF
Qh8V8YyYMG/JhZFArrUe+D1mWWuppgxTt9v6HDKRsfzxlauiuiPnLRY2ssjjG4k9lVQyWQr2GKwE
U+QQtk+KkgYEppMGccj73z8Co0JoWYUbZJsOZ8On9d2iHdMcewbOjLu2R8cs9ifXg6UB0U/r99hJ
/05226x+M9uV/hBeB3c1KoEcjTD3kR9aigbsAEGCKg5J+iBC2WojpwHU4qtIbk/fMFpMnYw31LdD
jdFevhB3QcwVZvUmwwh5pYi7nacDH28ZGtZsbBukD6xSNuVck1DZJU3t8RNCyrQs6aks+Hgd1Ol3
Y/gw+Vp6Ip5BZoD0CQwN9vhOJPvphx3U2P2metkIlGKelpHgf32NYCqPnE0aH7K9/+RwKE0Buq+T
sL1SPPefBMfUeeegMnIimS47SVlFIHk6Oz7nNwFvaPjsUNbEwJl0rMuJEKrWQZNRqFvyzJZEIJ+0
D0ehkfT+hUwoGtnmKvuCfldw6NhkT/IkiDLPE6b6na1LScifjjGcLhn62IeJX+BIQZnv6STnaMki
aTprV+E89oXfXf/V39yNBiRax20/XFFL5fblHzcr0qGjPVghBmGf9y/W+BvhWBwIlfYA07cnUycd
YSXrxxSmXwHl6sFACjq2Zh5JwkxoUGbyRPOeVPWCIOD7tdykHcZKtr6uylcnQSpyUe5wGOMSz8EK
mWAk7V4gCCWuG7xuz4Mx9/X1di/xZG46iYIOUiB4oXlnbAx7lsKYagqLF2bz4Ga7VcNXrjhIWcjL
AhE6EEyjvlxv8MoFA3QKFioUNKy7oxbww5u36lCxrXYUvj8NaE8sdj1a+GeGsrheaiRyuJHrpWSn
Tcqf9AsLnqlBZclGfEb1s2PL1qbllTodqgCSYq8jQyKg/10tSsu8kdEGaDiXoc7f373uDzZW7vay
WI5W+CLOxlBRDaYEXKULBfhfNgmkpXdsbF/jMIG/yszbtpw6gSj8P+FTN6lImBXH9RRJByRsk/81
TCXqEZ9xoryS9HBMDiTLjDTpcl+NyJlBcjTQEL+QiCjs77pNpUWmmy/VtRRRCHNGgDMv8oS8K9zX
PetCKsP+Wgj8VuJTpZlJA66u6RgbQ7+jXUwUQxP2vw5pPoaVJa+zh/XceQ3Y+7roKlUF8RiKFIDt
R2brTX+R5qenB0zP7+lAMQW58+6BXP5dhZXPWzwNvvV4BOW0asTHAK2VQYvhhCQ3d+qBiQLZK/MT
WT2tck9Yiv7937fjGMFZDGrRpsEypVMCo0+F/O8boWbWxJ1Un99d4+wZwHWPsrulGOnBzsD+8MlY
Zx1eZmRl3UR1ZZB2L+SFR5bwgI9QTFPq6GwyVWzeDNIgr+1plLpIr8YDlCN+CBr+0n+hbHqkEiyT
iHiFmbZXmfbFmFVsUf6ZEQhKuZ8Focyf9u6df6IIB9bXBE+oaq12wkUwunxa61GPclXXoTJjajfo
VghDiITKTN2vVbeaexQShOJXFkqgjzFtvuv99rclg8BEpkBSAX6Sj9iFJ2WW/WAw3/r4NB4/NpE6
caMlzP7gcQ6HSP0dcw9ve4VPbPxIE1a4GKSu2BRFfea94MNw9z6xDQL/5vKIzoN8sZl0MwVPcCsJ
MpQBcRxHoIzCxC3Wk3yen92gB44wvmNZKb3764LHLJ2rgQJuBVxWKC9ZRLUYTBnOSG5g+Nx61EDr
DkwlRnVuOmfPCIti17kny+pOua2B++P22iCkuwcb94X6KFqLYy+qqDFeO9ald0Ug/hK+uB47ZSXU
QwUVVqiyMNNIz8d4CHvgs1J5FTN8JnCxTkmozE8IqwNbwwaRr6xvEiFuNSz6nZGY+EA/was78CD9
+wc7gSKIasWBoNlrO3NrQaWkfT7PH+5uIGYsMZIpbNn6W/ZV6ukHPEaONgaoRAncBvCx9fIoOzFk
/BEDQ0ZeLIh5IUks7V2Xcr2TEKl/40dh9yDWJFWZQD+ufzk/fNzROrvr8h9Y7dkrRrocBPGlcsDb
NiSKbD+IBhTKfZW8kOspzEwKWGKPFKMNC4/0Ekc1Y22tzV1V+li7wv4e8vPOn3l9yagT3a6Cp463
eXDXw7LmpJ4sekCO47AYHGS4FpyZiAZtaXkFPvQD0F4u7JOj5WdEmidq5IZqgQNuGOai1bf87WEW
QgBsNvTbyhjtgGvjLuVT2Susa+qZ1qlnuoMvzV8N8k+eQnS0ZtNA85lUF/SZFgFVEheFmzoOWWA6
1zlM3BpLDRAPUYBG3dTcGy2NA7dT8c5/8jga3y+U//ZDudSPNDQ6CIiSCHc92yTio6ez7ZnlgBnL
of2a03Yss5r6YcQY+NpMK7LPuSDJo6cD4vy23zKA6Go7qGrrDoDeufpnse+KBg0OpufUoub8Zh0T
HsPS9D2MYoDMzsOFGLnDpY27wC/IAcq8mqFQf4VAkne/ZmI4sicoHL80IT8nuRpm28EPC3OLMh3N
MFKu4dvx7aTLFgNZDrVziJfu6TUqQXpLclB1l3ntLfZeFOgv8llgFBdO3iUSR+1pWerfEcBopE6C
coN8TvgK4fwzFSeLMi1HiOQyOUwxlAZFcsrx6sh8SUrueDksMQfSbEoCcydVwOb++sLQ7QvXaRXz
FyFIJpqcKdAUEmKnkH+nQzRnViraQh3902PizHoLstV8Hv+HD5WLWoQc18r9wUfEIOJGYr7A/hb1
joarT4M/ZUO2M0qe7W4C9PkRiyRbXrGO762v09asdz4zdWDjP0KHVYhcXgrH/ztYxMO0yc2JP7HV
Fq2rQdKK3UmGRA9vr7NJWaIiXfybvuU2nI+jILPnRkRSgEiukUEiFaK9DFa3FBfX2nKsKjhrkwh1
m/5OafJ1DM1GXuouVhJqykwLguf2Z1ffJhSwjDlIBYRPG9+FRp2gcSzxWrQDLxoQJL4utb5+XS8o
OxC/7TxErT5K8u7ddMqRPklj1S9Z7MKPfpo8EivnMdHrdwRyj1AXKN6yMIWHV4dBEJ87p+5d0WnC
TlzxIi6m8aZgxErsyu2VYgSeAmy2kVEVaJ+AIWnMYNXmOr9NMFnu3YPbFfRu1Q+T3hAQ4139+fOD
MWVZV1IJ6QAHAmC8eqKfb8rHXypn8ArS0U5+rbuGwqC1bDWe3l4xnXuwY9hmbH3oCH5pfao66ha5
41cuf1DdSddNF5O0ogGMMBxQCCf+RMZIq5JJaYm+sUaAxzXF/7ek3PaZvxkrTDXVF39htSKsRDFm
miGAlX76zDr7X5DymtqJuZXPMfg/5AxKZs1u0x7QTZxOBKOq4YShBKtOzDzfucICMJ9sAMZsGh18
blYOVrRApZ5fEZ/OSc8iMWye5aRUoaHxI1Xjln6dbAiDNZ1WcjW4+fGE81mrN25HJzWB4xcvkJLL
MYUMnAmlDsTZEaBhNXVWCBup8pCiY2UEfJQYXQAnlX2x/i1TgHTi5MykwR8DmiJkhXPyqycFHlYm
tm1/iakOB2Ypyj1+7jzy+77RjA3poEAAfp9qVjYm+iJ6gFy41uN5WWauoYPG5HIx1TybMXmoca+k
+dIsUtmimpyXtCGgbzzcCletDK7NfrADVWdcHCzTsAv5IDsWDVttCRNCsy/JOTwCPx57Q/lOqk3M
YstxMYbkf/e8Xp9hJPuZaoUnBnxwZ8MMJLI5GAWHiQywnX0C59ncRKUdUKM3+WBHuXQvrCMXOesf
VrQqN1mGSMuXtHUmbARUaqRZrx0+oZ+VS20T12dCpbPUISvd+tEIGagGrsw8mGYwt0vzM4ELJHHK
J5wF9Nh2se4/hOMBupHyDfsUDsg1iG0HjkMXaKOJ7fksPnEJt3CNkH/kMAw0ZlxOEbB/huSuhM5N
iWLFVjISOMIBG1QJwJeFlVTfmE12QmaSRAsFdAdlf/AC/395kEKKJqQZtNCI2vBWnatmHK0cJqQ+
ZJz6mUYB2oH1eSJAFORc3e5PWzqbX+z3cMiGA3mkC1jIOVp0U7LHR9NWo9eRSqPIwmVBhcCYqXwR
wXRbIo4IxPe4+Ur/OjS4BkoEvHh7xeguoyPccwjFqJt8mfXtEjS37IYUdK5HSJZxhdobv/Gs9GMZ
XxrGGFREDxl3TGhlHoB/nuwM2p5gB7sPbGXrRa3K3wQWaIb1lNSDkrxPYCJviKKFIzt6uaZ0Hn7v
oRSON+EX6voa+AxPxOsxU2nf33kVlK2fBfXyG1JJD1TdqXZRY8czNbVhs9oA1Uh4R+16tgtTuNTS
5Rx3tPYSM/uyhKHX0F5Ase9JHiUEmPk6bzTu27XBUWAh3tTevVFPWyf5+BP/ui4SRvu1nAR1taoF
C7ek1a3VEcs3B90YWe8FyV43T5raaoAptrEtGbjkzAkyXyxuh+c+k990Mxaz/20X6RSP6DupSPWW
e74boAIEvNtgVjQwIC6lQw8yN/kP7CLglKF4wD6PyUJu9lZ6c2qEyBqyQezfw9dmVcqlY7NFT8n/
RtCJYKFBIBe127MZOr4OU5nH7P8WOdUIUl0JH9FTD3z/L5CWPuHcIWHLcKUmq7eqnVC5Aw06zser
bMwQtBpUHGrrlUka+3273BEdY15I4hDUsRXbEIzsPdahkz2QqrF2bIslXxzQG5CZjz3wd5jp4Aj0
s5/1I7HNfFDpHLfVMNbwrWOX1ko4q1vbLzUDRkSdgmq3r64/4BDzGlnjj2QBOctq2htNHYtkQIAy
ZpOutIJhPJNd2xqMZF3zJmoYOJeASTMvjceYJYBzfJklaVfPHNaHpXy8+YkyfzPDEDT6RfF971gp
VevGUulQqMphhqQy+fa3U5p4vFqQ4EPEMwhsxU2LkZcc16YRA9T6aAn25jjHziDdOuXdy9cNCnD7
ClUH5Q7PwVfaP+N5TC0xcxeyQtDeR2LFP1xm+LxBv6UFh883/MjC/a2lnTZgBZbi9zKXO2/ADuqa
uYbblR1oPr0oTDi5x+P+hT55RmXoYgwlUM0ZWim23tv0ch30iVSXUWJzFSQHMP2pzPLMe96n2VcV
zSpv022CDV7e/k928lXqGA7ftiKjHZ/XAGhEla21uWSbkIQYKCk4Duz8Le5XGbYmKOl0VFOkRUm3
S+t6V0MP2EcB7uQNG4UHlzicsrQW37WClDGGYbCuf1Hn13sS6lIVjj7ZoP9zqk1PPxyglsC7z6CJ
RFBfTESBO3a9QQnBlg7pWYaN7uEVlSJFuUnuGvgIZjX15rqMXxwGOTcUrL6hfQhtzMqlq32N73F0
QOBGkjjzoMCh/23E3ZxjxY2Mfl7VGp6FQqpt89yoISGYrYX2nY7/XfiBG7zRbDOxESF4aH0v1Hjs
VGLi+QkA4+SLqCSiw83vr8Hx63hVETPqOhJ05Mv/38AcznMe7iGbgsVSR6733sQ7cCpE3px18OmP
ahDgj9HlHg6JomIrxZj8iTZlRs/aVrkjF9A6CwIvzlBuI75Yqrgo/lixbcOJ6/zIynhbbgTU1SXS
gYt3JsJbrnHC0K+sCmN4Pzjzz3iZ1l2mh6JI5/C71Qu8vN0n9IL7+Ud26QJFaNQjtp8VU+zOlmR1
b7G/7qXa36EoNpWyXvA+LYr9tSsBRmTfhGkx5jmCqVH7O0N9daOGQgV2MzJVZ96TieXdE4deMP+q
Q89D9bB7OGi5blNSB8Z/xP54PukjYcY8x05YDujQcrJumMwDUR+1A3gw72KaUCCu+0Qp6vJkQQzG
S3k32791G5Evd95FUkz7wYOD5hzr/1otd2Md7j+W0OpjrE7udoPukZ8Eh4TV8d3imQzryPybVy6m
AmL+cPashINzUnjgM9LvUVah/TMbB2SP1uYYBW4iIN1YqWcowp5A/iiC/QrCQo637nTqvRyA0put
oLw3bM/KVdVNNjBW6wSH5AlhLmfAlKS3oyjkmRHiAKkkrTe96IeFRsHet3Lgppr4/hXdPotSGcoG
i+2yRmvrmilmnaV5P32oDpWIBtwg3OEvCIXRqB4ta6KybQ4UdYQtr7rt0yzyTXrksXG+c0yPo1VR
5pYdJmirt6oVX4OhinTahr4jpR/tV+K+jR0uf/yjoVhcQV9VbPEbjJCKTfNSrvo54+iOuM2TyjN5
ImLhhztblzTvZfGLaBnyIE/5Y40V9pExx0nEJvi5oEEzxk4nbijnkAgar1IPm0sCY/QNIXubY8lZ
VpR7P7CL1ijwQ7Gjh7bCH0uKUbbMsH3F5pw2L4d5ZqPtcShzYR7Op/DhnQ66skZMN9AazB3PM8Pi
7OcKhzWuQPBwY75IwAdcKs36dXWwTLCcYiPEmLSaQSjPM/wN+XBhwyyKMaaJb5GUbxkHHeaUBEjg
mSQguzDGnzICK0GZVPV0pdEE4XMb4XKkNxg2MJtZETp3S5nKU+IMa6V8bGvbAOQLeJlbo+FH6mma
avbw7ZKQjSLX6gktYjl/BaAMFUXNowE2uN9uvR9x7QO2w3DHcJGu1feera1GYokTYIxk8cmDkqbL
wov1KV/kxk9PdRnYmkFlNTFGhA6/+zVPlrJdICSomL4MEAYZZMa1HAeSgrFnHZIRizwRGfJUxpxU
WPBQMA3vjyHHo5KunJJVlhunR1GKwkuImvBp7auHBM07u/Em2J0lzB9z7UB5h+43lqFS3hUZPma3
mQPpOa+VTYhnslhdtK7dGnmV1fawjkvUf/iwyCEHDtt2ZYl5UoJ9ausoUDIOJ+y4SMG/8Z0tZebI
UqxgFoWRDx84PEvWab24xo8XMV1R+R6fy6YwwPL1ID0dB1h8znr/u+G/jhqD/5owLdM+GpemowkD
6o+7lMEfEWFWJqabZTvOt4tFu8SpPHn2+lxrTIwMG1aMJUMnCFcn/avKhgre9cSMpKqqezOCJ99E
acjHqeyEoE0V8WGKjNlgwos/9kcuNMRhDh5WTema7x0NfSodyU2CveLVIUQDC5KI4l5eh8T6S0xB
43ZPKdtyPaR+wzqR1W4xas+pcDlj+JRu2rgJAPZ3Gp8X/BT3jjIlkIVnxh/f6uGq8Qp8hIxDDNzQ
Yji5RDP1Uzhw2nq6RhigBBeSpmTB1BsR1exJFzUTOam+UFEAowNSKklqKnS2lamQuFNKHIm6gsGj
ZZn7mIkffBP+sMZMZHzUm465tA7FQjDtEJxVmR/pYdEw0i6EByNS9LBr5CLdFjm3V7wp2oo5GsWC
Yh15BUqIItwN7zyFMkVXf8IyR7yWlrTsfir06n/J3xjBhlBYcZVGvr3Zx3VYvpCKdzYng+bzV54T
fQYiJNBl2PY9sgwk9UyCHTZCrhdWTVKa4sLmzPq7y8bjtZKz5EQgi3BI+qqVTQQjvEkBLNVp28Us
D70Khub7u0qFrmnmHuSdDCIb2qZZ36eIRBezXqahqwgWUU9NU34ZD76duPat6XS0cJ+3PU58WZu2
Nm1gydl9QVG/AqOj2X96EwavldcoinJ3/33uMYo2X1xHSfEAmtzHZaOgRvuC1XcokVrEMZu3C88r
eRAleRa9CNW3uH+0IqT7MTWl/bgdSwafMFtAXgjhbEJ8VPRfwJELuQd2RkNR+Lff/tHEIP7N9VF/
hyqys92v97fPxnn08A1VzJs8iv6TkvPVFQauS7OlZU5QAKZoh56d680aWqIG9Rhw+u3IpqKQzIzT
nsv7ZMlYoUz+9hPCUULtl/pERv0hPyW0wWDTeUsqjM7pb8UThp+dGuCaGXZRtqIK5k23L3I09BXe
ZCxsqYApENiLDvRMALu/RQ0JYzObKtjFgllVcQHNR/XJUGGFVJPKXrTQkgNtQdaX26f0fHUg0DUf
FLI4SF/rC8pTMBlsUTT5+B6l0wJ2BvNxG1zRpo8TOgbNywQuqAplPGxYwoAtC7wmmfwWVfpSFDx3
NJ04jXHxeBmcPqvMD6WX8p7IMXHY+jWM/q6bw8o/DcEqoz01SqPmg4U9DhgJVOiEd1KNweuR2MsL
8fQX+hKziczbebPq0n4FrVNl75lft3Q65CuuBEvT4yN31Jfo/PrwDhKMpGfWYwxx/B80SQtN7BeC
myYhc37hdYtYYsUB7ztV0MvXT/sIkyFo5c/UNkEgN8A/RcsgOrFqK5IgY9zoYeZoaXuRRVfRLKdO
QrT3iulwOSHcR1FP3MsPHm943/SIho/9O7T5HP3qM8IzGV+u8LG2XKSb1/7244DEFLbbJO8XIkj1
gImE0SsJFlc8O6iOhWugPDp7zlkxLBzeqBXVhQTzAImxO9ZLqlyQidaiK9e8k9qS7ztja+NV1KxX
0aj3P+t+FoRrLmW4K77GqIh4r6vEAEmzfhPPi3OUz86+eIkcPOxwn5X+IYfgR2x8aFlu5Xg3EZVm
ZAakcOkRoYBrPVhsekp32hUQ5v+nJ/ChgnXYnK9dbZo67wRhVB29EsEkozkdvjsWb2stv9Ltz/gr
b+221dtz94sJb3L7fXtDYu4uk70xfbHD6iuFMUl0yyH9oq5hYhT90ZDLPEZ3v5tLW9vTJLEsRpcD
aY1jvw2GK45GXgIOO8bsg1Eh8DPA6qKWOxOQ/XAPrJQXVxT7bLjzfkwR+dTOU+V2Ora3hHPvEu4H
wAYnCm+KsPYUa4b83qbIYB51LPFruWLPgDmONdVuHk7+AVC0cm6zEGuxQR8TGK4cyDn/xDBtn3bK
bKJ78TYXyl7dQagpNZRFqDTUq4yMOHQcqBU6PwJQTBltQ/v1hsVbB7xdOhWPKjMqdeDTIYRVdOEQ
WbmCI5/PUNAjmMWgFy7mdzA53XVgFnRJKtceRIxWpdyu4QyhZpH+4n7BOUeI73ZqeLt83zAw/q9u
sjN3xD/uAZDV/No4uO5mDqgtkokD+Dk6wg7cuSion1f3r9gfo6ZvF0dOyezwAfBsEaKvnwrlNKPq
KQzbH5fe6KBk1PEa9jmyffGX9c3JEnZwTzP9ztxaB1qCd1md9EDC1L01VjhVSVLzg10nKTFDNVhN
LGDGiSAbw98Esyu+GgpeEQkKIOS9UEBHsjni/MWnRHCXffdZkG+BdG1zbs1sWJN2fEUcm2RVAtW/
g30+/9COVh1OZzdANTHXXubtHBmny1J7aa+jma3/6a6g8icW10mR+9QfHpxY9jVDAvuLYsj8V9uJ
Xg1K5WMlkLNeqJw/zUxt5G6sYaBp7CcjnpQSZUv8JNwtxFqagmkqP4eqAhafOCaenq2mmsTo5GmS
EhTqbln2j2s16ucMv1NGhMebuCxnQK9jv13SvMIYqdj+aJy0qMlGRXyOeOLczr5ZBZO9iLaLSTpY
fO2hBVebUnme0qYSTZaGF/4LEy8lI1emO4My9/zmqSRhx/Z3mPLZzl8VwhretXH9dPfit3QoGIPi
C86bdGrA1L7e9gH3M2HnQVLhNMKpG2TX8Jv9sMIAI/DM0YZPRwKeMoj7uHdOH2QBnYH6LA8q8SJp
8ReIvAVeVQvI8RJEpLQ0tWy7Uhnj3a013AvdFAxNBialCPP5erQKesKj/t6rlXqRL1PwKaBRMdBG
IKXxEDvfTUD2sthJiogJ5Lzr5GKwZv8z6wzWTylllVyimvnHLsOkd4Oy+sgp7D64YMGsSQRdio7Q
+lbE9Qpkc6xVlBVP1smKMLMZ/7Q/7wdTeR54rBdvYWyMlbeEwIguYuttQnTMKT+0tMKzBRBZ8PBj
o7NPi36+rN7NSgjIsweoafqb3USAzY7Q/yATecpDx9XCDzjFk4ATpsxEXw6nBpzy25Q1q3Bc0RTx
+dBIOctBoeB/9bdL/wepyXe1teeMkZ5oNMmJqhGoW0GI1M1hD7q6rMBYbMzRzQfjd4be6Z8z/+BO
rcXo5fahDFRiBh2Pc7vCWTituBAvtRP38fzBcBZ9VmuZUZXNP44lkCysAH1glzTTAYgFKQUkdsZx
Is1t0uGJwtwoN8SzTB4/I+Ei3+AG/URLphqBJO/2nhRY3Grj0Nw789xnYt9zQ7C/0NA6hPjft9p1
OJi9mt9Qo+zeLiF1WVQ1zR3B45MLfxK65EEK1NQvHYwCOOENpnvVmgiaXObdScZagGVC/XCitu3c
MxhdfB/v8huQ0LWhRWdY8DGaU7hWMbOA0mpWdcemkeQNMyCxpUqOOIdwizwh/fXVVKEhXRfhWF4H
sTuv647GN0WiMVcM6Pb7Wq3Nssr+cHxjgHLalDUt3EWHeETl7U/ouvgaZjLBTxpwwU+QzvD1MxSS
swMbRCtWCls0ZGxXReo+LOptCCgo/WkGJYwA5OxcFzBUSDiPd5sFqEfbewIdgdB/s6C3MzuTgOPA
LeOBKhvseVojKWY7rbX+SjR4JNmfy+5k27oL8JpgkAr3h37f8MGT/TRSjsYwiIpwKppS83otOmqW
z05oBLjynqS9ciSKuMyIqLI+VHb28ckOjrUzSAAywF5MrFrPmK+J4cfVOypD1pT5E1y8dpIxPUsO
uGR1XXMqeCR1KlQtxG3uKQrv0mleqx5RQbh2ZOOUXbw1vF7uxKAiPiMq7xxAQjSIImnqzBWFVHnw
9/lJzpak79WWlBHB9GbyNXMGD1TsH8oEkJQDALu3sO2u/iXGKcn6YhMw8DAXr36KvBuVNrMxy+4s
m1gFnWSZJSezSGoJyoZyGRG3YBc5hmtK3k/v/xZrAOqkJ3TckhzoIqIXxYOLSx/InZOCjUIrz3Oz
SnmoMJIzmhSf6WqVbqIDcP/4Aan8s5LX++aqHXyndgGk+FJRfGKrXGFBYwi0UNVL7MlbHH701PU5
oq/fxy12BuCgb/YHGjqmq1+aeFyW6SQphteOeigjPmE3sZ06AbSAzjNSPbvPANb2eAamKYaOPlZW
g6cgDxRkKWEcGeyoaWgVsEgOKzCQaNOqagsGJQU3CPJzxR7DkHbdHZOVjjfGSVEA+AgTPFgobfLT
1IOumj5Q4r/ENdeasAgVG10YHsZCV6DC0xliDran3GAb0Ihzc9OHxgIDFEKCBaH9+8zrTrEsSuoQ
xNNXC2lll7yxHKOljLvzlsltbM3lh59chgrBn1o+33aL3VS7RhPFq7HvH+hb23VXIabKP3OJJdk2
iDmfO/a0ylLzJTeh5NzK4Rfjr03y2nt4i/Sd4jn2WvjSsvmbr/J/ZVZ5Xn3xXYgIRQUv6q7l9WYS
r/TJ3TIaxKZ4XsJk5GQJrELLKDA/hoFThC7gKDFpIFY6PmvHrBMBMRiEhEnwzKizAaWOxxbUSyoq
DrfETF3tsQIP3IeejGnkZMrtpVVpznCKGDnCfkSIseRbbgS/8d4STPeYqJ1WimO9llzzF+dV+UtL
gkI5/m8VOo83Zwuctxy1S6zYzW+dFH4g1Z0MDVANYZFyq0hdcSwmOLFzf283kHaF80cB0q3NxjIk
6Sb5AIoyoeWxOckxw3eyNlDlvf+mQgZwAgVOY9uM3FajyFpmms918BVxtNFdvJwICiUUd5raHUZZ
v6mpxTtIdCksBM0jew1XnJbzH45NXPfhwpq3Hite1Ce5y7NJzYcoIYQ9p3EHS0gkfj9Q2azfj4by
Yq2DxR6/wdkGRyFTmZk9adT8FmByscy/2SjyboYzu1WYx1+ChZEGTiRvFEzGPGkFWURN1zTDKf9p
ABBzifeeIIxN+9iTlfu03yNckAzTXXmZhhk70wGdkoRsD0bS0HeC40oZfb/wmgR0IMFrxwUg0cso
JketnKiuNLy15ugbsDRGg4nPmcgJAR5HObNg+ijh4kdPXNzR0Z/dWH+6i2e2m4ZuJK2vb64cCU3x
Klg55MuqHoRy/H1I1qnY306wOG/VmLyMfFzLtB2k4uGYgQ3PyeoKgxeVQ+fc3Lcjkq636tw7hiH9
VFW+/kx/TjsMnsDlpYFBTAbRy1Aqt9u3AuwlO807F7biyRwyycWjPF4fFMcgBoNKTyBV+y4RHqEb
C8jqUneQXBq4FSTjwz7t1Pvex0rtPRin4Wmdyd3xOBpDLGWIC+GwxGoa9GXGepmO9FIILKz2gL96
Y/K5od4BdhFUb+23laQIAeVMOp3wo5Z6uwoxZmegXSwUh7ORR2pgwBUZV0SSzUUmhmxRXXK8p22y
FhcgtX+cV1NK3rUGd3u+1xaTWgLwOdKhSMfwwc+zLGv1eeaF32NLi/FVKzv4k35VymK+Si2/56lZ
5A8PSpr8QzfUV4FjrKHQfC4lP2nmcdHxjgwxK307jveiTZeLzh5+xIrk5p5TboShFL1bT5azEXZ3
yhwCtx8sdRdyAhOxuy08UFP9e5Wqu8n+iPru9sfrSXElwX9Zo/A3vTX2disATY/cfzy0YkMPsALV
DnKLOhINLJVIrwv6aKuj0qqppFfa9MhukMX02Gacda/E5fnukoPAvF6Uf5jLet4K2J0XQQ+ZsCej
DfwDyJMEEreyKR+09iQnfNzUZUo6s8R2itwVs0YzcPIlHyw8ThB431vWTrfhFtCrAFvvVt8sjMyX
/wLyHXTD8S/uCo78oXIC+xg4fwyOCVay4+FrQB4zdeSkNQB3zpd3V0w/grdPjly1WTupmOtjSvEF
7amPbqq5KYwSKoWIw2QJHjtG45Ms/CVP2nNEfhFWD2ifp1iH7NOYFA/LbMW9jI5PMvEHpP84QmLB
NR1vV4iikMWwNGBvchOBi2006HX/h3p4oDFGZWrEBPYBMPKTwvkqCnjg8wgzXJVMetsHKYRqXJxu
5shUBnxUDUtRGxxfnu6WyHsxoIS2gEuFxjV0UBin626uLi2VzCXR+n/F0LY8MM3Vs3fXMQKrSmVY
DO+tPbHMk289JRTHY2s6kGdCT30i8kjmNt9A6+uomKeAWQdm0/vnz+n/DJbe7Wd9yEsKRav30+TL
c8GChvPnCoU/iHuKfBtdjke6WAsLhsdrmU3W7X4jYWCd0ePO4HtZyoogItXqgECLZWpBRYiTSETU
OvY3ScaE3DtfY/MTq7ylDtos2s3lxCa0fFbDG977MHQ+tWZSRKa8bFiHw8QRMVvmfFWl7nO5eiIh
fbIvVrQRDjxi7NMgEvV77gXnIyal6MC6tkSaGSh5HOALKOiRJRp6sbc3DfLl0KPyQqaXZfMMnkuM
125swFE8Fq4o7HOzuXswu39zR3ZlSwRU8gfxWzEEYko8u0lQw6lXgjBAJmFfphVP1OUn3RwouVDl
sNiyH62eTvWAqpFY3jf7+H2LkXIQCfgWu2BH7mooKRkwobq/c7SXdIr4fqC3KgG6/qMU0yRb4cpN
zHgJlitFGltWXk8uivX3e2JoDfzANlM2oxEwUs7hIZEYGIcnamB++NDveNw2HnIg7jpAvCzTApmR
99Ke6/NHBBr/1A+c8aL7CUygK82V2HPreQj91EEt/M5UBPF2hbSj5jkmPBByHB2fDexLQYWHnriu
UfhJliljV8fa4EBox78WWvhLN9chs9XSyHznoQTK1x66XZiHFs1nsUVAtHSmB+KKAdPMFkaFRcA4
sNKYhL71E2KGexjBYDNe6ocYZpWh+p2AO6HtICy3QIBzsV4B0+5fFKstGsLL1XW+8ZqIgSaG/aIz
zZ1ANYw2MYqvWtIztAbH/oTYQ7LvIYrA/X8wUG1z3Q+Z3pSRiCK+bR2WBEQG+4mfCRZNTPNeGA8n
C9O7GYGyNFiL7z5so+x29frLk574SfVqVxx/2DBs2UWpXE+VbsWl22aclzKIsqOWVlbFzmoTqnoG
SJz9StJp2S/CYKlTsC/Jpjv4/Q9wwH2IPBRLt5WkQYbRjeo0yXdDmZhQM5dlSohwIVkXF9KWL2Pg
lnzeiH9Vg/vsexvem3BV5niVpPJ/zakGPBoASaAEEDr2d8VSUD32Di/DDwB6BzpM6/VjmnOWApEK
ZiGg0N4q8BN/avplWHvI0K9vs5KQJkx2TrgCz0I75cIA40lPSFPtBLdhC8dQZnHZuD/54IPeaxQF
0dFrAWnQFJ295z7cdOlcB9z4DjAr8o9dQmi2tHL/mZRCxc8gNUGhTqWEy4yzZyMNl22ALA/2LzKT
av/HpbMSH3uGmHLV5HdpgcZKP1MrZS0MI+W+mN/2CEhn8jbXuLz4XbagaTxPdG1ygyvFn7az0N8D
hQxXiTmpdANKpLIDGi0ThN6b3lhJ58EvUeWnjZeCGw/L/45HDOYQkAr3PMn5IiAoBk1IKaGn3JjW
9uThE1tje3kv9Bjnom1LOptMzxkeLqoN40mPvFItn0TfxNuP/+wSKjRYSip2e+JvqX3FoemciGE5
lQlV5XSHOlokpODEOuJtPb94+I3CtizkD91LxDUrD6zjf64g+3RKa2eQ8VrVMWIVclGfi21O5FOd
keXZKbmIbzvekIxysz2BQTAy4oQN0DVK9jeCNiUJnQBcY2gbBheFlco7k1BtJPKUAo78epXAqGUu
jSIL3ubvrEYHY5zWd8fQNZRiKv9gY1X9VshY6L314c3WGvwTN6fJuZIbE+2qijsBnej7FB5EwBHB
gtNBaUhpqPzand91+ZjWobE2HIkrUyowYOYCLfgVBii5NkCkIly7h5pZrI0HlmrqyPXqmNIPGbC4
pUjtlSX/1zWzlh/bpKfeCYURfYIxyFftIctTkLrc6eriSINmr6EUOaLi2wkmLGXxm8ERmMZUxW++
jgrvN8y+1NqfV7WhfZvbjIqCM4i3EZA33QVHrC6prokrn2FSCVA75LWP06MXM0HsPyyoZWSfBT4g
8uzi9ZUHfZ8nj4xbqdtXVjlxvjJs5Bn5Yc2td067VMMcG4Se6CKuKMmctZntiXkFNeA9TtIa+Kpq
TG/xp8VGCZGZJg3OvwbTOYKVZ4FqStvnU72n+QpcyHCeyjl8OWtXW0G9kB3qdS66IppzFoTfU8kt
ptp6oq3fe1/ty7WwBn9IPFy727zfG/TdxOccXbsyN85EFZ4kzSlzqYyn0Ox34XUPY6s1sDT9N/VX
g7kKjn94pHvrjTjTLCEYncQFUGmqeJ/5JceGBeKsWnFHlXCTwiklQRzIJuyRR28yaJk0nZmp75Fp
AsyAamdei3YReM9B2LRkXAZywzJxmUZAKJvzO3HNVDckc6sKj4lMcpwt/dYBZbh92UZQi0H04nve
g49dHOB2gjRCtTm6v6T4TpDDFHxj5OVDjeVz0qp/fPFrZdS6Ii5DZEugV+C1KCZ1jDGmONbtvOaj
T1p/OlfIPnB4Fzfns/xfFcAl8OCx24nephBjWoqOVyT/qKfUI4ajiuCbEsojH0UhGfRNnVFWOjsV
4dFnfC4DG5EqFTnPdGoOxPVfhKQd+T78ZtraG4byMX5GuXJAa+ohA5BaRb/AFEPdL53jhMWSPW0C
e1cnY3KFabNvkXCA5c1wbsex5qoR0HIRtux7fyEWYNa/dsvgRq+KOXwzZz3U5JOu79HJvSuVr69q
hMBwGWRy+NeEcIGbzeH1LAMrpvI4Grm9ag0in4ZFGSD9RA0F0JfbO86F6AHE0A3c3fEozAGKFpqt
4DD4VktN7BaiJrX7A8s2p7X1qeNB4hTv2NYL162YAlM7L5Nm0hTxmpdfDoRf48C/G7GlzwkcMD2B
euy6dBK+oDw4QNAsKIXqRxo9cf7y04GCfrUeXwD2MmrzuFTrEGPNAlyCrj6hDS9zV2iOqirI5ztp
e/cj6XKPbZHI96CdVRFQ0hRUgpsyJR8wrsbx+wcC+hRRxbqjs0a6xrVSqzrFoXIu/jU4JZe4jpyP
p/DcZmXIHvo6vHOMkIoIHbeNaobtk5wW0lvF/novkB8yG+P5sPz0IEbL2Flzh0KiLyQL3zyJRsdh
zlxlplQtu607BtssLIEdqC8pPBB/35KmH+7fVnvTmB54CF3DbR9e0sOeNzeJWF2lT0YD6A9ZCUsQ
5HBd9pxqqBzZ623+AgHQ57bZtyNLRtPKBUBiACgoSzi6Ze+2P4Es9CnotI58hTzqYkLvBMNtxDsZ
2s0NlmdTvqNPdoVFfYkzDFHIhCyIl1iAt+xEtpaJ8QaV+6zLG59bU8Pc+sheeQj33AeOD2xu/fbm
uaRz0zzA9g20/DTgpzcws/TexYsN7+ITW4pbvLjuCwb0Pa6cBJWKb4Lsm9ZqeKBlvgilPLf42P5z
/J4EFewTGjCsESQJOGrV1SQqFAuCXwz7z598jcdYSlqd8fO9yhJ0w5NcjZARS1VzM9dGdr2WQ61k
Chm4feZbGSsyt8IzSClliMSPrY5H1hOtSqIZJWS7pxXU//UG2GOxaWMVPl6D7S1Ma/HkYg7WL01r
w8rirCCiq8kSpUVAK6e2mjzK5eurdCAZCVbXc43kUTU6Z97cydjRj+z8ZYB5FMQsKiJe9Ya4xM8E
BEHSLENTkqb9xoyxR6RkK9gOYnM+9WMEp2P+aVDRN5UkgMrt34Co2rhRhJpwEuy59zG6QHf6VvRN
bYQ8eoCh8CeO0VSKji0JOxvFRRcHPQoNTB9jYJc2d0Y8v3dwOu5dE5i0fLHfpZzaR4LFPohIdFsy
XrpLBymznICBDmiEO8Ll6u5wk/apZbs6HN5Hljbv8LZfswHXkixa2RzUgYbxhXiJ6To5dN1KgxCX
h0MFNwgDxtoNUpqgm60z9t37GdalUzikk8kIVBaGetkmlTZPFKZR4HSPh79G5ADWYbqp0T0fjntO
RbXrVNB1erWgu56e7N6u1bNC6Hdi6HYWWSgItxl4b/lJ/0ahALEgy20MYIKVVM0Cv2LIqW4lRU9n
njk2fevmFrACo4XGPGKtBz9PjYAsMCa08mVeT+w+fQJZRVxA40m5fbBDbx1joToOUuXCele88AkX
oOLK6tXzEAN1nAEFOEcihYJ6qwYZwh6/agYYA5Z+pufoNg96m8CtvK6g9r3Ol4lIhrf4XVDeqIEH
GuZPxCFLAPZA9Jm7o3eanDf9zBOnDv5jI+wmkMtqviXeLQMq7FbU82F5oTH6eD3eSeHhTJniU58d
cAkz5Eb5iXKn41yabLl3Y+Z3sZqThdvKf7ZiNHMgiMtnGFMDHXZI9NE+UTKQvQZDisK7TXX5mul6
Z/oCa2tocTTImcAbSkhWcMRd+0j53XsSTK902EW5l6WLMeSMJKZhPX4MmkddaZg09kmIZ5qf7m4g
gN6sxa/lOJ7hlEHVHJK4jg7RMY+CfiuW481gTXXnhEVpIJzf5gaHCGQV0F0wOzv40YyHiY16ezGu
e/Ce42Hy7mqxCnA/n1MgFCW41t97JTg+K2ZVCXK0txQPkWWn8McM4nFyOmYUMoH/I81GxP763HOf
tvPNnpcELJLkEWWMF7GM5iBjEjasUz31EdbHME5zk+lkesJilhcVdCKKsGUI7s14J0ls1NIeKj+2
eVqW4O5Hf+3Zb5MFZsnYaURqfJg3ciZewDtktc3r4+rBQs5ZEdkm7huhsqBx23L/JSsvryMRuRgA
1/jHymLJ0hW2hw5MFBpLVo230I6DMwUkgWOTZJbfLYm7AMfaralzQ5u7VQTkWldNnKlEct1RNJkM
Ruj9UZMbWRqL9OnYYGVrBZjxUnLDMmGd4k28hHvVHeNu9uVTExtzI9JHGfkkYEqoFG9tv4OvkkPP
YiKxSmaGeViPnU5sCygn6aCPQlxSfvtFl7NdvpQW4kgWDd6JwRPms/YhoSd3Y0btsr05z2pLwnmQ
K66KEI42qALpDKwu/iePvXvcDJHfbQUPTBnC5LzyuMWYHHFgMyJwrbF9Ynw6t+kI1Bso+Y8QaNvB
QPYOg+5WM9ef5MlGPW9vrVicOCTp1KR77oofBH2rVa4XFU5MVDN5ms69+vNvtXx5kEABN7MKZC+s
Az4rhVFHTzYWXCt9qiUSehqYifK0j5ALu459PnoTzEkXz/DFwHUmV/5hABMxElzNUdlwkThpSbvU
MWLYylcByzH4S2Ka9gopWyDUEqprGdX6hhPJjzE/aOTnYwiln5eG99M4Ppsn66l+tRA3BQr2C9I9
s58/ebGxM9UYJBDKLXpqsMeuYymdDn8a2zptqI/LecC7F5XE0uLJzg2izxp72+74dSE49DNRMDZ1
3Pi+A370/ZFrGhR7bR9i46Vk+kF4D8X+L6xA/wLgYvx6bs8aS/nU3idcD1bfeXaALrIZvQCxGzso
vue6Mkx2kn0cMvZgGOQFaG8k54wfzxZin72zGMIeOpTAk5Uc0iNqVzv3V7U3P89V7r9slsid4Unh
4PqV11cl2GqkW1wAOgvHIu60krRSBst3E9mPt0vNrp0j7B2eKXQ6OkhqR0+ABQ4w+1DTCBBEd3bI
/HQwspgykjxt2ktG8cZKMsd5rPcoy7WZz06pRdk9slCnXXFpVFLv+WTSUc4X2XwEzXNMWWE8y2sb
eQr1Fp836NMdI8VeBuvTXiRu43uP17fL98fqg/pw1+LWQUZw8rPp3cF2dfY4cfoZUiFAH0yPPHJt
1337V8hmMeIB/Xre5Ri2+O1K+jY8l9k/NTALJRs+Ip9xpedp/h2P19bh/iaSV2R13bGy/0NG56iK
yEVjTCKM6+ZvkxB6pgHLy4Q8UeUTYQgbbkCC41vBmv7EwcREBHUSQYfbUTAuGnDW2udZNGNM7cRy
7IFEbN64dD3gbpxZjAzuAmLBdFuxBsSabhGsl0w+knFarauHlsJErP7LNNfrIkR/DUuoisCQV+Dl
vah7DYiFUfqzlPPRn7RYkmP/WFIWyB7AtoV9/BC/QbUfGdM9NPkNuYlvhmoKQWA8HbdreuHHFoa4
VxzEZjnsonq5vig37rW0yEx3QueH0xiXTghyuV1afutJOvzQuHxrzwkndRA/u+m8tlS22fP0CM3l
eQuKM/VIm9LIrgxZgo0llTkaWM3H4yMGbFkRHQWgfa93n9CLlqdxgu8nbib8Si3CIV2GGWT0i6NK
qE9pV6kk3NFxkbpG2fV78AsCNx2TYt3unlaAlynEIUCUlIFtTEfuv29HHS4NE+LBRNReitfk34Hi
kgnVCNe/6WkyUrTUvPh0k9FnTlF0MWj+5kNsocLhDidJhCOJiachB5Nim2SM4JKn+GwFWscGsMT3
KOP7JPp+4BhKdmzvMA32MSCqonU7aTOa7/NO6WkQmhWSr4iyE+OotTxM7I4TJLgYhG7Ew9D1thl3
XYHyHPjiQyk4us1kr/lLWWj5FRf+r58XGOks2vokbvdQx1/0MrvS5AGMlNM9iSL35ZVfMWCSncp2
GvOn7FsEMnVWoxHT2VDhPWesn8zwzbWDPD3KZOiCF42c2LC/aMfIEmrMu1/VfnKLuaSB2tBsJzWI
tC5u8TCUgrAjvLdiKMZYit/NY1TOFWcLQC2Vm3M6gnDMn3w8xdXkSh52S52ghOAqOp7xgnFhUQfY
hYQrL5NqXsepyzW/r0kzqzSD1iNFBsSYWqi18spF9E0GMlwpIVsYtey4UtqwSDt4Clc557697e1i
quqrCe0VuRxsirzE/+69cUN9Mufh7fMbe27XcSAC3U51YSHOOOROj55Dda24uT1OKz4hRQA+9qIG
4BZzKiNH5QjkzkY+OIH4a4jHgT49onYgaHNNG4wdXknJqtNGPRlRlZ8d8lkdkJURERySXngCH618
QVYDAGU/ItoOQLq94XH+zt1xCPPZBGDA2kBCIo0bk9pYq8PPtbElZPkc3Xwoq4/jaHmWCN968q1w
pRQ8VtoWJnnidak10RNFn5xd6rLRJS3leUoyOeXPBMyj/9bBM9gN+nywwgoXYWXMQOq+sCljiF60
h3X+Nwlykn7UK53wTZ6sPIhk1CdrVFm+Lch01EM+iUlX0Zgze2S1Qx/zpFxWwPax0GmTlAECN60f
EG2BNNbDc2GmnSSUMV5t5hQdt/LJenRozy7xAHSykyJ7PH5BNnIZATXGV5Z3cunDZ3vgO1PSlrXV
MHugGQvsBNR2fFORJEcXW5bTCu1b193uCiPF4qO9/YhcsjhLT2bG4BNZyStjxvYVPNc9liY1Oh9z
6NEc7E7mS1ML4rQ2LaeCSVyRpEjghJ7Yo3UcMRVZbaAaSSQVGJY5zndsqBfq8wF/L9TU6GOwCgXQ
kK/OXFJDbJ9sGd0GC1DXptoz+DzWsE9NYQlpTxYIjyFDoYkRieEPuslESTw1ia0EiGKR/Yk95+jx
MevN1rvsBC8J120nHCZltIzSB7MIEDoGlORA+SbSFEtvfnp9TMVTs6QfbJD/PJsEi8IAIWPNCbOq
Be/ntcPp1dX0PCjYgpgs8vPp154wBVQVNX/SIDFhrhHx9E9G9GXxJxIZJiuuHiR0twMKY5Kcjf38
UZRpUgVcEPsDTmlliKRzf9WuNnW9Yh5J45t/atyu0VwCO/j2K852H0FbPAPUfwhFwe6ZgzJjTspy
QI/kjkTwgGEF+/0m0A3OwcI6KZ1pNWZQqXJFHdF+PzI2Ej7tJlqTu1cf93wkA6rjS4hex/7t6tOE
BSXw90r/92R85RvAtgau4j/PMms8POoCY4tSbYalCaLOgkiTEVEYWPyg84Woo2O8rlnmEfXdFing
1KXEtxpf9QDCc0CZcAJLqqtq0NSsckrYSfeR1zzUnm9VvG5EQ53ahcZ09/xlSPQnzCVGeb5ZZoD8
H8C8/baQDuOeGzk1w5hF8arRHYpZJ+0saf7HXcJXE+9isGBGkXAlnkGWgSYlL/EvRzn4qsN7915s
VMcDclWzU7w+0Fo19vaxs6ynuHArcfiGThipYaY6iEQH/6SXgAgRpRC+jN6GJ6HxsWisqeVhDu/H
Rs/wzvN2zSZWj/PvKvvwqiocErjUgDsSV1odlqn4Oh/cZvQYDXurdzYSt1zotRAGooeG80YGfPah
n2aBq6viZBZ8gyW6dOsD2mFcDD8DDxbbx4dotJO6d8MZKh7PNMvWT5QEvzQwpMI5kggC8Qx8QD0b
8GfwKOEEItWbFojLu1XDdmd2CswvmVn+tMrKG4X42EzbXvcDOOvsmxYuYwd4hbm6s42YPpgR9zU0
LFIdDDodTsCnxVOyAf30CY2uo8qCvjHCvVgl9qEA5k/4LqXXTV0dpJF3Xokke6Ts7nw0UegOPAse
uCvA2xXxo8qcFgFadNRcs+upwxHkveQ0ZR2ZkzjTpnyu6noHARFfCNX2OeoW2h313WKDWQgiNqkG
Vu+9N5H7uPEuUKjVl1ycrxlHGPjJs49JdZioHQbiE1CM+XQaLLu0oEdjEQW817frPvk8n8foGu4P
IUKaClkawRaqiNdAdLWM16Roln5h2NJ52bnscadyWpRYG9+OP7UoaXgvnNrDKtVdFdoziHKkTTKL
1tlnHLMSY+eDiiaCWtbaZmB4e9M1Wspr/3uwekOgAE3WZS9G8QWmpGwzyd9jyAaY/N1dniqZNPAd
2/qFuuSXVKgCEl2a69zJEugAnIjMdo5GXQYgqYME6Pf33ldwUcfNqr5sXqOfiXjGfL1DzFlRNp/o
nXJ98FXTtDe/8G9nncb85P6uGPiqm/0Icz4p5XU2N8ZXtBAlHSb8RP1xAComC9NHx3NHUWf2dhOZ
0BbQadAVG6zL5QYi6attF+2wZ14bukJlnmWafdiQ1y5OA95VrjQij001H1Nb6BMG+uowFQjbL6gj
MB1A0IwyElXcxOriYBDgrAX7UbpKAvvVwVPHDjLHDHkcx6qK/eMSHgZ2uaBWPM775L8knQbP/0ov
4OmMQRP/9SIKnxFzzzqcIbcKz8q3FJFsWc7pi972jvPsqT9rf7fLz/7mkH+xG2BZLk3XOg7joTlH
RgSOyre5lwkcOARRhdRIi/GzmJRKCNYRmX7xF+LgGldlyf9/Qlcu+6leG0daz0NYUyimTCnrNgmq
+qzmk+jpGI43KHs4yZJoKJQE9u97MHbOmXvsRBOZrSV2LfEf42W0qKSehAws2rqLqMtYFeyF+M6R
foOWKfXKTOqz5XKb4qy+jmw5UHAbj+CxL9q02aW7IgAEt0ketuEnWc2P0/fs0wTcN1G6tZS/zSIM
Az4j5cInmg6e2t9Xq5sIvfJ8tESPjpDt0ChFEgdRgOooy+wbvIfTz4+q1ZaKmrKQO4OjxpiI0PO4
7BMl2JqE1DrImy0MUL80vs3X9iSXEMwXb90dAqzcqbT7JDyEKqSsmKW/t6lHPyremd7FVcRj6Zav
OD3EvSDa/iQ/apsZx+3QOGu/qnw2Q/55wdsiXjmiSKxoBC1frhjp1cdi0WU0R5/P98efGoEdmj3y
Be4HsbaFDIm/KVKJs5VD1Dib/GICjbr8OituVyL0xA00x5n6H9bqdwQ0DakWUju+/CCb0iDozFcf
V28awoq8RKf9Jrm7k9a6yf/51XRehKPpzT1If+Pp/Kswy9JiftWwNhget+nkfF09dARuRaMOAiMC
mMmZmB7He6R51Gj8NXy7q8BWBHPgSVd34imdFcSFyuPnWc2qxLi5KPYrke0YDL51dAmdBdZ+UyiP
ka9DpDy2J6a0lvRKzQcfG0ffHlZEeRqokj8XByQcDIp7E7IAesyItOUgx5rXMkJgiVoDXzXV7y8h
lYq+MTNMpwS8mELTT8nL/mgUWidKHI7VF4fPgltZ3HwoJt+ZwCQkgA3ylkVDQQYJLgso1+NXTUM9
vKLwZitStlgJ+JILDZ90e6GmWRyPQrpVRtx8QTdMhS5mayXKLHa4JKoDJbtoMrt1Iugd5067XhEV
RLTTYloc+YI3RXFyvVMpC1XDp0YjBJcfXHjfLRlpgy9t/03QN4Rl+E6LNF5XAwwyApUKDeohPbb1
G9/UkaJdn5EXTKX2CV5xWF5THb+k1bX+uZPw0+aIEZs5VXF9E2PtzLgkJ9ipjsLYwJUvCmKj87Mt
zveXDV0bV464fduT7TBPS/+iOyY6v/ux9EVnLfNhqRMNNiz0wObNUUAw/gqVRlu8PpvJMmsxIbHt
IokIpFlViquVrZZUS9nubNraXqYnTxE7K0g8tczPzxXXYLDFQWY+UBsccKhOqgIzo/ECRopscGQw
bNJgyXsOs5AXqKnLMnXWjL5Fht0GRsf8F9uYizGFElrVDPAR80huo/KcEJ1Q6FK63LxkYkpqipIQ
F8r9EyqCC0rB39hAAXr+G8Ejc3cEoHOofDprGPLuU0dG237mvPhiyHGg/tkyNW/fCTylw4pz5ZHX
M4KDoKNOloulT8mU6tQXl0pquPJCpciYGp1y1NuJwHzdVcWS2K/YttfYkGA5+bbFj+8pH6ReGwIK
MpnU21xBdA55AengcDdF44ExTTecNKRcX6kqc9GVzK8cLBScwwKv+o6JweZWKhokU+va0k/xM34o
RaO10l7OpC2+18KBUHWXUoGjoo1b0H9S9hsnEC4KnPT4wIoPzMAu+HwiKFhp5rxKR8AF6umbdTFx
XSNaB13h6Tw57Z0azQgskUVA8gXWGJrztwbWe2ML+pq7ck5wP43OtDU5XULgUsxtG+QLCqmZq5g1
m3jaHNiFe1bwI1N+v6uQ0EAKJdbZRmIW2Inipo5SDZWCcz/IExBYEC/z1+bvNcIfswY0ZV4TmiYk
puV4r+lKM/cLXbOiao1/3dmKpTOcbrjIXbsRJ+9g9NrCFMOVpWYptTQ7TNlX0IRU1BgFMYzhnYan
UVALegpROZdlt4hj1OVtgQW2tYNo7jrQIvuhlGMYN+TiJlcG8bkA9ZQJBOunCbtZKF/aLI/65++y
G8t5YXAJqiPG26t5chre+/QBT2aGtW0KZD2JZ2noxVIEzge/aC14P8OvJ2niNCy4/yyux5yPVfKg
PBjI++VxIub8izIJvfgmNgs1uj6iGkYk+FTWz8tgb9w9W4ksflA+puY5n1qyUXmueHtsECaaER9C
AqcdufYO0c4ZkrO8WaPoCHtA3o7x/G2z1kJrzzrpy54f1KEslyFK+pbSQogd1GqnYAc1pp0K5UoK
7oIOtHV6jzhf1d4sl234BVeNTaNCO3PXWxSrzGfjbYagBKe8Y+BP0dMi8L8S2w60HHMSXLWsm8Gu
yFWc9So3gaF0KGmdIe4fuPjdSP6a0Ww7I79B221hLxFI3HuBoDdvI1YblbZU6fz4pppBInNg4Wbn
3/Ok4lDJuSovI1Q0OrEtVepmPJeg2+8pRU+Aw/90goHQJRSfL7fGjKrW4caZuNDh/6+LYD0d1UMH
SGmG4w9wnFgNclU4M4KAM+6ZsOZtwIYmJpJmgZaAB2BUsObFUiyCqVBbVRLpTKXhCHhqaDrIe0EO
bYC/GdsBJigyKjcwY4KiYhyUpbdzuesqa9jtBrgLBGHvG+XQ3/CAJD6nQEAB7lx+Pr1ue26OdydL
B3LQKpzPxK1TQQV9YGnwdObB3cmQfZnPsYejAG4QQcJCAJiBZxQCdiv/wm6KwBwNmdQuNIOlBuSe
8sJSWVsvq3Y0bYRa25cTl2wAsEtGmlXQfEtBK0qMXvkwfoyfrGLw+O6rrOg04xtCGLa0mddMrlHN
QfN1N7NvUv+OEkgueABmenAoDnUmit7nj0NT7FTNdp5oLiUR6Uk2gHj5kk+AKFHyj9dmf34cwKmp
wFdKW9e7t6xSj5be6pDZU8cQMcMWytC2izU+XlrtAUQ/qvG6E6fZcddZp2wq5oA5YZpSej7KCFnP
YdwClFnIh39rnkZNiA4seDL/aIs4SCmhSl0VOfk0VIRflEmJc13K+Thtbfd4l9VPosBelqu8tZvO
B4TpA/yresd7s9NL9PaFHOBQWWZW5xHXcunLrn4Wf6ZSEXGAsEs2wAnakku9joUHsUVRhPqV4waw
IOr+7yTkDgI9or3zO7TCxxRw7mKBeLbmASPcHMUZNXfNGVFwLd1xdVpmuOV2wyYWHGr0TWPlwkvt
YSjZjKzG05cljpo1XD458OIdC+GNujrOXEH24jUHFaEy+Gyuav4HkOJzmOQGrXsLl22bQhebVeNw
GgS+aSEhageGzohQNVhh25igympK24jFOEJfjdPpeLQFZj3fxPsG8fdedFR37rwOh3AuzAbdZG1I
PLLKU30OVcPsmUdfeGAsqcUDXGDYBJZ7PxhCFQD1EHEMZbPkvsL0cQVi3xPnhe8tgmHesnu4Vd8l
HA0cYBHok0sc0MSE0gfE98jbpncdS3AA07CHgHnk43LAxWez9Svm2Dit6hkwQfqJAm+nIuYWF77g
pI+bupV+QuBXg4A3BfblUNkTek2se5tE+mWSyBkyyUiDr5FYeO+2ohYDMeS5xz7VxvnA9drA6Z8Y
jRB+tuMOK4YMPRmgBJKMVp5KOmJxbPI07MbghPiW/ToAIuE1pmwpo9x6DOKmRNJ3O7yI/H7fMyKX
44teRX4rM4yq5FxL5n+wUNljWsQ5oJ9HKBn3afMS8tf7FOJuOIuSmJZG4ymu+l3yjxiOvknPVqP8
Mbf6Ar2VDp/8FN766N6XjoHhlPLlYQSeLURCJpTahKQDiJobvNeY1f1NJM2Sj/MNyVsdkNCRcQNZ
hmHKFuFBz0SHRU6A/RPeD3yIDz/b9HbmAF91lR07h8ayVv4IHd/VvNGiRyjL8YIMAhxfufbY6C48
Rc5AmLvPiF3yqkCzdy+xcUnTzIzO4qlDSOCu8SygnRowecfpmfqVKI6SEIONBj4dmtlNfLLSV06t
iouAaA1jRM9rXXSrQb1zQKc9Fmlk4eiXrVyglgpwUWxCyrEyojPlEMLOxqR0KIJXDz4EX+AbMq8e
6GwdZA9l5nS7XtCjWp+9u8tRqnJ3riwnLwPGYx5g6zC13fp9Wy/PdaAl2ED8j86xqatpmmgkUBkd
WWAuT+jX+i769mA9z08BKGLQr+GQaMwl1wCTbhsMFYJtB+LbXQ6VphJGIhvq2coLOshd3jnOj48y
v03GRngqeQviHNkbRrLMM0posQqDflKkjR/yg0PoOTpwH2rgcPkzol1JZKu3b9+z7PEd0zlQGTwP
CrurRVeRAy0RiHLUjRD0f9wdHUDxxoiCPYuqnZTIqvbQq3KlXN6mhX6cp+iy7oySTZjA2NC2I/iY
/Sc/Ak0WOZKi9ZRJNbv6MVp+hF+WrwsVy7GMgcCjgiSG/q3vINvYNVJg843+PoN75IFPTn5ph2Zo
aAadacsRt9L1DaUfFq2ei+cIkvh6FoSDgFNeoy/uCz8DdKFTVzSdwNSPXhbJGm1CRkNcpJjwjMjl
V1w792Pwc4VC3e7ta9tRpXYM3OorRnmogPe0KVEdeSEaIIMTbrZm+7Q0k7ilHDMI51NsUdmHrUAO
3rOMMDHBtNoSt/h54QCP9WfH9I4Jv0OoFPCwTOAYMQuTBF9VU4qPQdNIBi30wiWUc0DMlW9Q/8Jk
0e5bV3MwkKUP1amvFoPffMGCv0IOxbU+UgmuY2E+3kQAmUqKwPJf9gvfSdVKvLDtVnPdDjecOZHx
VtGQtKkM8zqIGpTRyhpn1thkFfNhCJGbmNP65LODCom2bz0OXUims+EsWEVsf/SPW4POpX4NwHAG
FC9w9GEjGNdqbp4faKBkA4OOwm8v9NCnfUAzKOb1m6cRh3EE3f32NtTjj1fXWcVsGH28+UkZODUh
M8oTuCkTM5uETdj5yQ+s6jySVyz7d9AKuJAYz9gqeOWsiUx1HlCMD6AQw86irSOAS+iok9S++7Id
Ed33Qk/KC1JbYdkU7DOzrWnpBiS2+uNbELXkJZPq0nACDCmRh6T/6Vf1zIZJrIV4Ca2NQ+JhpI6b
BIbSfX9UIyMBPAUMG9wHPap9hoEAfT6U6gUlT38CQhJ2yRfIZXEMOmYdJfLxYtwOJfJhDbuVEw9O
foLQy12R6cViNEapfNuZDSx6DcxJ+EcbPUf6blqeYNsX+ws7/zVFS9PbL3TKmL85e7FwU3CGDOUq
5CdwQpqCCjr8vghOI6Sp6spNjJImi2m3hoOot5ABbc7gYtYRe9UywDGB4DtVrxPuBKgJguwoxEdx
Z0cpz8OX46ZrVIVt2zlIwbCZfsDHV3VErdz/tmtlcNi/55vo8lioetybnYahiC7ayWPcTOsxvKWQ
IHNWKDw22kU0LJyoEBjraPPvOFyrVAP9bMwVN7E6FTf28291C2cjrucapDxmw4NKjoQ4S13LeolQ
Dme6cSeVedX7MSrA7Ptgiv9fS12hePwQBacSeF4dslHJdk8Whf/eFv/iqu/p6Zyxq33gl3xIiFLw
9tJw8KbpBdwfjkEN9HZW4JrJOkVV18guvCkymclBAzee7kBFblubzU0ssAItbllKeKA6+a5Z074t
X6BkXAQ1Xkp44azSc8fnJzUU+fAxXgfT8++DcYaoYrvWL5k/vNwZZIfXcaE+VewRFYabWuYalJwQ
TE1iYxLDZWbo7L5H0SvvFf3odrdyXQeCG7Lv+TbgcTtEdnMJinkxbYTPEac0vLtTWt6J/32VGgEM
dY+hTkJwE3P8224WEwdU/wMMzgYHXKKb0vpvtTFs610cn5+0eJ9Tw+ys2TitTlJEwavXV6xnq2KB
MocmKA4EW1xhsWZoxe56gbh3ly6/BkGEYDbFRCdV9YKKpxA6FMJIICwxeZZHhHc+g9Ik2cb1R168
v2sz8x4ogFt6H4p3YbK/GG3xe9c+QV+DP4pgmRM0N4ykkVBJOOhApwDLtYYh65OE0bHDfTUf0RX/
0bphzOmtNJPxEjtYzJXf5jZvUBU/5cOp355nAVTtgLYoxyFEnV/DFyiRlSFE8TgUzVC2tAhePDwd
eXp4usp26D4hQK854JN7IXJCgerTLDQajMP0G/PP65HxV6AdkRqXW/DYhyxe6F+0oybvSa593grL
Q+KxvGvVJMgCnkm2UynjY8kt/LXBnRGpLKzPXhdwSgitCul/+QUVweIS1WMkQc38NE3Q+8+N2fcM
jsOm1dHLEkur9mz2sLQflE3ljDFG4KxI52Lkq35xHzbcDVpg4Bbdj9DaumvUFvGOTXzeqipSAI45
GsfvVFIp3YtIRH8xsalZ3SZ8Ffc0S9dwBnv3EPAqwhGCqmw+4Ie+WKcx+Fg0mqW1bOzOew2KINbP
Yuk+B8B1BA1jiK3rE8Cn+xl9NVWwHDyGo9ERVMx7OESCHSV3Bn3GLbBQjiQUuaErB7fmHEKfmyNO
k26J1/t2xIrhFUlz48SWJ09ERmrKOZ3hRIOtHzrNXSLRP6h7axFk4sqvdiAP0SCtNZ2ZpAT9SCkc
zp8iwkPnEVI3CvSrN/u7X3rqCJ5O+bgbMthgsCan9L4mrz1DdhmzcwNGE6i821oOcVoc8sTQTK3G
HFSgWcisYYmQ29vLI4218j/941smF5utZ3XsuShT83tfGl2Qtim0RCV4TnXp7/d1F9AJG+JqnJ5P
r5d0197OujTbxsk0PYLBjKKIVVYg5P319CUz0oVoCO7Ix09db0kBD5qBaijAIvoPqZr7bxGnNlGO
oN7xrF+PwikSNmLQAxSPvLTmm8yp6aYhNwKybiFd803OOQTy8AFOkWjrMw0lqZumE+LeLFiC26Fa
Y7wXSeeMf5hoFpkrE6DX/MWXORuMddPSbnNJvl2iL21sl3WisbfN0FdytHa8ZB+k1Kp6dgbHECZy
bdU2bE2axQYC7N4I66VyTpkVm5OZQWGV/OL+7DWl7qQnTTFMaDdNpQgQFE8cg0U7Fhe7p53rx2FS
bDmUYfNKtRHRYard5S9Fnba+ogxSBEPoJqauOcNNniHy7hgWgg4mxk3aw72d6CCOy9B4+yYf2f4G
WqGv6RbWABaD2T8sNL3mMgd2j9/N3YtN+bC5HLdsb6p6XwIzXw3UUjY8QqIyg1Mlpg+WFplcgWZO
vT8mvpU+BGju9TdWc7vDLjdXLoqQ5QILnBuQ++8A9WzzTXt72sxWXBREGSUS9Uce9na0KI8dEC5t
tr/md5a6iGTkdI6ViWIpJ9kjtN5T/mqG9hQTL4vXfVY0whK2D125xRMnLgB0k5dlE47WPhaVaEIb
s1pUGync7be3gqsMczI8IllA9/kuTLwpBgU8QozmMYAGWPQR0EwM2PJE5NN0uJdnAZErL4UZvTzS
Mo6zBzf5dKfQJVIgZBoHoSQLrRXCqwxNWOGn0NViqWx1k/3YGUFM1uHQoQBeTrDbO2E+3gmxEajI
Ub6PUeNWda3vMtxFMc39Yce7Rj+7Gh+gLYMrrj/vXYwnQunSh7o2QMmS0KC59BFr9pkLnnKTkA4D
OcgJx8eZJD5uJTYM/5MFej28sAtrRp0JtVO9a7wCiXnstRrQrievSUWVsD/5PHQ1jAszsb2czEZ7
uFaqelv6H5/fQb6xm0Gz+i1EJmuV17DrgNCGRQwq9hoVo6jwuvfDwwcUa3tTx/dReZecpGR0tkcY
o4ebhF1GuJfquH/eDOzmSyl5ozVKSNmyWSsRTKY2oPQuIjJeDR8r0nP6FiywyrSvWywZAplrVszJ
KnHZDCFvGzNQkPknDJv0mnvGY5IBDLs8g+MpzceI1Bzl/pRZ0XLjIW+VfAFxOthIdSFQ0iiOn6qs
TWYB2ziXaPnJHQs1qdhwjXC5cvoAiM2ou2m7a21xOHUXw3pMzP1YujOL7DAGaB//7VvMZLwRIZsq
ucYwoEWdxXfi6wiSn6dZAcJIybFbf35Pios/CUXQ8HO7CxxcAaJKEolUE6lY+4w3wp8VIshd/6/U
wLFAe6kiANpQV9rRXu86vAnD3fw4ItzPQkQmWN0IwNvXMDrs3E0Y1kbCt6Dr5qOykgbxWwiHSnGC
fGIFcHLI0jm4I/P7sP9GotjNQvU/KaboDy9TcKpK4CgtK1v3Q/F+JP4ZtQ9NefeKc1xHkmPArPji
ye014En7VuPQCFkwrNQYvxJEgiibHEM/WnxM0SJEe2r8FntSCDSANOGMQZYuScywv/4Oh4Tur4OK
5MxBzw1UNyRYG2B1G8ifUJOYGNq4IZauJu3iMReVzviD72Tx9NdZ+cO+9ImF0OLJ1sSNLqzioAZl
1v6Udq+QRWSk0HGJ/3LeuOQ+zOz0WJxHoC6Iln0PGKhiaqaCbjZNADSaQiS9uu/uDCXVRSMFde6K
F3TslZkEwNhSqa9kpdlyPwqHwwzQiBlyvzkA4TnANyRE7MeI+JjlbH2ocN3d0PbGBwq+5u+8u4co
QHai6R2+yAeeNuHZejkDiU3hiaGZmvWUuwJLx5xqrDN1sQvIBZAIPyb+GST2MDlHMjHz4twfBVX3
ehGwuMwzBGh+kP3kjjaoqv/MFjW1YaKjd8nEGNHspFyIi1fvv8Hj6+U0pgZcq3MFLENaeRDYFiPh
THc4hXP6QzETTKxqFIwhV6+bQ2VNLeNu3Zz7vNtWooAKnXeoCdhT/wt1JicxrLuFUyF0t7XoM//e
becYyflPi2Cdt5VN5qvcuW4cuuRSlEm4BK/IDBCgAccvUJ8M6MndaQhmsvolZoEmIdm6znOzDp32
nBxUfHZllIowBf9YGfsquiM2whAGnoL26Ca1xpVRTSOGwZ7qc5Wx6OTDpPGQjSUyb+Q0/BTmFX7U
aUMyC1VAHC90bVQo/cLWPaRm4u7W8fP4f7yDPd0Uoz0n3Cq1BAOq6LAovWPRgo9yjrp1gnpCsVwL
MRld/0QQDyo5NaE+IXxbIJEtyQci7+iXDn/Jd1YGIcs3OcO4/K/HGNXukqh1CMqwy0Ufx4USu8D4
xon3O8e6qv9A2qERwFCS8TNjECpVYee0BwQ2DQUYJDkhn13y7O6gPN8Z5LYvUu4On5isiM3rDcAU
/a3xi4o3jLbE3JYLEetOus3xkpRdtjMXHVFd0Z/0XaKOBo6urFiC5+PJLcmlQJ0Kn/+8UtnM97IY
RZkHRxmSgxVHFtmIl+5iFUMe/QV9mBmEEUfV5eGqAqeVKQqY+2QZt0Tg+pYkA+ONkQs3BYbMrgJG
Xm7iDFiBtV+90DLQkBMZ6Y+AOJslB+NHG048BejILV4Owsx/0ilbZzY0XwmunjNlvm8Ry/zLcXfe
inhBjxedORIeqV3nfjsPZt/8BDAoGa7tyzsU+XyxYSwKCMTt55kYD7zhybQtFxkxlsLL1/RT+eR7
BWM1W7bl6VQMU8X1vNuMXw9eYp3AQyXF7Ik2/LhOo91VdoXY4dSdAXmFv10FD5TLSanmgQEoWc3p
S/a7iyKVT0V7JLLk2JDPFtTGxVaAo+/tqrpBcNkoQA1+QLV1j9sphMAYzTnJhID4A3G0XI3gjHxS
jp2/3fnfG8C5+RKpg7kIdsbYWi6r1JXTXu2sWEWnfF+smWnON03MFU32Daq5DXd4e/T0ul7jvvAp
6pMVZsC7lRCN7ZsGWnHv6sFrjdCwk6zY5UNAvqq3EXNBHbHNoClg2bXZRaZXbmiqERsOqGCym6sh
BfAb/nUlhrCJsfIUNwZsH48GbdCTWCNDaU3l9m+2f7MitmTvumkZ8hTbYuhjPPGYZ3qn3ko3JqjA
6+cosI0UBL9kS9lDafuer90jwqTW2D8T7Ijj035gK8WpN2EtM2mQjR3HDOi4Uh1crKHmy3pJ7xAk
Z85hM7OKF+PTySvWcHZzsxpWFUO74VC74OLRH2Jm0KJ08l6GZQxn2EZz5Ho/6LxCBWeNXvcKMUCJ
CJNH/NGxB8lrThQD21UZgOW8op6FETIUt2qvC3jfcICg2prbMOuBflMrkYx4sStdZc37foPpXRaY
jqTzryvyXzAZ6e20WqGUgkjmWGAonWPAawedawcUnPxRzH2IRnjYZRTcgfOGHdarpVQXJfGKhiCJ
7tR03Z1gxeeJ5tEy1t5Z5uBDao3zRfslxrCoJoDS7bswVAtj3DPwz4KVGeOtVG3TiMQo2hVNYw+f
7N1tyTIQv7FcAcGNiMbZvBRgm/MqbDM5+PQQebBMX0NAAeAOMr9KZwZusGw171G5UYIcFOe4RgnV
6U9ZJAylUF0NiG++1MkSiIFbRmLq7HkIbSMaKzjg9RXv4Qh2RfbRv7Nhka0v1L+QPrqmVETbOlho
UMQ/EoVYoPb7DIqiPNtXgGtow2lqhCZ8FQ4VRtcc0xNHNd1hgFmB8bes/PIPX31ZqhuDBS4OPjIK
otz2QJb/ih046hsrcBks3TCHVftxSxHE9nxIex7RuFNnmwBunOOo3Bqssjw4vXqb7xyiXnKLq8fJ
fvQmP7iqJkW9EnwMA3IzDWs458YBpmIyV4DK4Lbf2f04E/laR5O1pr855WtLbyMg3GIivbmbdafu
N8xwyRWXtfseuhPwLOjKKRt6pY9AJOxLcUM1olvdyzrbuRoNofosxv4aibyAPn1jjUkk6bu2XMto
ov+0vi0yNjhpbiXfKd3JfoYCv6/SPceWgy+DzhkWwnLev9Z5VDeiTvRNKjQxjBxEOSqXJxKRLuZH
FTvCwTdibFZCOprAiBRlGmf1mKzoVkBQHZpar289vPf9q0adAIM5vAKN0+TYWdz99ksxof3eHH3Z
aHTz5zSw/fiKSH0Ewy4Q6TxDtF9RjmuV2FWBPtc0ikFv9tVw62dHn57y89s63qZKENvXx731DtAB
iGlGH8gWafvKDTk+nb8vtCvSb3SYvcL6sgxEsa4jafZ6CnpPXRUjF3t2CnQeqoOQPWT8RFeIjgQq
/5Y14huKNZG6jNtTV1C2wqQlcdg/1qnmihNmBd21Q/B6ZcmB9r5vmy68j076nhpJCZt1EEtRFw+a
2e5eRnfSeByN8zP3y2tuOS9oup7Z0WKKRSgOyQhL4J+WWDKxdXyH9oa3vTXAe4GwZgqbT+wnRrCQ
EAjuSdxO99FeVJaAZcbwI1yvbar+U2KVSeYyBSTePYudkEpniaDr9S0oRb8GhFUViJzAnnREAfDs
UyUZRqID9N1MijJw/WYJdmrnmkbWe9cHg1insC0SX7C3WOAQdaZGgzZwSV3YgwaZnzwlCaTXH1zO
3qQKv15x1qh2BkeQ2it6Sf041P19XkJ770+NfQqslgqBKtd+LgjB8Ny2/lNtbAEDdvRXdUebvOzt
J2xDkRJvd8j9aquRC0TypMjnH/glGNZDvp3G3wdgJdiPK8km82S4eIYmMnrRlw2wnFB8LU/epGBP
Rhe3qjj/8EUhUftUhv0uTlo05xuPSZwAXsQlN2cBeseab20v4siKkoEWWf391NZZEJSViZDcKFxy
HcsIgZN10NvlHcjevwEf7G/gIoydtcmDqQO/hpaGDsTLnRbdCkRpa06kdLh9G/QhoXQzqcZXGXp0
s+d3CErsEtyFMDeKGJJmWm3ftJ51ALvx/o/8IHa4me2CR/uBigGg9KM81U0r4oSCBEqe753N9P7O
Xy0zR4zs93lt9uuRi68LAdwIEjEtj6/lWqPLRnfE/PjvOZ/fdIsOKF7zxje+ZlAdTNaUwEaRTUJe
BBWbjYcpXLb2BE+oAJxWHv5t4ESfSav3E+Q7XuCHapj7flc37oJbgTXz+Ed08B19LVPcQZvcadjd
wo0B2gesf/9Yown8zuqyz52sDr+GBygBaWBgxFQDsI0exRQQqwpjnU1QjoJJPa5RvdIuEf+cIQib
qjFXBpteAtbcisKE4wCWMxbHFu4hRjCa21wK8vR8eVUgDsiaMvQrwa1upmCRPDPywMrpCX1UrTF/
tBpHfJand8QuKPiZRTzbvPvby4LpAAXOI4Pa5sdYJy6ABc6zgsEsJJW8SS04yYUhURPyOJebX1JQ
rZa/YMdu8B835dBktfK2SCr44mfDshsZkOR7SL/Tk38wTiJfGHxt3/q7GsU1Ftob+yCdVnUybZXb
4ms2/llesp2BYHgyztrxRRf4S9EIORYjbkgVCgujIshw0PSP+dA9hzCk1Idr7mD1SfOW+ps4M7VR
lISRKRJXxDhP7kxyWiMyI01pwcnkyl4deFFJOx8Yesh4P8R/fez1SFgv9WrmrM22+qyVYyjl4133
nEqVEEJ2pD/Wc1R4LY30U6rW8FZZDim3j+McTnWcMtTGMt0cqoWNX04oEmq3jDKBv6wLjfs4SZR6
Z39J+d/FjdHNZPCi5lg/MoNrSyAZav1BpG9X1n+SbpXZS+YwMA8WHLO8jQQKdMzdrRA/61W0qreP
+zOvqq8IJ9ZtMSE3HkEt2OVkxqXhoDRg12PkPf2mLm5nh7Tbp8PaybVRL9MZn0NpTMO4mmPb5sNG
ZVOXA2TYEM1XoyphcvB6XvVUp1mI4C+yOOUE/Ra1xBZbs+IjPULGMbeEdhH1Uqt3CU4eF1iAV1c2
ADd4GugItzbm68NautlKKfzlQztmdg/fP8ndaMgTHj50I3Z6SvZ3uj6BJrIb54E0peenS9XhV5hX
snzZrEzgJO3igOrIgip7DiRqvI+jkBKNQrlYomJubDQE5tqyCeQyQgsjqTV0MIDfrmk6pmqhSy3G
hn7R1eaFuqgZbJ+0/WRcacViCXCST7bQa+rdsQyx/XC4713a8bc8+qBp4GrzA/MruF0JETZD/rr3
tHAAWgdJC77dv7mEhml695kuOC+/HH1ltYW2KTbDrEMftLae9PU87jIs0c6D/7ythEqmHgjE23mZ
KPyNnCk8zN76vL2RqbpvqXotFibb1laKDfoEjIEzYjMHpKJEYKpzKTWLrU1dVHiKydbhM/P05oY5
Wk1X55Q79E1uacxqa1VwDufWn7OrwwRuGeBbBmr8EIo1W7NIlL5VmxbPr9wMx8xHCvHXm+rYvQYP
KLGar3+sYQqYKi2bddf1wlOLTgCZqwg3os3JlgXaEhm0olJnn1sa5uP3y/b490QfuWzj4+HZXvbc
mQknG7CFisqJdMxIhTm9B/IE2JDoSLOOyyujjXWcwLaiJMUZTiUX6C9kSohrwXRMlMRfl1xJWStH
Q5E7aVcGNdVyD0SqXJAIwKOvbdbqszm5k9zTywcvypYDlmBrXhXUsODEpLjAAu83wirnCsvKO8Nu
jYciACKtQKRneKkYgv8dgFQhq/huHX5p7W03wACnY1d7aOqhkfTq5CJ234ScrO0geyBYZKyiYSc3
7nBhza5NYBOZZ/Q7JgNXXIYs/ncKNlcL5igWOu+q9Q6vfxqoJ1HuZSMVJKgexNBALeRmpBOOxQXz
a4T//86uaKj/ij1VDUMdHxdFEy0pIna3v5ryDRVwhFThUKXXVofUqsEB/wAeSAEXOki8inJJOvD9
xy65Lm9XzXVXLsbiPc6O2AB/um5gtQtE8xLo5p48rVS3IeX/91x5WqWcpbwfG0QeBbh2EKDiFLCo
6ajNjus+SX962WtazHHcx4h7qaadSKBw07XxrwGuBjueqw1Uy9W2CYFHOzGE0E6U5L3vgGqozQJN
yJ6t9tGJoLjmhZBmKzmIsj1CMU27K4x76hWQJ9cLGyuxifISSKIDOTpjRAJRxryBMMzQB6XlmnbM
dIxWrO+9/LIzwTQOF499W38jpVALK+WYvWXDDfLZ4073/Jd7o5l/gVagKMlKZC8jw7v0ys5HMFMX
DLUsHfyaegxDd5COjfKdnaI3fKWsyx2/RnHh4QL0Vi+Z3MHjW87K9BvsewPOduxRViqCQn6mAJ43
NTKjWtQYc3/IpLlXeIahUTswjYur2OuL53me29Cwzz15Qg9Zw667HgSehrU6cO25uzyR3y5qI1Va
3TBUINbaF0dzy7SanJj3UVG0qDU/2RxoElEAZjWpNORRuMk2zF5H3boZR53rIgVlRkBJ8TWioR19
6tMSxMKK/CoGtmn2fFlD/PSZpEyWaItQbDYxPa/GQsXH67axQ5wl8yANH5CPR40bgYf6PynH1J3o
yfL/js85pj1XfayZFswTJG4rI6QwRIOvADoZkiZuqbyIh3EuyKeVsvb4KQFLICnonEEV6USYYZ+w
2eiOZ3naX4qIjuAdIJ1j1EJhMWgIByEYz0h8TRkRujJaampSPELZrb3dFnhdlxV1J1uVQ7sU709c
YPZs2+El4xJnUIG3IYtfYFoiebpDgj5Mx6yq4iZzw9oWwdm2Hg9V+QbjLLVkqq2waDl2ufvTj6Tn
EdiCGE+8Bp/3lvQjKbJP9tgolAUWC0cJOCZS0lq6skS4GuQn06PcDSk1YzAI8RIIB10EmV34U1/8
AVuXGFsgIa8YWIrodeXbyAbYBO3p6yBDPTTS4zNxEoTOuROk2/3fJZB1PZpBPledDpU4OmkTGZ7W
Ff3MwWyEmRguhpo7VIf9nJLcnskK5wGTXSrylFrqwmaZJ9o+Ao1atT1XVrLR4dtT6EevhlxilsXh
2zYgzqibxwA5rw5mjUO94qDwDoKf4xER4Yec8ZkFUtwRoNg0JZT9dAE8oNQoZ607WlXR/wIl2ijP
A439ipNW7oUIEF/T3NYcA+n45Ul52AJSemiKd+HaceJsJ7WjOjb2E99cySwXHewoN/m5Q71sQmpY
yqUQsIPw85B6IU0ndffrALupuAkAyeNeHHBF9HUCW95gld9xxv0M/S2BQrZACTUX66F7DaUCmt6i
N/1ti52QXZB2XEOyr3cI2eF9TBX70t5OuVGPB7PzfjYMwhrhysGuLcD179+bpe199Xe53FAIsQgb
gUorblbHSBUGJWOkh6PHhBaqF3cBUchE9poJ+Tz2gj476c0W2yEh/Q8HhIZhqIQZ9cABPzgTKvuy
JPbcYCfTvpITBQpzoz1F1swUMUBhCKb9/lqwqj23NmVChFWXN8ZlfnOqX/0fol6SJqAuLfege/9q
tIwD+tLoWY7zDY+hLXDYVX4oipnzfI4DYXEF35hzQI51dVCTjOhcxuOA398beBlxoiiFWoIx2tLg
Fa1HNHKJ9XXcpBlKI58ymuSl6SS4eJuT3pI6T1jPCM9eO2mmEhAerbJoZAHUpwTzTCbjmpVV9l5s
W4gbwpaLPnTIk7D1O4Px+9LWURh44NXPLsvJq56AvsiL9RH6/e+Nh1zrGcc33ubm47hxz2GpGavd
khri/chhCaYnQuNZ69QVL9yQsfgX0mPVuEcqQ4v5hTWlx5rrHWAUYfxRrfvZnN6lafa8o9lWPG/X
6mKseTYVdj7/2VggQysfxRk/App+KaLWC4dE6bmXwhlusq6ZI6YpAzuEbiNyb/cnfCOLXwShsW5l
XyZvUdXtdbDSck4gTti1C27ks2uTiPi2uLE7Beo+cmw5VKMEx9ms0vmXKe4nrASL0BQqcfKeC4Nz
Amn9uprCuvrjjM/XV1XNzcA52Ag//JEi4a8HtAceGNEcnMRMN3rZDb6u5M8J4O43agrYVdoudjgB
DtSyoY0yvLIf8UQPxP0k3Y6lKaaV9NaYkgXp7dR+UFl/BBR9AFWBf08uHU9I5EMfNT41Nm3Okj9Q
eX3c2iTiFT+gwtg/wpJWl7Ty41RLsZLb97PDR6/Zj8rJdvGDrs4juiuo8R1HtiEqCQent4GOgFMB
Bwg3Xm2NViRuaL8oN8ntqfXtHgJZTULE1n2uU2Nbk8X6J7JMUpCTrBAIYQtXZEZ9mFnbE4Ys1Bc0
joUIw42WCgFbvCSrWEczJeOyDrAkdC7dtZXaedczNbF6LWrOceYxA9lFzdJzh133e/YcO3p+cOml
WQCHoofJxaIP3ezuamhL+gUf0oe8pNG0yZiNEsz/5O6yUQ6jafScjFXNnV+5OrbXOl0416yebcs4
eLA71PM9CUUJOOWpjPAwoHjKygZYT+qt8QMWHdJ7kGl1GPzNShk8w9XccQWjDAbZOnLisSWhsIZu
MpnHwkWGK8xGERL7sF7V/AckhQdX4DJR58/XbAXQYgwchVBw/9HN7ObodJrFUBATv2mLqVfNN9Nk
5tuyyruPBsZ/LvNE1FPRkImE4XBFHYVklNr7L05U1eNrlxup//1AzNeTFQquINj2fF6y5Ws54LLe
Bt5Q2DvgWo0NjihnKlwsJ7J71v2+0mKbF9NrWvH1Ee0fC7G9eYUIx0ky5C+yC6EABvZFcWwyZe3f
Yh4n4ZEQiCm7Gwh9msmz8L7fXulb8flxY4XabV7udEyQW4LXEgwFGBoqUMLhxglsEj1eETLy2Y4O
3ULvhrYtrLXTIQol2ThS473p4EJheebvrXp/iWaMhP+Cep0nq4M1mhtI10/exWLZkTi0BFWipU3H
voS8E6fP4dwvzAxpyDVdd+n64+YV94m8qHkDx2tOVasE3pGHY77i1wJMiWAJfgulF2iFwysVIdmc
D8oeSaMHF16Okj/ikhrFr1Jsn9w4WhniGUVgt5xZReKOQX1rMgBUMwrvQGhJEHkq4l0DtzrQ5v94
YVnlKD4qi+/VRgal4ylxCbCvSi0TouOUuPh+o+g8a74KqoFLTxMSfoApRz6X2mWdMTf247EqMpyt
lXpZw7Ln2V43YOPzZi3nzzd5DzIkSVECM+/d8CAGsRRukOWYKl/Z1ri3K+XyyIULv4J83h+dDSYJ
JDJD5nwWsT5l6sMiFhJVVcJEsbBZMNy3VkSYFj/UxfrhuAd2hxeriKcXETnIRRVpXELJ6oePUDFQ
sSMofV96voVbXezgplDLFM3uxrz5YIQ9nqqWF5rQAa5dImYChCQKk2qJjWv2D489uLths5GtfHXD
p29pux3gXNoxmTTkSC06Ru+kH9S4feDRMUigAhB6LyWtwcSAzqExejJhzN9LzmzK2gspA1NWuwh0
qMCYuN68BWMT6o+MPoZrGPK3gt3IQx6gc+OgHcRsU7PdD4/90+3fqLX0qk4HcuOv8QnCpGBMiwTf
1RP/nBwIdxjFCwbAaDa3h+zUdKQejAgSoCdBEmrC37A6XwG4//g+sKt3vIwzcFKAcGPma2qPoj5G
mTu2XPOFMKLyg7LYFiG268vQe35OI/ABaEYaFKTvbLVq+SG7ll135PFyWMs2yqGJ4AOJgzeOawSX
OOixE/URp7E/KAm61JOrkaU204f5tnsHxD/Fx/5Rz/a1azP4BJ2A63fZ9j9RIuYkmC0z9bW5LGco
b1NsU/Szgryb+bScDnHQRTbw8SysEDkqGM/9EnZmjB7dTNm6CYNLb0WXT6WInVqKLArInoyMIPYM
qvCv9Htsfws1Ozb4jP4/NTC8jQx/16bmRJ7k3aJes+iBLu/dz6efom7+lLeJ643qIp9JRcze7U4J
g4fP7ZEM6XwafSqNTY+9a8cCWSCgPhqK5GTjoDwDStJQW9YGV+/cR2j3DcbdJV9Dt4l7sVCOCL02
IiQbELURWVBozj/t/1BY/KKJDXbNQ2ElOTc2iyXmPghefh+jeA6yYP3IccyH/Guuo3d9Ppw4uH3h
75AhIq/NKAz9S+8W7z+U3u8Ve26JHWMAeMXo5Q2Q/inKSmxrBouFgu140Pf2nrexcqJcXK67SB93
IrX7hUjsNiLmQ5mwLT1cmisEYxeC49PdyzUqRh79R6lirqcObEjwIpZ6wpsigL/291ghZz0DkQyY
EjMvP1r+MysD01W5RBAY7dACMGFVHwazeeEmcqlITwKj/a923DQXuEILcWNzIUvuQHTgoTVIypC5
YycYwEj+U2QT58iOb3cE8CEzYymdlkZOo/QK34b0QRJGpMd7D24h3+4n3zixGKmZHHTnhSMT0n0L
jOYp1FXbnhJ/1gAFxUaIfrZovOROoi+o4/gDIpEpKi163mnmXQuP2KiFTuean1rxho5W0QQWs8tE
PkfTuHlY8LFclASouZ4keIytlCXd4WDMGRYq4nYTuTjfHmVEGDLrEaIHG8wQjOnDQc5rp6iKS8bV
ZivjRYLIKKa0UjkDVSr/YsKK+YoIg9h+gVlLfXZyr+CDCnzqkdb5P1qG7GirlajyC86/MqQm/w8/
XtGx4B5exKba2AS6TGIMeMAAEet4bk2Db8RB8/FDMb+O3xIRnQj5aTI75mqx+OKJFoyHvdrBQz+J
BIAHTy/F37oRR7An3sBPrB65YNL4uv1S/770pDA4p0fVmwbKi5eCvQfBcTFvZx7Zn/swhMzU9Eu5
Jee6xWl0yOSXj4y6GaLqw1qRVlF19XiwlhcdwWh2+p92MJaHi0xp63MP5wHsZxsdGo44wNxSbQtD
Qq8mL63XsZXiio8YkURmOh2MB2RwOcXKgn24dXhZBz7I3v9m9949QOHe3kfZR1ejktCkWh25Frhl
MS8ziFocs0x4T3IMFVFhdquaXZJ39tq7DOHJVHb3uLm7H8Dp/C1BKwbcuwAcTEVMW5uD05kPogkJ
e8Wcreu65TCKHoN20Kt4vyH9wxmJIHNJZLCMPlon2r8ouyjYooAOw7HWP1ycCG0Cbu2/AZ6c2mvQ
fN8PmubdR4OcjdKu/1qGfCPWxAhaum6q2zGVhWD9cC9Gky72X8wZVmnCYqRAZ/mUslkweGQ8W4x2
kVp2w8LIgkvrl6w+pbRgznXDehp3/vuUCi9TYf0z7NiOWwx60drEDtlm0KtEPOgWbZsB566Y/1xV
hcQ7Q+KUmZ2kG2osSKZJPiRcteD1Ia1l/fLZk9gisvVmW2ZqeahkP9Fpp5rItuSyo51w9nT3c1TS
wU8wNtfPiRwasjryGvT5KJAnF0L9ENHPpeXgFlxzdyqqHj4IZgkF4H26kHsCZeV2VaM/zsE1mxM+
lWU6QXeQ7rWiBLt0KiitH5EVqA7ks0HCQvY/relQJeSKBUPqLEFwX2y6RJuP3zl/xG2OdAe5KzVG
i6SRzA9pPfRPW6Wm6R4Sij+juc5tjN7qmW+HJnVEb2I7wIkNt/hEn6sKQJOSvGcUDlSoAkDpSnD9
avKtmmIItNxSpjf6ArnBF+TgguQLGIpZgi+e7gns9PH7oydy43QxZ5OQWk7JpsfkL9TPZmygSstQ
DHq76/5Tbv6dhwOUbusujGCa4Z4ueVZEDUMGp4+1ZSqVq1tUlWlKLPGb050u4ih0wanFBD3DgAki
Fd+ApC1AapCOUGV4df0qPZTh82x25xdybe1PGux/UZP06NVQQy1PTh3a4qcIg1Ax9xjF8axXguhR
BY/+ovONtjYa6OCOg6gFcFvdeF+dCfewdv6rV7CGldc7P1AhDx2jsf1G15AH4tjeKjBoSJTP5uJU
iYY65P/3C0pskosyB0tFFeSvLERBnuYx3q//xO/tSHSI1sl5kzeV0EQKz7efWZVdDil6xsaJ7e3I
cZnLZe7fAwB2unhANJEnHQKM29a+nMYKoyqVXuXIxrubfRuRRsVFSn75BCYTdfQKu+wug9LaA5OT
dNNH5/nLcQB7BpsEWZ71/zDk/8ApnSnWsEbQI2Wz0VtFpz1/XaQgDiiVSZFgAzudK2ckZtGuk8Xl
i4tL0MxhTUKqNHQ14qxjKhdbAaybhcBXtIs7YRFtEzYTQBvUVHsOU/uWxhvVZZUZ7T8WaZiNVmpN
pv/6k1NfDrxwJVzvMzcr9GX2S+yrvbG0kIIXrl+7Y0mz5sNvgLDTNnh/pjWPcFPoAu17Ms93n7Gl
dtPI4UfKqDsAiTUIvslu4bbDsvwJb+gC18tp+MNwqDIJhjqfeVpQxujnqzpX6y/Em1f99SSQOmFg
Ic0eXNQVfOfgkei4PquQMV01AxljymjXtkdi2MlW+bJzDu7RRB+dyZkWv2M92Ic1DpeJV8xPjciy
Xe3k99xzxhgCOEIdgmHOAMTdBfDeCekZW/Pil61ZSuwYmRqydNFn6u2r6QyRCogRl/uRN0IXy3W+
EY/jH8/egghx3YQLiocTPKvAuR68eSDsYiy2titUfEL46LCZV9Wnm1kqd1xX8HOixK9q1EqkEb90
ifzxt/b7cF6aU1yDMG06vN2G3/L40Su751TpTY7c0/p3R8J9Xf5QIfQw9/eB9ReKco1MXI56eWcM
099eGL3y7noTmIAcipogDBhaQeJX5q6WRkP8gy/iYj8MfgyrX/nwx8aju3SEqhqQkN/EucCuzBk9
NwjLNy4cBD5oRai6fIpcwdZH252mVbVUJdyBi0Og/Kem8s9DGYsiP10hsKH1iLOo4FqsqSm18Lk0
OSiizzW+KZ1sw1bKXwk2Upw8gMQbHHn5KsWXjxefS5elNTsCTq+f875p0ERLPfuQeTqkujXxWqDT
nXzZvpzJE+Fnqn/NRtwhGVDD8RdJcOki0Z83ZoT7OPjLD1nANvcJGZK/ZKbXbNixOAZZA4d7F667
ihxiAdI9LB9pq+sKZy7VDLlxjKXVbkt22q8i7hYAfMdq8TUR2ubAcJEmxVBLyhXnC4ReNYEXO+A7
EPDsMMUyEqliesnO5QCMEXgR/BNC/BjyOdfPRLAn9Rzod+SnyXUKo6YaIXys5M38Gh1g/FIRk9rN
XB/ipG4VyGHP3DOhIWkHXqUHOsLpevS3rr7/CMikjG16WtyeTdPNgIWTPscL1jd5b0SL5L4ay45t
vfFM14R1iByOnY3JqHAzecQUzJ+QCSXRBoYs1pYCvINIzBa+1GL3n3UdeRGDCN2fBj9Nnt0afZnQ
eMFt9zaa1R5y37cRmvIs7DKMd73x4AIcFqdNAtRDb/V+vUlGYPP+7+2fubHQtvcxsOZ4VAPriAXx
nvf/TD2Y2p7g2DyrgMYHIZDiLZDj5ggx8pfymeretKKPwZzPyOy+SL3m7H/hka9vSqA68Q6Pi+e0
ISZwOnTHBD49WO/QRmIQBB9e6yLiXtuUtkNnMkGDo8GTP6Mx+5qEEOsccLEn20poAIGGW7fxNawW
mY+sutVH93Dj/l7xYLV1zV7nDYNaxcw/kPHfsZxr5N9iWzr0VDa30ABpBbZlKt5NPM0eqRMZFKrY
/EShXfEAjlcJ0t+Vb4scgxz0wLTIrp2zkprNa7DyCDwifOH8TMoe9Ggz3eGOUaKIT7yexKBdFmw3
GUFFLdBa078998+lgm+fBMDNI6Vew4lg1Fsr0PtrveQBR4eiPG/qYqlHFlCoRDZro+JH1s1xgiF7
JcG46wuJKPs6XdKd4rgFLrz7AwBwk3Kt5dYvevum5v5dvFhjr/VfKv71RSlFpQ6KUAN2B3yskg3S
W3b+GPqCQUGgKqZMTEYDppJVPQzF8Nlgy0u1q+RGDDxKqbBWkUKaD6h/7j7128+B5JpKFuJriKA2
jXNDy2F0g8LwaXb6MRuPX8ULoh/BGnoWIAhdUNE13pvCS4sLTOO1PKYNg5PtNq3boj9HmqvStZXt
Xp4rFxoiTwy4Ia08pWmTx7iG4PGv1RWAdA6RSTSKn4IfvqZFiUcGs5D4/fc6AqQei242S4USYTit
ww2JqfqVieXhQLjyOied1gmlkNCt4pqKVI/4b2aBv+lk98pKN+dLSyj2GAUMOmZ8J7q1m3S2nW3v
mM+QkvowAr2zg+OilFIKeoFkkAQ7Pkt4VBu5OjsrWeW3tCkdhQz2qtMQnuCX3a2LYTmbXjqwyO+S
NObV7CiFU6VD4ElihqJc8YArV2VniTmoxrLY8sa8rXLB9HDLH3K6cGxRQZHIVGAL/EuWHKMZXGVD
usnbTO/JXhwe92SaoSNvD5mDdVOI9Q5Do7RmDjyEI5X6jHpu9VDKBatna5YZacdXKownhI7xaJte
7u6cFC3rWEd7i1s+vCGIRvsfj/4JiiJC9584RGuNvr8YcCw5TCGNRYRIRXHZVLq4Agc5QeBWJ30z
bv/keAtBK2YVBzfpEcQJZ0mLFUo+xBSWjHxOx7UqzLAhoacKc6+8C21USZQghYpoOF0W0ZgCb12p
ZqGuh2OCe5PLCkmYAovY2MxrzNKGHa6wCyssbzkJCi8t8e0VhPWKZqii3D1hvMmMURygxbd8X1m+
TDlKSJfT4kpwQAM0I9bHZFP94DNksgtbcxI0cWVgzYHdZmv5UDw3qe9HJYIjVgHIUOgTzH9y2nH+
QLzc2NbEtITiqmK2/b9h7kqHJLtUpA2arEZawLLBcXwZrLWGM24m21ID3SfdBAxrx1Vb+FPbUYfa
LvTVA3bKNh0u00e0746FUqjBs5Ou3r7z8GFTid0Vu3EI5Tp0ZXYWQDYMsZ7PuhxYIZU2mwJj9Sad
FV0Uy/5Q92ppWnqDBNhmIKfNvzlixBGwQEJ5lRR74+ZkDlF81xoWJypfruPGbh6MJ6nU5o278u9V
NDwGvBWBdxKybPVVXrcojQG7jiIV59oLa6pjRuvkLUoidkiKJmFOIm24GOImDkF4nnYXMNpcwrBZ
zQg7elDWV3uXCDez/gk55ugfU8ooziyXV4+nCpRWF2dsSO+0Sw09oLPFwupaRzO13urob+kjLXV1
bIOkfL8e6J2f4f05XeIDD+8euS3j3pPa1X8cXXv/L+mEk8mCvHrSvSNmNZSxvVZy+IpD6nnL8VKS
LvGfrs2QxMu3QoKzc6V/85rP3lP1R9W3RGbkvmuxzOjk7D6HpxibBTB75mTtf8DHp10W8qAZ+BP0
wI68mr0IiYTUN0djV5z9rjNdTNrBewTF/thQ0R3zxLlZ/6XcjfXquwsz+EzkO0cl6uLANGQATxFK
e7sT1+oMTVXPa1zqBoGZvC8gKEhfFY71KXsHWX9x9glATLXRzDjKBmcaD9//1RyUWfNmHneQOIDh
gMlk7QRLFb037ogxICHuN1lBJI77pJR5ecXbzZij/As/etJfeHVg1CzqRXScIbibHlbYOqE6ESd3
LT4/VAwIJwMkbDGu4mqKGvPe7Z8dqxeFMdO+BpnKOTTXHljiWshStYjmGxpCkZt4V1DhXNqUOOgq
KwN4aSMn26gNUIhH63EkPVudY+B1vAA2XQw6kZ5CDuwqaIpeoSysIfyhyUDlj1c3jAb23/lPTjqB
dw8liIfyPBspi1Rz5eo3pvK7uUVh9pEo8yM17/iLCL1yglfWO+5UoIs874DAixzTM5oql3ecuieC
jBLHDzW8SjoVV9oAkrto7E9uRzReo9QEH06x2nems8wSUfhAIsi6wRr0IBi6jHATg+muphVRYUTL
hzWib20BNSD+Dq/Suj9eW959vtenfJIESmpYSlfFYQL+56pWEe8CySXXiyGmYsItW19bD39Jrwxp
QJChAg+bsIAYDied1Fn1p7MLAYEg1mtgvZBwlPhjv9+tiJ+ydID4FU8UC+ZopPTJDDQdZgbxn/7i
bEO9F6ZXkYtCT/og0Wrnm6VARWVe3bQiLXQOfQI5F/E3IUdqltWTgA9LnHWOpxip/CN+lXVuNcwD
hPSrm4mzl356J/YJk7Y45JNiKD0C1fIV2WoBYed7Gu5r9xC9ZETqsdpbqaLV5jiLHv09SlwN8k7b
GP3Ztpx0yibjIIZiyVxeJhmCSbupDcpnQkNEzy9j3tYYJNUPfRAWss4AAJ+T/ntXNwPnkzdmDJWT
5xHZDZvNId6XKFwBrY86uEukKNZxpgCYXdkNsvfP0wwI8rGJgpHVaXcVOFvJoEiBD4AXg5zvc6NV
jLUXaQYuTXcDmhODc3yEnZ3Ne+pe+HsMVVKM1PI4CZengOwioIzWdlzXpD6R0zXyOqOeVsqGl2Ss
+m8JzrZkm3PJFVbVIF8EzF31lxtfXNpJpmq2zJKun1B/RmTqrCwuVYxqtSfsJt/6aFFxdky+WCEx
ly++8x28+7TN/MhLI5HK7utU667M5xVNIhGoOxofLwuVta0BKM1GYkmk8jRdQIQJTJFZSD+Fo7KD
eYBwNZ4Plnkz9TCayLlVSMnlDUbiyc1ThubXBwyL0B0LRiCV8sQ4C0odM8ryz6RJS3qvyraf1bTg
kvpkP3ZO7GVnV93i9gMOp/kKyky+xoN9zKDxIPQJHsx0tgDlhDYl5WkHTCwpvtmi0TAu0zyrf43t
jf0OjI5QRkbPTl5VTlUBQLqlD4RtIuGIc/U5dF7cSUnCW+Sec1+LSA1jGZF16piRe6aNZPPxswVx
xQvlVHsxUik+KRNxV6G29IsXb7YmwePqqe9flAPKtB98GOtB6uj1gUbppt85AEQa0xU3aIhEzLLv
mCcb057LNejiHnuoGvDTrLO+8kXztlNeV0BWUaCHxUJpXL2dRK60wqzeuPR/XrG7xv5UkfQiUXdg
4W4jBF/L2VGHPLCPlS8RNW+NKTnDdsEmUKXcXlgc9s4LX1gDo5nWO1osoE66BeAfH9nHrNguld/v
1mhuaMB6SRf1QAXCw11xOks7NwQPAFXCA22/oV9FKSjd6iAlj6bxg7u5QbduMFOAGw8HfeNlfH3e
o30tlky1gdAamQ+49x6RUUsBvgI4I1m+Y4qTWugfw/KhX6iLauMspdt2EIU4f4LE322YyBOjas1Q
FlhmmGcg+Ws3L0DhJTaJFgjl7dD+LKaKr1pql5XhwvuiWQXXT0I+DTcdNXeO6CkV+gTsO32d44lb
87lqlsO6bP40o9isFFVoW7AzL8ilZIgLzVfL3wYOAhpmln+xCt9ZI59MhWfBatP+BtfCApFN75MY
tr+sUDYWmLQ+msPQ17r2IKxLiQ1tEIJhNlSuR0fFMQ+WHiNx5Ady14AMayaaLpamzlOVubGra7Lb
jQnN0EZk2TqgwawIasd0PexAmLSvIXVL/6s+NB9HQz8AhesTgnh5G3Z+X+zXQaEJHxDRXyfsfnO0
2+Y6i8WIArG7GdDsfA2VRRkzE5lPTzO3Js8t7to0/z3HV2n52oZTAWnWSvcJJgBbuKmby3ZBZEqY
fAta5EkmYw11JJaqdaEU2aV8XOea9YzGh+ZCvXqOBMNRYG07ypukrMV9bfKhMnXQpW7msbm7K8rA
HIp28ZML3GB7XbxVJs26jOkt/AIDPXX4zSLpg3xldP5vlOQqqlbqJ7VDuy8Y2VmpvMUuePb2uNtC
1qKlnGi7z9Zb9ZO9MevGkFhmXG0CFmSk07QwLXzvB0iCkeckwj2PJwNqDqaDBamE8JDXmSUfR7iN
wjfJr7QfPX7KHx6Gs5AnQEYZRD0B1IH6sUH///qnOM4WAoREbAewDKPn1KiPo5qCKhFnwv3qCHRO
Ai50EHdo+SDBJxVjZWmp1HP10bqEH4Nub/5DMRujDPvAD0AO7AYzXi/VR7tdyagpJWBPxtnBsgHf
Z3nEIv6JKudQ5UtsgtU/LCJI7QTBosT3iiKtG/9wJ5osNGjVUKrthSx8WzMX4oT2pyODreTIBZun
dPNLL7QBXpO4UY8jDePZNv7xw0cJzJOlPwbbDT5PbZp0p/pRdB7I9SEFdGowGACz3GD+MUF1mU6b
9S/GDMjIMdNuJnSRLI8SsIQn/5XJyzhYIVQMIO5AJ8IAkf/WuCPWxSflZNjUoAJEgLMhaDlYH/sb
U/xX8yHXG5hZQQHrRkYq1CXClnHbupTf56brhO7FyOeVWBIZyCxl+6PQdaAl/Y8ItPP2oXYebqS1
62Nbs4g1JRLmTM2TkCwFB9hPMI4AeFUxDL1w1g8dIqGasqks+WEmzswiUMZpYH7RNgiFyLj3cj1f
hA/o29ZrWel0jgFQOD6u6ovuCpChpsa9wwW4qAK/wvPMe5uE62OFItcUd2By5oO1m/B2Hl+gQAx4
4IFV9quujo2g6aR6OIhdzMa4L04yrknbLl61CnubQN2rSVs/TsA15+JqDvY8KB9+TEssJnqbNUMP
ZWpqZqeqAA5dBfSduQF3oX+11HqK8An30kzAApRCLeg7Xujnf7QSFFed7HvdeiB3Bqne0fGsL23Z
0mVB4jWiamZAypFObEJSzuIBG1CE8BtB91H3a7T0Q7zbyKYNXDgQypEHEFpv4HgW0PHLhOKS5g7k
CzOmoGCI2+1fRmhFpmXNO3mLD63ziMF4Ty90xEXy+Z/HTcj2cf+VvywD5UK9TQKMfo3jSD1Wnzxx
0cdfQmQONfmnxqueRpT1ikl1iDRhWku0mcvdFMpPHhxskoq4mGuSW/MbiRpe8q/xX6TSOATBIYLI
XCRZvM3r5DPC9FYAGeF6EShIRaEaVZ4dLGOKTzFkqLZ/ErQWt194+enX5MmYrDqd5Jhc7dUqH8iv
Qek3EU9wodgbCwnImJ2nE3X1RJFSl9kGhBAu6VZYXsQmFZF8383y/rNRUMuDT2jMAFlIFkk6Uf/W
RZ7d+rpdOSfTdjVimmp7ol1w/OiEbI5hGPGcd3pJyxb3QQZorhOWh9mcSMgX9F3OFDkw8z7ZLBZx
7AcFTRDxDVIx18Fu3qJPSWgXCTXjYaSkKwIOsB9xNGZ4tFz3StggPhiFYa6cWLvmxuywP8SxCaj2
GduytVu5N+2G0W9n5fAWoSKjalNKBCkjhfyRNrNV+RYbGox55g4mfAE1eiShmcyWJ/9Cp/m8MTRp
vx9u+GApr2Rwq2ap2WcFWF4C3sVYRu5R5HIf3QTcOJ6JtcnKjsPSj578XRo3U9wBUn1qwAhzJdYi
EWyJrH+zN+hbDvPpa1IkG/uIndPlsSbHxC/sMQN5xdWfeqLFbNav3RwHWMkqSRc4uXJMH+90m3bC
rfLlYXdPWlwFHcQ7MH2ImJIX73yG/DIEuWYwKquQi397WTBr+xc3zPpPhbboflxy39WVU16AHhi5
alqSAVm+7CtvUhkZxnQb83KwgLVHwo6IibMjFgVs/09f3/VoVnszdYSZKd3AZ785ACfnr3aOCqSl
mbJsUoRvNr20L2f9p8ZFJRdU7Px7UtkPcPTL5bqzo5HTRrPqKuYSZzGDkEKVdeT1+e4lP8I+/3IU
SwRjwaPBsQG8Z28U771DBQL1JGAhc0s+pxzLnOErcruYotCVtzGAADZF9bdUOKzI4OIy9WC+qbaq
HSYfJOk7NRjyCm4SVfrBtKcoHbVi4bvV5uyVTRGYq1vJdvG5G8Odt0pJa4EMAofmNGvEoJBaDKfh
76Ry5h3NvnWm5QaHGcqQCmmHhxA7bitv1nk90uJqJjPo2ZDUyk3aIYFBEWT71C11JPjhoXuCZofM
OfvDHtzhGRCgJFMQt14+oNWUD928TDUB8FSL7a4eG/nvFnX2eEuQQGA6H5Nbv9P8fk61vi6YUTHr
m6u0DXu/vLIOEdTHGID0O1LDrqjUvG03N4yafF8hOvRO7BrPWZVSiF/gGQ116vSLRGYn5Tpsru/k
7mjWVp4HC4CQGGSZsMrC0czvDcUFl8JH/K8CpLollOyDonBWSCe13d7W3+ts6ZRI4oqvPT9F+Sp6
CovzYGv37xsaHaDHecc17ui7tE53ltZnTSvCEXxtZUt1TYANJy+SBpCzHf4M5HdPpCEsnV7gx9mK
qEVBWe9rBH8IZLuYgBirwV6LP1eyp6rRDYGIRfdHL29hEHu6zzoHQNFcxXMcFB3QgoXb0CNm3OtC
524yAxP5YJe4G/MzkAKuI7Svy9a2S0EN7NnQoGBedhNdHNCPBLONA6Ex5d8jrfF317gO/YZq5M3Y
dvtvFiJWiwWF8WAgwYkMBTuQB4s+ZprYpFxlzd82GRpnrOE4hBuNFG+Uo4W5fMC/kLUvAqko8V4Q
2d2p579wzU4HXmFGkRNAnMv/4gf3Zf4mU7/sVQfqXKRn/fI0i9kMx/Biolb+SYcrsVEqVoOzXUSk
ptSfCugYxQePqqABinhud1Iz/DktEZG/hnudqlTxZIA/EDtDpx17mMtfBlA2zSUMgaQJ/teoORn2
+2PQmWDdEJu3//7EHFsSDKx9fK0cGN4BIhhCNcVFWiGAkJdvjrDeEknTF0g0bwDSBNqW314jM3G3
vTfaWpuA0O4P+Rj2CEBIqwiL+rDVN4bRpNUVRs+8Yj/48KxlFyPYeEcJPy7nSlWAqzgBlapAZG8q
pVAo+y9TyvjF2QQt3xmDdZM6YnZny1pluvjGVL3SytJJzAfjV52HpgN/l9qDt43zkl+DSpvpKbd9
fiXe0GOljfvzcep1AlIbH0R70dpTiZXbleqqzV6AlZuRdUBSIAl7qyiB8GxeGQXFAUcxtS6UeH8j
FP4PuF8b07RV9ceoOnKRxUKlzSVyM2ioe+maWcXEBvisMAvgVn8ebf55nzc0UtMBJJoA0mPouccC
4Exipl8nwAGwX4/gDWMuJ/7JRJvfnGpirHGjG5nUmETbenq/F+zYRaGtHHMjuJ/VnHjRYzUn6dJP
boIX02EfYuEsytZJr5Z/srfSIhqfuOVrzuvC09APeEPyjhFvM1duHbHG0df1DIA+9GEwQrUnUy0F
xUW0dithAeexc1fesQ+tZHzeullEndYB3RPLJhNY29DdwDvS17lC/T7xSmUFl42LaMQLkqWLs16i
4FmQ/5ugbeRKyz20N2YQA80sCoZijzeNYUl/yiKqzOmVlBwrczi8L1hbZCg8wE4RgPE9/YMOxLME
WZM65/2JR/S+1CHFM8+hgtDBmTA0T7F8j5MvJm2UY1wtOuo7fLUb48leT4TluZDXOhN05h8Hdq/D
ygbnMXxFavHe0lH60XiZJHPK5X6DJCi+G8uSHWSkyHGURHA+X8B1VGbk9qlKnQTcX2HXCsaXSFVW
3TfgFuHJ4R7D6qLiZ+C3gcev004h/ZPZEGm2s495rusSc6KZwUZhuh/LokKrxqVQI2/NQUkRRTfS
lAaron7TPj7xlDo1jDPc4C0pwqsYd2zkJPOcqGLjntO1Goqqi2saVUvSnmxYXyWZsnxzW9YDlNjS
H6DsMCaWjhmhJNx8Ctupts803tYEF17V3Rzp4lK+rTVPOy5A/CWEsuhvF+yrBJpjpmMp1vafaNTF
TTjUY5jKx/52uqnDBcwa5n2xrI3FczUd7JPolAQtCbpyBFGlwaCirWDcs2bwfK2ry3VA6AphjmTJ
O2emS/VV71JlLCwEwbK03hGoC/Wl2JvjbwddTBSsCdcJdvHsOramQSEPb3UHSH2FJoQF4ISHlBHJ
PwIjs5+rqORINdy+BnjRFXIoMoxf6hKF7ucVIa45Z3SuQrLzgLqt5jRmpL//MKv3CAYzEaYhQGNo
kOk8FBNfqBhYEbvY7421xKSDwfzVQvRoz07xN3EVXIpgCNmDm7C51qc38f/dRkHxjMBX7SXuMVOo
enZyvAqx1w7ow8ZFmtnchIZOIUK1hbLb6jN/0jaJa9XiMwlVroNNiqVuu8iC9mEl7iRlZ9vxJpbD
k2gqYc2urKtPu4uUiqkjwcWKvscP449gaZWxqJ+cKnYsmQ0mzhW028wbX0lvM5q1H3hyMIVhV6S1
YIagFsaU5SGXeZdYdYNiRvJ/VuhYr9v2xONZSt8pLXea6gRGBkdxFugkloyqTwyPA2Kkx364EVHc
KfYGXMEc0r0MDwuhbWfhWNEcgaPg7nVQxr8yvpcCWa0zg2YT6ReAycaRtQ/MtRedZTTRJua4lO9x
1ohtaA/l4Nse8rmx7kU3VCyFmuUukj65dfIDMs4JPQqVbnlWeJziVtcr5qxbHbrRezb6JiibihFj
L505E5ODOAuBzS/h2edk0uyqXYSStaA4kdS6DBCklHrbKku1coobJ1mas4sK3XueH9a0HKjAuhsP
sLChDjoQsWO/OQQ57c7TeKiRW9nIj/sRNjB4FvLMTQvuSyTVYRhnsLjbAZ3IOLbleU9IudZtne5q
dYTrwAqQX+NeYNnlejJSjm06hucdIHUvvuqZW6y6d5a62vCLyUs/ZRoyNxVMTDlDn0OaDwugm8el
tIrOlqCj3HutO/NYxUcPbEI3OVU8Yk81IXbEHVxTQm+2BeAP4LdUHZ9+0lZ9555/5P+CT6g4P16H
3I2JeD9bG0RKGuTTU7IK+7pSP1WekbwBzArz/lUD/bBwxZ474S+cBq8sTuZeieqt6n3Oh+4Rs1cU
uqEyBgMOS+pBTv11etl+LusZvfR5bairYvJLBRCuN+FAF/pm8iyGzu3qRVVa/Lz/pxinA6XVqgwY
J59DKEldVNH7rj3mqDk1WM5GtpWsQqBm0GQS/xJ1G2WvYKG8l/Ct0pzjHtq5VuwlRUG0oKIm9ior
ymjQz/YhTZe88qaolIUYVPf+w0pJzNVrC514+1gxZ6ddSACkdL3yG3FeDegqY5sU39XIEhAOdCDs
UALdDK3YbQFpz3tglJGam1HY8Y0wzoha4dVHFLDhW6r5yJBs/Udei2YTnAs0+w4vDcME0hFxKcSS
DtYEUcB8OuGBs4DbCpmy9IahuD6rwF21iV1J7eW57tQjqQffQcyepw7aA/vUXsr7SK+cc+4iQQlb
w2NDjG1fSzsbFEWiNs21pjsRS04jPdB4we5FWHxaXx1jmCA0FmThg25pS7lUxlEgRrFUNf1T8Qm1
h4b3WuvgGOMGFi2vxR2jlUwtLg6J/Amjj6XbjUug4RXajbcIv1E0y8OWCZHMXOC2nORbMOso2lDX
bNGTzBIzvxSmanARDf4tV/v3u5egxuu3iqJYP+POqZc0FEK2QW8Gr8tkuEjNzSJA1xm0frneiZAn
w8UEAySfBQnD53xXQJ3hbDJYwRK8ZDwvvGvrWlQ917wvwTkyy65zIFgOgOIQQ+6ZKH1UcaheIHpi
9i81WevYtmzbJW+ms3iFcxzPpn5bUk1oZUD06q2hqg0Nz95w2bQ73hCtQ7mDzCZkairk+vn1AVum
fDz0OwebWkXfS33vnrr69WZpKwAsTVCNJ14A3olyI3clk1kEFoDPNfmQXNobWXQ57bBeeLqsKczB
n3mrav2uqXEq3LCN7anxB5rC9d8wG2TqvgupFyMnRaAwVqPHW2MGcb9YjhGDbmk4CR/CDGA5x1eb
U3yk1bROxBMAjlLEwMDxWTXpdMcSd5UQlcKRHWqhATU+VuuMjX4tgCEPrbTH8GWNyFDmpwzm/6Cb
JomXmgHK22/qgas8SbYWyHzOn+IAkfFg1Wxbpnzds8PRO8d64y8Qa0lZtMs9T4u0YJXgW6j3bnFZ
0K+kYCKyOBCVgTX4j2vwPejPbb9AaF/QKe9ffxKfgl8C3A+6GXokXuIjpm5QAUsyRColgjW+ZKLC
lcz//3mUDlWUk3722GfxUQ78EJeYMDisFtV+F8dOAazGe5T6n/RxC9h1+XHmKWZc8Y9mk/PN747V
57Qku82XcoOwu+PGWYaKpwXxgMUV/t4xfeKc15nwImlUH7L8c+eKuRx39Fze/PZRSfO6GNy9pMIr
Py0VnPYZWKPvhiSUMVIlFu3i32ar1wq5QrrfKt/8fMOcgRbCconFpf2CWur0XHvtSxHk4TZmAceb
dbiw3awJFuy2Guy1w+2RsHdgSZ421FVxrnu1MzrtMatgo7c/mhBUeJ80/FNezSEVdeVqg6h3ivEm
N6wpYLbBhrqH8QrZ0vt5qt7QusdzSgFBKUoYViuasumGPi8Ejyn4sJ8nNJGnlPlZuhbWoRB6+RzT
JTts2GzV/VtzqA7abHqrmKiywd/YqpauLoAHMrJ4ifStct5fROgoycWr3BGQHyZTITMfnXPJRg88
7o3RXE3WRJjRCl5hMziJQlYxnDcHmMrQ2otNc0d0voa+tgYrjdJyD42bivz2UUPEA/uBbPy9SvxM
w2d4b1bJI4ecGApx4I6+wXvEgK59p/Y+WaiDVzxALDTpvl9Fm1hQC3zR+GE8CvTQB2//UOX6t6Vs
L4eaXlixYw/lg9tRZNm2cfnvcXvAnxUeZrdzNWsC/02PHpYZIpWEz+X/sWy4BuHD5vdEz1Gi1V4W
Gzb1yTJJ+aIIKam86sKmv/j5z9XA6k3aX0vlULxQdOQz4rPAH1cD5zDdRr79BEaGrvJ3IdnIvTpb
0V8c5Jid2RNALe0DGH5aWg1AVMjKmaUQ4capcimN4+ru3E+5haVTOaPXWbSZwlOsFQnIoqv9CkJY
xcuVY4v1Id+CvAqy5ZiddardeOer0knmOIh3Pz+xNxHLqWQXlN2QudSOev7J3tYuUO9l9v+QXmK9
Zu+Qqzp1m39hW3OTVabtLJR47ZmgZkPLFYcjW/rW8RJ7i1gd+vhLI5AexFaG7UgsfCazqTAuUR4S
0/TOPHWMynP+WDnI5yLj9ZkIb2caSzIKBJeejhj4al+kROffcAQm9b48jB6rjvFSaOjeSGUncEqN
DEWj/KlNdf7UJeJKgkutjR8+vUi/fnk+OSeuIUq2nKpWkg2moADdNqbJw45De6YCenvgX9oYv76r
SbEidQhUJzKLW/T40mZJ7YTtkIQA3LyrH3DKsXY3AJ6za8PGWHs2hXC+8WfDVsBFSw8wiTSZIJFG
b83pcKbOXN4MyRzNeBusDFOlBs2DtxVjCeumIib7dBS7zDVRMkcVU0Cjd1Ypsc6o24Y4zA548YeZ
RIqLH2oApfbCmuBnjt3SdKcWT1ay6p1CnxwYxNlB5+dluN9qwob7gjUF15CoDFAfgR0pWL0pVY4L
FeoxtvSjU2lUF9XbWPIxRzeftnL3OhzCVhgA6gQ1kmBKrGrrXMfPKHybeZtQxKxkwPP8q9MT0pr+
IopUFAzGAU1vwnbldPXxWhhIF3XZHsJ3JMNfvXGKaj4GNv4SWoJ0dD4ERUcqfAQ7mw82ga0geypi
975ALlKEW+4thAgj2NIOxRbEo+OUCA3CTsv5+j87iOwkU7qSaJsDPS7XweAOBm0QvmQKRGFNh0Mh
aiAesSlZC/W5bIvcOWbl/fIPREXrVoj2GxMoJdApdCxlBbc7D38gqlkepHBMMRSxfrjz42pEUI8L
2UaNytJWR3QWmBpA97b/hhzFRWLdgQy7kU4ZCFPKTzWQQCzEFDvSMIxdxUF+CtuiLaYG02q7IELp
RlJo9mbToTNQy1dVHGjkN1+ndhVSB7CUi/5DQFdDnVu5gNbFudhWMimdwFa+StvmP7pAlYuAJAPe
5HbLPAnM5Co1vP67ZSbX1GsThmRK/5o1knL2mEoqk6McThEjaM97ctMfMtJrSzEfBkOZbYBxDwtU
R7b+fJ2/44gVy1coOnPDpZ61zVnPvNn10fdWAqKKl/oWfhqWjt7abWGW41FrAWvCwmxjoG4iTv/6
ObR7WVcAjmzGa0Y0iFq2M7EcyqV6Tpns73OkEg/qO8rhe+svOh/91K6hX3u1D0MmjK0AhijGamlB
xIoZkNYlR0E24EZTvI9MCc3zlv+qBBDMpUb3ykkRnERFE/RamBEZGsE3SACS3CG6uboTF5U1V1KP
kX3hPRMyt0mTA14znqBNBS13Bi9gToqfYjI4wgMxfwWyUcqGn5otBDAup6ahocs1mh6N4XE4QylW
+htzFQCM9FPNdfRFgO5qE5FIUG0md5A4Nr587rWWiVLqTmZEpuezXH0AKLM8olUqngKUUI5WqQcp
B2Arv1jQ5jPncmacztGvQNudsyFHsB0NUakQFFHxXV8cN0QS4Rxl1hgwTddTCBzNKX6a+9wGPxml
A7BIp9I5SleAqf6AhGHgjHFGObgW2OK3IX1d8asZcdgEvUM8E1dgTFMWOkVad11jYM7D0Rzrb/fv
vW1ZBRdjCpRupCHE8S1HygLBTrxDnXmoku79zxE3z3HnkHgS/FqmjChK0OWoqgkx4cpbXJHDthRD
Z8zmQJ6O1I++nDYAvnp0wwzfJCFKhnMLj6aBTEb28u9pUvqwAPLRBux8agbWHTFVooo+fqpWJNa8
Nq7WUE2/zqigXcz6JU0ksU26KqUOYfQFBHB9qNMqCvp3YfrP5nX9TEmnQHtBVp2aDmKTsNTcNZ7n
xSThdMpF2vwpWryRvqGAS2nu63FYxpfxv1Weq71w5uCNS30NgW29wuA7EEQpJRIRn7E8L6wLSSiH
Aj0lrthRYDBNDjE+C4QForCH/KyWnnBfKhYQ02WftKo/K1Wd4zimKtUetLSSrEsTlQLML4akaE/t
9tUUC/hytYERV5+KF7EMNTZcgN1D6p8EjdfIy/nRRPF2roe1dsv7+oOoMTO2GRM7aRQT3Mysoc+Z
4eo0wZGnRkQKX/ztcGQvFHgdX8wxuay1dmIbh1MzUoE+dFQTU3HwRICGDycbW4h195ZYBpJQJLKU
wjAxhLdYKJehKKVEa3v5AcBgl21h/RS3gMHOPcNtGDzxraMEX0EckzMYHFjgg5cBA6ht3O8owe5c
TizAOD2nqjI7xOD1IGpxKywQ0Ub36mmlEd8RRPOXAIV3SHafIJZI9W0AMCwXZgtu7NV65voDluDq
Co/8GN93H2QZOAufZtmDA64xs0mHEobbAmzctIafRKH+iOoIcmy0ZS1oMv86NBttqP/e0//YErR7
VIFs4ApNvESR1CGP86zSexdsZ6AA9awNe3tZ8TPc98LX10sMl7YIqPu1ntiwWLsPvRadrGsDb8R6
78cMc8NYQgjqzweWzkyEhbjOWgAa6VgVFD+vCLYPXrOjxIEMFCN74pN/kip1LzpmrL9ydhAZN+W7
7Wwive8ZtduT/nsp9Xu9BEDOHgU8jFzInscC7O3UkYdih4787cJEx+EXqqe/tP3KlIMWA2K3IEvw
FGYM2OxhZxH5rPC/WGszLdxRAQBFMyfafY38Kacsk0i3XEKXuintYtZIbXICWngl1FP93/fBgje1
5M6jf9muRokOmgZH+5122VuntpsF7Br8wYnl0425Mg4ZUZMlpsAx7PFqwBHjkqCCJLYGH9eXsSyM
kkdQ6qCBpDTrnXgUAAUdKnvmVSSuzgWT1Eadbt3vrOlsZ2nGEoqq1ShsYBqyx2tcokxoKm5rrh1R
FN7hR6CcP7YO4C1etyOPuxpXK1jrokN1Y4EOs2yDSOBFfdNawHxE7mlMDjjCOp/aDfQ/VmzlF5vO
6wIjpXAtGtRUK1+9xwHdNxqKtCu2iv9jHDNDuZATPe9Px+MD7F00SzOcAzYzUhhKCQTNytXhppNJ
bPI4cc5fGFPQEI6eS/cIcG7SgZtTpOrm1vuPPrsyPOOV54SnMncd/HG1iE/kW7PBBHMYffbiBHCl
Zu1zA989LiWOqrL6bH47VRTWXV98TMfK5yd2MnC2a1s/JaeTyMLkidtOeV1j4pcv6Vh4dD327X+j
Co1cQG3P70A4pciwCbmkmCigxIqSBtV4iK+Ll9/JETzZ38J55PLD6hC/qcMzY8GRvszqqahUyozH
qj9rqHyQZb3c3ed6JwmtvKULQlkLA27m0ByQmQHNXMlN0FRQnFWgA/2RYM2PJT/efBWNZuXztGrP
4SlaTcT/ckZC9FkCsnzIzbxrHW59gdj8HDPtbpwKSiUAQZc8lNMBWdm8OJg8ljnInn0KlM47q1bp
aWrQeBZCQ5nP41SryV4PJYLtvAWLCXYqwedPMyzxpAfIBARi49D5u1X60J3kWfgiGCWG2toeSdKh
MtNc4WIUJE8iAO53N/mdDmwnMyUhYU80Ca/OsZ72Bg50+LLVZcBrbL0Ipi5m/d076pv0xxvoePVP
NK+zdhNDA+ZNK5AABoT4PE1k/e4kSxPRuPXG+pFn4k4hjd5mY3nQLRpvF5OzJ8zkmQ8anChq6bUE
nKOTy4K62GGFStWX9jI9M321dLVxpaGXXlXOeAvGS5vCRSJXR9N/BB2cPAN53ShpXIrTwP+WzgxB
pLAmoliwzgIXP53gPMSpB6Bce6+CP9kHoF1P1nqmRlDrHT6rsZZvTxYdV5hC6Xvht/O3e9efATEI
knuQq0itwEZKG1hPAg9qXzWV1L9lSDtxQO/RaeRpl0ZjeUuu3D7oSHt6ua9ToSlF3Fv1duRnkbLM
ocZEahgCpUXSl+0XbF9GTGP/cA+5RcCUBeTjpq+ChW/cnBjIPv5eYgBgEYKdpxupXo2NN5ayVT0B
Msta+QyLogv+0zDjg4mK3lBEGIiA8j8uBcS4MTvEqGYUg629iLQmpOCalj0IC5PnDLGkFzpsdKIH
EgIOSA7p+/eI2yin2wwwMBWUKPgcK4SyeYtzQ1O+muG9McCivSalrJlgsPq+GzNVFFPxa9FhKdgO
p2uFZlIA+ejAHJ3TqcwJH1zwCkMaWR6+JlC4yFH/YwHG9vXquiiytxLiSn1pIesUGl6QtWu+k4b9
MeFvaHr+6ruy+7BuBaLh6mCiNDQCUmbzj7rPxg9VRVKgsqEnbfzAjdAdCpeYyPeHBp6Jp5x4uUGb
g75nwiAEjaMwX4csueuCpdVY1MbOX8V6/Z1/Z6jFo/O/BGnriGlUl8nhYEZDEBb4cABor8rSXP3e
5cz5ZbM87/YQnQMn4/A4RUzZ5RT0vcsZCKKbQHtW7eUKl4VfgmzIepIKCFhl37OPGrsz3bxs2PJK
JAAyJe74NHw8BdO2CSPFM5hiYjJrJ2eNnyiFY0uS3g7oHpBPIBjd64adjk8P0RgJugR7bAu0kppx
qudBNUO/v+l8MURjO7oJgrIiNHbmH9yVyNIEp7NogQtcu6253KxAkb43r2+usTQwTBkr7eL55Aa9
Tb2bnqrwVVXX3jbkCUs6caGWp8MvW4QbNt3s3RbuTYGNQ9VrnjYAWQYIaJKT/bAshAHZfeK6qCxN
+xjh401ykEKStuePJEIVw4B7uTz7DC5cwwg2An9RHxp7Ns6Roe0qimzlQx8xwfcashHO9CkVK7J9
/w8dyJgeFrghMxKPruwnFOovV4DBqrStzkBG6G1HQLa5tWgOCDOfTIlrUIvU9JYAV2pirFr0hrgz
whlnv9hLY3HJb6MU3hiAilIhxzPC9NacYtS3C515OUv+//u8CI9fzkjfnHyVixi/7OfusoHdSclI
xx6wOHFszKJIMjGEaXaWOLfpVrl0aknC2uVYylGA1O6LCCq0fxoEGdrGse9SdH3aCpc12l56gRu5
ylgkSbB0upgtQyUrKOQ2lUwSDvhOtYSVJfWGDjmOJti5ESlvRalLvHdro7fGXGmESythNAMGA6Wb
Ki7N0iqA8s2lARy1bYGUWCG2ddh7zFRi6qs50At2nHft2TrBmbBj0ZDT+6qKcZS/SN+BiS5k3ju8
R9NU0RgVMEOVhyNbLiHD6mI9I3rro66hI4HxCLY4PN4yt+8FlaRFtYVIezg+K9TQC8/RZQblsgyq
IEFN4k8MMjyqsjDL9e1+Ypu/2APpNC2yGKBUhmSnyJJsuddbTrAIGqlPH30xGosYrnRXn+LXAEhu
JzAHVrz19cl8CT3lZ+JyPk8yirHA+wXIyUjpABJj2iCWWK/FD+dq6bZ8/EIVfBQzORUb7JLqevOU
MIJYJBHiKLfrdLGBtEIPQQwBpBJInn7e7brSw0XCay1648TPHqGC3rMj3n397U7pYDynkIXfGsze
ybcjWUOu7KD01nUwIIu+luF1YDTLq4penkkgGQS39TxNG2j1p4QKs9zezquvP0tMWrhAmkL44+hj
OUtN/OtRfXmKn4Pkxl5zc2VGJXAnkgi7CVpd1kT78MXEoXycpUdkwC+Pcc85aqDk3O8I5+jOlHLj
R0KKJ7CQUAOJY74er+a1rhFPuHp4Mi3p4jG3GzlMBejDbf388FQ/zqFik7svuiVWhnCITogWuFde
lUQK91tpYK1wlAzsRumIszK2LRAcWkvIVLgC/xtCHYpHwWx0OVrgQg3GKHdlmXtc9V7RkebN65Ro
5WCKuovtW4AAA81x6epQ/fuf0oaDLf51qWjNg2b6oF+uSYO110RQH25dZESQxYMSzKuN0zSx3JvU
DFkmr8P1ubjHK6uvj2EB+3KzjRaZkflPA8Y4KvsyYygopxy/wFqt16cNyOgEEqC16/QMAszSulvL
uDhQR2uqpuHLI0DJmpnHSQIe8tl+lEGf0jBjEMINQVDadyemYGvF3osccr4tKWY0MU4ku7DqmwH4
yNN7OGtGirMyIwpdlCQ/Mbgy4eAhiWp04m0FSxYhKWqp/Xj6RKT+jOVkMQ4sO5FMf5064zc3J0pr
XaQ787zYhHKkr5l6FSkmommk7o6ic9mjQu85BwMtNDFKtcjKnlz68LEiHNAk0XVXrYACumuh1iOo
NAnCafaTb8sqJhkphhs9+VSjetmC5Gk9pO6FUlDYrgvwIDFI9WYiSBnC8M0MxOB5TATLhgqIQAWQ
QmObmj74T3Bfyb5/aC6yF1OgZO3VvpKmdHrhGwMwUHM+/oHsMrtSEorIKsBdZCpICmD1aQgB5cg9
cjwyzcmQpldFZW603G9XJDYPbCp9/XC2MX0RPUkMFUScXCjtq5UU79vzHRqDxJsvKEBnEBdCMLXp
VcmG2+Ihx1PkCCIUoGYvt1VeqobH5XLvG34RTRt3KTtY8NuCx99ABNbRLo2Q7eqrWs9t+YbSzV9c
ckz6HxsyI36z5T7e/OXQbx61esL3pdE3ViUU/TSvoTF/qcF6VOWmRNCHn4hx4tYZ+/itzPo7Hp3U
CdBUZ9Zse8D4yvfgyiriN1OAw1em5uuKLrANsowFAkrtzHH+mv6APl7ozMFlmJE9Py6T0VybJnkR
jDwGkbck4let3z5EwOHjF1jMtcr53zvl3cobTus5BjrwnfOwCJhRLKncKXldkwusP2GYz87MBU6p
5R5W2o5O//jVv/AhJJsVKQVTBzB8cJooZzX9LMKULqHeM3aaQoeGK6EnphzCmokHyWfcgoAwa8zq
NAJc34jVkTSQsz6O5Bn0H79wkZ/Neqy83eeZ6l3vIYtMsvDDgFp2LAAax+JsBBLcwRHVHf/tCryZ
CHUlZ5SiypFtPynmYpyMQuDciSqzLNXL35brF+xHVocJ82MKdCnz2KY4YjA8IC6vpEQumFIXAeZk
EMIq+JJvHjKri2N/8EkrafJe5I0VPKs1c9yGjacqyO3m6tE2NkNcwTBFxxxS8ZWrhyKrNZALXFBC
yBhv4CVEb/1UkOMHV0eSHdtHicaaqbeQjT1R8jUXSX96b8WDGfqCwSuMlDyDb5F/15rC2XABUr/N
nkTj9UztThzeGH7rDgX/NFKosM+pUUIY6AKTUQIPdThulu5ZUb+ahdexCBUJtJIFCVrVb1uNQLk8
TZ3WIjfcKNG10THu6g8GktoGSbRLMhj+VWFuHLZSOaz8J6qowplnjY3qavStkmg/fDy3jN9c52VM
IwwdlXofUAbFCIVv/McvQb3KD+gm9IXoZ+dW7Y+RwYP+UOIIjrY3vgbUIatcGW7v/bnlw9sQB0+6
MvyodjdbQxK4DwLnkFJvq9++koJRFnQOLJSEUIO/xdIwHyp0rUbiQltjzbpwbvhMOM5o0+B6jA6T
6qt6CF4ra1Mr0+SXu3gZ56g8JBeiow2nz6nBSA+zCKwOD1+mBSnwqcGX/DTGeTDJvPpHE7yt8EdB
MLOQaK3bdbPCqgeWOrPCiR/nHPHEZ4aWb77NezldO39dnael37q0gxRx1GPiIE5kOw59WKfBNHDa
a7oEIbT2zaC1KpbexzZW5+eoFh9PL7Seb/zQbSeoGoiQihJbeCftpC0csb+GmYERM0eruQ3e75/3
XbE7crGBA/MqH5f/StJpdCuTVLJT1eCqdZVbhdSFx0MPSnp18uXB8ukBACUOBiMnyA0UCcs7xgsJ
sFdO02KY4Ah59Oo5glGl0NXx8aZllALTi3wWFV7GL4XEQo95g0w33bgfouiv4/6dP2mt1dedsE8Q
kVnrZV41a7zCYOSu2cFWOPD8XurmEMvLZCBX/u9BB0KMwBUYwdvF1UYQ/x560xArLDGOazN4giPc
RW20cSTl1iN2GOEQq7Pj2hIEdkc8eZQIb5guA25aKo4I3X7NroIqGenqnbsyvnXhELiZty0wiJnk
SmDHOZJ2Mld6xK5eIV5QDUHUj1go1QMdk1+Ie23+YuUPXN5y2iKApkru3+eg6dDaAtYSCSR1fxrg
RGoM+TRnGyjP52Nb4S+A75s/CmRILiLeJFtJjiwJB3f7GIkLKdjBV/cZRy6V+t7XUgwCbD3bviCw
niHmTMZ8M6BCPXBZPmaQm/uUpCYL08WBdRZ7c37uLz6jByBa8akdmxbIjSsn5vw8cYkF9NXtXtKX
tGFUwcqA1gwPy1DZeDCa5N9CbxBke0awWe6fw9tWgzaHyiHiaAtuO/UYdTucpc5Pbq6ir79XUGJc
Xj9Is5xrC3sHgdQFPbU/d3rI9imc5xy8WLwOiN0rBQI1GSScEIO/g4RxsAVZ6Ocs056L03HdapeJ
0/ydTmyLfK1n6VwEQS+Vm7r721WZmZnFhOBHlfLBr1Me2NEDpF3FUaprT3iXNO/VklFuBns6SgN3
VXW276Stl+Fi6EbaRoE5i/Mgsu/5YnFa1DiFUYK9IQ6QeJgQwKFZ0P5BnnvXwfQvjSX4mT8Jcxt3
2BelgeS+rIpR5HiV/gZusL5SrYoceUItHfNJ9z/LaOKCZxN4GMGSitiL0tHBtEw09kX2IGkBkL8D
M/TqUYDiuyoAgSCY4xg027OIWVRImcBDKgJPYNJ6HWvKL+qiFtK6LOuPr3jj9ODdXSgqEqF6fieZ
Ar3fZcR1jBP+tVgdMxr6t5WTmvfMqghVFFm8fuELqasSX7m1wbBc+BluChIK1AQI8xRipMuY/yjY
0ZAORwF0ZoZhF7F+84MqoP6yO7q1zNiJvj6CUUDGK5rL/7AiU5MerOJs2gD9KRQV9j+PSJVLRZFG
vdIDzmAX2ypeOCdMe08NmHy9zPP5P8I3BHbBWz0IbHHhkpBQ1Flm18Q4EjEyISPAm4dNqyxx491Y
54zv+Y3SCtVxVr+8y80YVBhI9F8g2I+tgWQOhoqYx1iiMxhW3SrxQKGvXhWZAK6ll0GFVmMLH+tI
RseWYCPgTDtbTZp+CFTj8NdMcAkjBqShhMD6wD84NgG1fiZPMJFq6e9+6CS9IrE9G0TVVPzAKFQs
Yqr7Vcq3CvrTnmC9F99u+kVw+bfD+6M2pKWcsU4kgxrVzoDFKhsS+G01MymvHcxNgomQHNKiSB7V
MedBHanDNkxhsvi8bpxlL3TlYYqoI4N5rJjalAYPyetbD7yoKg2shBH9VyOg3DgaeVwyPXSddSwe
jlPP04qnK26PiBVVJ0eMh1E28QXtuLbskh2D0/jdz3hVgvS/H6q1+Gf3HW+Aaq6U1OWF1vBeElsM
AXy6VxZvto2a8eJ4Khu8g/sTGXWn7d+E5SNFA+xtUAtLlaPXbP6FqkQIAYTe8CLptke4pXVmV/eW
3vuA/cx3qysUTmc96vTHAjuBYnCPugKoA9PsMZCV4V2lQv50Q+KcJj8Uiw0igzYQa0acSixNBjgu
pQsEzFbFkA55H8eCUlm2NBPdHHk6brtwOdSsCHrTPwmFFlh3+36v8opACxzs7i/MoABl4K9A1KHa
EMBITvRZ1Q5VObPp1soKnIrbHFu67GHABz4ghCQXlwlGl7irL1Q9jTiFhGSf5B9srOpvm1YF4SXG
mT6DnQqZD3z8iWkMj1yJZ++cCTRHxlVvtgHLDGaQFPvUmqXmnp+sqMDWyUiuVyyBqC3SRzkvCeRs
s2VIAlgx2u1vZby60aSHzHmqogil5fGWavAc1v/x2TX82shUU4d8T3u8T7FkBV3i/0jKQr9IPxvP
14B/cOrMEHrSZlIuILs3P8DCyGfKnC1d4KaaUIipEEXT2+TdGCoN22XWZkEH9irULJKHOQMjZwAb
izXFfp00bGECayM1dugTbi1KnBclyRrRekQXZZ3t0vvd9yveid0tbQwlEftuyCnEzq91D8eiNp+y
1Xu09g8rdZVz45qskYLFqD6ueVoUumixtF0DSql3u9La/W1qSZpHeuQuCvvHAVBMjNM7R6Go/scE
KRwlesxAC17XqypW0d0WVGO17Yz+Vd4RTf8ddf0KxpiIpB50wqA7tBrMbsBG8XQOJ5xYs5HtFAXc
p3i2rFv/GiBE+hwnP1x3JRmUso24XWUQqxZFGLAlcztNlTOwZgJs7t9d8CQRcSm/ap/1tMuFWRmX
RE5vKvd7HhBUmlOsPnKc608EGQCyz52mX5q3nN1Nxgd3x8gwzo1KthDIebfG3ig1basnFEaPmk9l
IeAKoyo02lV9FcoDVjKIL36YYMcxrIAaOANxlM5ya27Tjxo1jwkuUSN0cTcBmIvBAHmx0eIZWmHv
cLjUXsEWfy5fOVcREdJG5f6zR9/MM8wuxGW7tJp/eWTMZ6WHNzcbZ+sHz738LP4WILCOWjWH9ZGN
z9jU5dPOcUogdv2xlFl7QKillB23kPjjaI3NolW91XJpfz68C3H+S5Rv6lZoBKCZh/6UwdlRbhp7
6y2xMALTkPS5o38vXG33v56XphiGU2QQheInpS14G1z2P6kuDj4Hx6kuKZpVGJVzsOglQ1DNecXB
osnpeC6eo2i7Vg2IS/bKLcrAAWkaH1VjYo6NQUb3+z2ghdXiP4o7OSyyuDSJ+Pti8G8jqR25CoQz
rGUej1e7C0aw7b/4XoORmTNfLHTBmTi4RzFmcrsADO7T5suTrtA7S5KTLK4ZRGT0O+rQK4bE9dat
OwcgWyP+kFZynMz+cIUvdPoC2GMTf7Pbha3AdTGB09vIZBiWpgOzXTQqVigXzwXNyh/aAjCkT59+
SkYYfxwn7xxilfCofitpadlF2NQOosNxWngqR3snrTh77ApeHxmu+qBQ+zuJbOP2b2zdPIOMv0Lu
ayubTzLSUo4D9d702QwVwIZixW+OhVq7WvIVVaKgnWYHXAc5dFuA9/aXLps0Z3K9Oio4yNs+8JAI
nei1Swy+aQ9M4XCJtEG94h6DpyY6og8XKEEgZr6nownipCQDJjrrBecslnuZro8N5ae4/zAhuR2t
50wSL2miHBCiKJrsnQ9HjWrMCoeUtwcp9WEQ0bf80p+1LxXJEEw8N7w3ls81JJOdXrL4lh44rsEF
qMUIdrD64jAuLDic1gjC1oQ77KUrgSO1r5yKO0vg53t9fFhx7kvSN3tYZebpRfJVmoMdCsEEifYg
h42a01k1/nWZ4xjBeOJJxy2iV3ss60oP5SWybOKqsLrJjNlRkP4dkN2zfmbWBGYqFTgkwfqip3o3
zu0xAVc0xy5/FmOVR/nDq/J0gummgVTPe049PT+lnkt2EVPc40WwggUuxW8eKaN/EImrZ0wjdOVV
7P1S6SXH2fW5cgSfud3dyRR2K9/9LCwT2azz0NX74g2RTvG3JiPS928MRJ20xZZ2zlx+YG9FI+45
AUoLhIDA7jHh8XBKQafhcdo6u2sflGqw2pVjiudkDxhUZHrFESwHv+yizAbxk36jRQG21zqK0pDf
B7L0J7fYd6wDM/tvDY8gW6H2vyE0IGIFNlEMQLBWGyPQzQzitgozE1z5POXpLIBzUMGS1k8tXb0K
vS42utq9aVxHD3xw7XL2x4ozH5I0lTZbfXLay2dQRZKJaZ11IUPhw3csIO6CPNB/jEwbe57aH34Q
/+2+t1SMuiSwLOLWDlyRhziZ7xa+sOe5wpQST3NmiXyVWqAXmutEnQCm2KE3mVOllppAt1KEf0i9
AxLC1ymehJjR4fEpHZ3zX/hgYTgw0FH7MMLJ55FH7BBpXNAGWFOF6rOeQE1l/0l9l8UcX9EG7q1u
AE6mlLIstrrrJzCACU3tGFzx8C29PBziXiN8QYRDrI5zVf0YmIu+saIu63XzYoraD4ZijlfDL8o8
Kee3NNpNo6OUN9heabV41smBNppUO16fjk1C6mGXCC+zR4ntDaZahP+muy3daB2R288t3yUrTehv
VUsuKOanHlUks2jocr60I+mJWVO+0pLiYWzkGtWpbhXi1Db1ns7YCwyUsiCwuASl4cXyYzUAH6eM
XQbmu/wDAgZTGBQ1G/imr822tKqj6cCv1xwJ9CAOL0BykVuPvALFVOHI6qHsQtsH41nItXB+I/Y2
xNnvFKdAo9nF4xtDCvBk1AxwBcC/XUfCPykrnM2VbD28Z/lOoDYAi05N50YIir5csgqT1UfRJnpN
OdqiPnQURRmnzwdRTeHjdy6auHT23C4aFfOGBJQaUVzcAr6J/H1bGrWV7n2JMUxPNxWhRvvj4aUp
gmLgCmw4pIQ1kXg8ElzbTxTIJ4mnEaIrb4MtcXQDj/DTU3OuZ+cEVSTDHrECPsBeHCCX17jySHRX
z0p9Mm/AQnYaGva0ipr238YCNgaB3RpEU/JDt7dezHDCILYZClsttligUEXp2NyMN90P/cIVeYrk
8yxW3sXQRbOt8WAk9PKXTuB0PQTkXi2g1B69slvfjT9rgEp8J50E9lcPaioc/1cWX/aeGoIB8dy5
VDcVhYGn1SIa1ajYV27vTQZYqLX1Do5Y0ReRnDKbGn6EVIvVrX1bJ9fIlSw7cJ4JVySZOEG+Dy5H
Vj/iWz4I6JJHu0xKQ9XvbBdzV6/eHV+FXEZAst12SGvT9KStpdBOQjmGy5V7PwnWtvR0kkHyNbHa
aNqZ0a/bnx8oYzHjCTc5kpckpBMw0H4T02lLV3KrnqoKbdpv02BftquKwlVUyZdHtagcfyW8/9Lu
xzPkiVeX8ihY/tzRu5ONRn5ge2Hwq611cUQl3xfufdXoWKl/h8hCix4MclSAPwoJOLLuPGwEhhu0
tHwvnCh3/9TNp6MowrY7Ap+KVRsBclIZHclRWDRGO2ajoZg2ljwJ4Ad8PIGPUypeCzZg7zbAkt0c
4rMPuu2TRfgWS8KADzZQsxL9bFaQ8Qw4kR8/KlbOrTwRcDX02T0E4tX1bLiEgeTvCleU+Jvur3F0
xQzGfWjwhclQLhCkCo5YD0F2ROu4Yn/rQXj7wvBAa/chxTuh4RW0N1L1LVWcUri1ey3EvW2TIw6I
/o1U2uMlSvKmFAhLBCn6W2/1F/thnkyEIDEooOj/SlvxEvn5Jgohv1hVc/w24uDdsOmeZb/LXbou
pOmg+AVrzl7NZxQXooFZgP/cbNMKHNOIjeoPbFv0I3ymaX4TWzyp8E5mvDvbYFWY1gG8xIvePJcT
BI9wWnBQEQ68mqQDWGJrn1tvmFRwGpiK+yfw7+tqlefQ4v4IzG3ugjp8mkOrLueRuqeLyE4EDo+I
ja9EkkcaoEbDEgJGC2KRz9RTxRlCwAt3QCEV6WDYnZqiqorNbiSokY4vRKGzAey19olZbcbv8QmN
AYh88k8rx5L+N1eFIjL6P+7H2aMIFxlUoCahd6SvLYmbpTo2XuZz6N/qZ0NmAxw7BJ/ElarpyrM8
xyQT2E/Mm2kb4E7oQFIpZ4GwkRJTvp6b4dcJlqcZrVSub9gc6iYGPTfhmjuXyoBO1jfoGHO1uOVP
3HPztdGSG8BKPvk0qkvSrSHJ9GSz1WM2+1Nx1a6ZQ9SgaMKBdqWSLcwTmOsla7mzdAICxHsEC7ZT
VlDqRpTKYjMRAeqwRyZ11E6uuqARHfWOAKrBIrlL78G9IjM9N1On3H8EgymBMcI86p8Uj43l5ESp
MXWXgSedRvHhuYlurg5XPmA8kzywtxR/8G5fvghuDB3MnAMqiI0nNPrOxYKBhvvbdS5vSmEty6ou
G365wHnMPHHx1tbVlkk7XZGnWhxKc5uqmJ+PIton3qz8TFeoqS/QeloE89MmuUyvuYLdzbhmFFkT
QMXzlpPdezcVkptSThpGB0L6jNFfQjaFIvtpR0ZnLLja4Z6QGFJXmehiNjtISLSEWS8aS2E3TxgA
Q+4d7vb85eN9nzdjXdUAnLq0xvjBsx2chSLXNdml4ArRKvTWfH8/2yNHuCwbHi7NuY1UDqjCJALI
aoc14mxLkWcZcCUbraM+zhB0jA8CtXKSJXdL2StvG786ZIuaEqnR+uP5W0d8j4RyhMh5VAYK+U0N
xTHR8cvY7/6XsSTQl4daM9jVpzdwHtZBgiE1s5obH/sdjMdGZ15KPF4Rv59iDW4TSY9ppTHAw+fn
D5BHPfmFWFnnskO/JFmed46EC7MNBNZ6LxLib5ps1fIZ5Q4JHjpA1QG/eq+H6EIzlmrM7oFatgXO
MPz+/JHo472QZfzNFt77nWZVnqM9dyiFmz1QLDzsmkBmQrCfsK62NsqQD7+5ISYWtcr5C8i+S9h5
tvnFXARXSTywaQ0YHknka+ybxme1QnK+avv4gi0P1LPYljhcjf18pP2HOzLNsFl9jrZAGGsGfLYh
qhjDaNz4waFzfMvsbdTHkisjQILMxVPXMss/WjVmnixDpNNiSgWMdAEkXQUDhupOS2LYu0LRhRXB
FKc5hKMLfdTJgSNrslxjfb4OPmoTbQ97GeXLgq6a6goehOHAeieqhgP/O1Up18tTVrq+QChjZjxp
5Z6asN6uuGgk6XUSfCNx8InHwZa4qFkPR/2aPdg0dFKRgElJFVhgDuUteJXM56Tvo1CxurMEAyfj
DrHCNtNhZ87Wp0uvJ/kx1s9k9w3Drpuz7/V7h/oe0wBjrZ1W0dQdud7hfG0mIwfhTL+6aylinArc
5zbLRPvzaqEISseHN6EYFWkOlR+ercWKJ12CsYPi13NL+yMhkjtHzyxv3IEAzuwiykxHmEOGsbZL
1+fy7nckdyP9BwRc58hiM71GXkRvbHtj6CJOfHjG59f+tDawWLBDYjGUyXpPRoL03YVZxhDr046R
ODE9MIL6jr+LUh1QWgYhKDmlVuLYATSlMtLD0+rU9zdrEz+F3SukyEfZYioHcBSW07ystW2OwdZw
DAURVEgcnhGugPhES+I5QBV9egjKrXdrhYu1aoHvNz8sshoLl259rSHfR9XWf8ImQKA4SC1/okNs
FYLrVS3Frd2yDdb6lyEiMzMogfcLsl6DDzE5yIZ7uy36FhVYFJRg7FqgnqKlntP/tCVW2eO+q8wv
fJuWwaddJwVpHfjeAFQRdM8ozCwkCdLbU9jodKN3e/erK3lu2l6OvZ9MyQWDmNfqhH6Dmhca+sCw
vNOD9LIRb9F/Ww4AHHfzUKPilHdRDv8h2d17b3ZTX+BAfPmQEQzQH+HPWaXkfoybgY8KlX3vMcB1
zitP8i+LhW+4tA3ouWlpNLNy9I1I1pmHX6Uf8Vmm741dqAYxC7zgxOEah51rGFdj6dD7Z1i6aGHD
KsjZny822thH3PK5bc816m7pSbeL+7baLqgT30l+4IYcUlp+GmR6esqc6gspP6tilNkXh4cjFf8x
4XurcoaUpc9ZYX0iYmmiXHnZUDJ0e2EAawnUtcohqxIZ7Va68WwKrjrFk4pA3tg92+qH608+yXQp
JkTyY66oYlHsJMpatw7vhfw1Q935kkTnOidTTdtRADFtJrru7mDCYXHdRyimonMDbMAyvsKkXQEu
b96Ps018GSf2hvSvbc4pZaJ0MFzTKqq93rBkme9b9k696FUDBhF8Qx+1bJG8NiOr2lAl7cNXghIa
3p2waP3JRl6e8Pc5uWeRB51VSeoD53iXnJWxxxkFsomCv5pK/sZtjzFr8THnVMWXQpeKDn9+h582
5lbS0coGdbbi8y3QKp+JwJj0byUhsARJDTAP5F23E4jJJ6EWYsx3brKv31+5oUtOeIP9SLQmpqQ9
UfMNHr2nH9kcOh0hlpHqoNrPN1dcIA47YwIGD7B8GSiVLi1NqnEgRg+73HYDpZqQvckXSTo+m/i8
yOJVmKmjEwOyP6AQ74MtoupDUPzI+swzzE2XDM1QWZ4aMwzXzMynZ1MgO6L9n3huv3Ya0CbG5iZL
+jlIej5yUPugyhbEWxCXSMogTnCfs9afkP97BxhPBxv02Sz8vL5EN8j8vhMeLXDSOkf0THJVFAsr
cQXjKGeFry8/oyLtHUiNp1F2iUb111hPxgQtw4jBiyCIxHIch6+mNklI2RRAUp1cbDV3B/qGQ1+L
yHeN2HUPMv7a5qq0ThJzuapLvbESGz/tniF5NnY+19VPRlH3JPL8oNYi3liQncQhMqhz/m2E9ojS
VRkZGkQa2iRfs+P/iiTYWm51YUp2AjVcjdC3Q8/6rGdB82egiK1HhrwJJeM+OUDp1Ru/jIFJbKTf
vI4iaun+XQtMu/AFvgscdD00qy9MYrjennRrzlc7gZKYEW4QcqK7L32aGmWO8mNafgN05YX65jAJ
Hz/Zht0ube/Z4RfupSm828w8LO0kaz7kQFvK9WceQlEEeOhtO6HQDQW+C7fhlyc4UxuqzxQUEQur
2ick7z72RmuKhB4Zo9p/U0QqJ8AwQMe07vsHCMrLwqfs9Qu67Gvq1aZTFcL63Z/Nz0bwsZqR1NQs
62M6rVTFrLrwpWwPrjpNojha33L9JhB6VjDOhf9LQM7wFvm90biihXdHauwCC7TjQZxDpIAWKoIB
2kqw7STcNaJ6n4EpLKMX3d7N4+oAIpu08xs/kjYXVCbz5AGlfxAOuTu9AilLw9jmYQZh/+mw7ATp
Oyp+9HPD9E/SRz5SO65fXK+MtPxUHZ/pADmJogPd8wvQRy4lJXMmDEHmB9OFGBL1pcp8awbob/bQ
L4aJHeTIJcZ4vBgXl4yNyd0t6UXWrnjBsMi3D4zA2mOrL6n/JPSJCxHRk++obTakbLV8q07y4PLt
zbXGbjm9ZdBwrSQb9BZiS4NasnfX7O7/j9mxl5e/zTs3a4Ugq4+yjpe6t5Q6BXI3lttUuewQBq1K
NwYEU7liP836K0GZ43lWWkLvN7oi7Xjc0yqRdWSwuiG7aE3BoF4XSuN9qZI/HBqGlXyfE9OnL7xS
Gt3U+xTWWoj25Tk8s+LIsNpvBqZTcoT+CD1moXUYA/GSVA0N5vE5w+/iU4T0n9cKqz+mLSQZ+/Ny
dbT536TAWrpJ/9mWH3LCdJS10UFNl+KeaBDk47hYNwoqpvBBTSFvwMnCiy9wJ1NduODT8ACgpGSK
zdJlzqz6bmoY0jfln+N9NAUsk3fcCKmoJ2VvV4FFWIedvGtgt8lTSzPcycPXT5oNjUIvQisGXW31
rVzL8YZPJ4F72gqLusoeH/m9VpfWuH965zYR9G6KbBltLu33aWGaemYyClWqGCsaFFdSkmHL+u1p
Zm0fKjr4yyr4rt1KrGQ9MYjISGu9hAoJzpUASB8PBH7a9TL69I6G2/wkyaztv9QOmT1q5cDGA36B
tyciTonspVb5N306+ATl62/aiaWtGSROfWAqz+qEf8bEgD5C1nqhshl/0IlTjvJEN3vjya3e78Jk
1XYbbahKluSwhetYTLsQIgeOi+OcLujD7DJMOacjuDGPXHie2+67NkG0G6zhr++icZLW6oiWIiy9
jmJg7Dt9MRwAtLVDR+IfznkE5XII80SiUocT/1rDP6AXDkHuvNwp7vmSRaBrmR89r5Dt1hGdaXSn
uZeKG9y0iZntwNlUS+u7BAYUUC0LbYrlvCoGmDpBJkJUGBWF1zPK6RPI6T5rilrE6sfJICTqPGfF
srpaLQpoK2cO5PIjbHJI7MY/CQn1zgIa9otNlJSwQhap1y+Nc7alpRCCjnAZWJdYmDr2ckYdFke0
ArEhNp32vTnTmVks/unXrWCejGnuUB6R4c3znGKNAxY+zjnVr80mgF8Euejgvfxo5BlZ3IwjD9zq
A0D5eWSBMjic8kY2O1fVI5hfSdhL2udQIuzItcHZTbFi5q0io3sUgKwdsaXH6a+WUTz860iZnMu7
Fcfbs5LAvly48x822pk1ERc+n7Dko1+4QBgOhpbgPd/Q/Gln4+L+RSAJo8MHlqO3ZA1Z/2NkRCI1
ZqP/7vP/QB/fTlUmJx0OLO3b+A/37fd71VfcEOv82BerIfKt8ICgcAzrouvxkxi1dSVrm+KVpKeM
RavWuc1/Tf9X7bAfDn/k+IGhg53B9rCJo9rS6xA8oJ1W6Z387QsToUi6EfXJ0hwxwLTAlNXxLqyO
HY4dnDeeYRmx17xKaQ64DeUDc8NmYgmy0lWBZIZxyrHT9F5+B6gZ9q0P0aYwryZadcjUBUZJbCKa
fBV2/UhPQsYYvuB/9dfMjCdLV9UsoPG7KlnwQCDJo8RFEF5w8Owyk1Dt3YmIkYiSBIKsOn19GcWO
B+irSYRS4o0fqw8eFhEU20AkCIVD67niWXNuf6t3rPXv+kjhEUK4/6Ct21xAOech8w0Upy3N5u8x
IieJSM1EI/SPa2abDVlArWMxMCfZ6jWNOEtx23ioCtEfs3BbhuxU8yopq9j2UxxgfQoPMJIesU1o
kgv/N9Ohhni+ud5Qxj6zQve8JP1L1oMKv0vvkQREUriDzUO8/rehaFx4QqG+o7MgI0CmwmHd+oDq
Ii1tHxjQSLLgAXzIsTqVgbujhuqOuvhVN4MK7q+9N6jMGlGD65PR9LVCtimTM7sLGYg3AYij4yin
OMicpPbHvxtPRxky7cTCDr/04Xk/1/ZI4SU1IAORPPoPEDIXYq+9sKhR0xoqrmCo4iZjfuhl1MiB
/nodD5ohtzUgk7xkgVZjkvjWMFzhuwG83pkpqzSrLE6sbiKIZG61ohLCQtlc93oz75AJwOmpHruo
ew9ckymCBlkglKjrqKROm5MjTTM9t7vsjcldz51LGIMqaou/jaEOCjo59d8GSetQf/ViJPzb9/Cr
5T89hOpSft6Gos9FSOjMYeOOxCBbnJFLVKzRNXUBZpYiQCD/cK9cXiIDG0Qk6livjKstKtze5XZm
6c8FikWmnTAt1ybQRard9qgL9LFDM8VI2tJIdUxrKP5l9EOaxFj4b7qHlgu16v3XNo0iSvPrUaZE
SYUXyy5sUhxXQop98N/03vkKLVm2VAqN5Xm9JYq4Oz1a902KA8DsHTjQF5t779Ec54XSRwKqWUb7
85Tft+qnqzoWoklap29lWG73l4Fxja/41hmWPuORjFu1sNT0jyfVEi2zfGReBlMOediAtPjipTLf
YMNIjlzEUz0RkV9TRowpWimSq3Av410hE1AeNEOs2R7LBX+zaSXH99AOzmSw4v834PIv71F/3rI1
xynr2yKhTe+6u9tpx4o36xgX2iZ10y5EUUHecJZXA0FV8KDJ8IZPqPiPUXdNw8wlK1NMvuNcrCn2
GoGROhbHP8KJhHdaIT0eSljkOhgE0x+i8pBgM6LRGj+4Nswj+Xu1VKG8vPoK0Hhepiewydb/BmCI
b8v5VNs/edfn1yVNUzMt8xqNXozHq74omnZqYhUOYFqUhD1lkH2whxYkQmnXh0Qljfkws0BYfCuY
6Pz3/EeEbNAOgDoNlJqGD705+RM1pw7O4aGLLp9OX6l6MccvcFda9IDmRBA1+6FbE92O6r2c+hZy
RD8OAugfEHiXO9O0E3mzSsjGywcc2BwK66ofYcSh9uCALfQamYOstsPyYX0Wgxnk1PdAgzO7hBEH
y2Np3X7BQlyfrZvbhcYLCPpd7gpTXC/Y7l9K3sk07+GTrtoMyxx7XW5keepdQXCb0ToEYPiKznAL
xLo/disEwuk2r6qdX8LXmwban31O5LkgUZYQ81yNFfpdti+7d4oYdCeFcg4/S+yHZWpDZIu1Rp5y
NEtUCwzrQ94woM2rO8Vx2mZy1xAbONvLcI6r81Gk69AWT1kf/PXUAqP7UbQd3UG8KVx4O3AOlAUR
y+vVLzazoUZtr1qqiV4+NXrLIXixZIxm+lE0+N23osFc8m1Vzw5RF5rwUJ5bpH0abukQdgVsBwqy
l2VvV7FJckUFEtHg9OA89m/6BIpjuA/7i0Crenec8JwkZh0q6nMdCfKiclhDX09E/Os/5gVs0IJn
MpzHZVuKygkcR056Pz3PxCBnBRh7W++mPEDzrQ8t5gsJ4rTgaCpuRV4bucX/E/Z2JoMOp/PfI5Fh
tawNWBKzWUD2O1wGiBYJh7Wd27LTns2cIIqV/cthvYDILdTADNxn0A8NK5oNsuK8FcQ/8vu1NJX4
oDO703otNzVWh18VpUAZQzHU0OdqJiwP7+IsxsA7WOhfmRVPV3f58KXmlpUr1gxvKRAaczyxDNcX
hmIXQH00c9LSG1cyG/ccz35fOg4DmJfn7NABHWfkD8a8CA3YGi7jl9qhnxaTPQUCdTqayuqEVVKw
lxhl6g2nN5fcCag4MXo3mdzzq5Rqegkr8koiqcSslpGQGtkjqZVL+S2//gXSzi8kNFzvGrRcIbVY
AzP7AQOlioTA1Cpfu5zvMHm1/k6Oz7ObyRHmM9/2xXdme0jTd+2awFeYsuQytvmDyvdgYdaLYrA4
0CySPFK1IIwQ0YxhcnMgFeAqCIUePOliQp/XyiZCKTOu8G5SBBc9OkSGsR4L7Q08t8deh82si2dJ
Y+ccPVIF2aXurf/3dPmK/Zi7AMhLEiHK9pWRp8z6wjvYeT+fwNr9Fmb4CCOncPKHmPJtjikdXnTU
qk1fQhT+25aQOR6ZBhFA9/FiNASENPl/qbUnc/S5DSIeY/Q98cU6gmi5l1vNqbpZKq9g51VtHB7s
1NALyCnUHqC61KEzzkRfLQ1T/pzLacAveV2gAQ8oyLU5IWQaRxgZbgIeRcOllthTx8xSbdm4bTc0
MTYed4ZV+f/9aBZUaUtbbKtQwwmXnu1FJZB9IYUdccSEChTdjyraWmZqDX80jvUJf5uBy/EzpKON
XzATJe2CDDcz9FPFgwI2Vk4hZLDvpv0sMd/iE18zpC1IWvG6l1/ip7RP8ywrgScoHMK/gYL3VWzc
7YokOuLQ93WRH3i9iVnTiY8w8Oj1utdt8aKCzT/LqbisEvy0qVj5XTi3HSanAOKYHjKzUH4EcdKa
Ny/9E4HIcBTNhcD02a+gZ3fMdto0nFa7g8UoIQ6DX8aHXGoUK35Zy4tGyV6TVo0UZ7b5GmzgGFwf
NknYd7INPjyXmxBZ0qGXny5AO0BYx/beqXvatFkh+kjaGifZCsf3Jyv8wMSJo/yw2hV1P9+WsVMG
8IuoV0a81o0qu91pawxXry5DN3xWN9cZnt+tr/5uglBTPIMKwVOveoxfZu3lpXWtAvUui8JaORmm
1ykDPvvfJBzZrTVEpSN7l36N+FCB1/fS2YyyhnfhLqemuXv/LoU98LF62AJrlq89M/9zTd+p/SqD
zc+45smlyZt8mGDQU9OVxcxrzIwOl9QIT7Uyo5PfN0mk+i8G6pyh3wBgr3d1QETmSl/TJABdwEVN
JCXiwsQrB/uTJbuyD2puiSQh3A1skd44hmr4MvkWaTDNV0wXEHjOk6FfDRlMH56nttAPzEOsanab
9a7TS7oa6gb3gxdYilgdQSP+4JSrJ0MFrssYVllExIeT28BcaOTZUCNaOncyop/jwC2OOIQ244sV
iySAg9EWxJBtosw90q7F63rN2N7B3sYvEpLr48tR6nd7jLzEIvojrgBvHdBBojZrxROSh8hSvyFY
8HlKnISFvFZ6DUpd/GWJbBqtirbVDCcg4FUa8IRgioPJd/oq3dH71xCSln56BUn02vBSla1tlsCf
X5UXCkzDgg2fQp56R1eviAnSS63C7qMLgbK9p8Hu7hlbvIFq1Vhne7SVSpWgHl0qX6DB3yGyLozq
bbE1+8ujhflUf6W6YXdsLMcHonaVRvBqy+avSAQzUWnHGWCOQ/l0lU03KgFxptIjGMv5v3nqbrHf
TDt7M0sn7XJZmnLBX8zxg+fV5treviaOnbU5PrSOHwJY0uiU3dooA/bPxF8xNwHmsIeGgcz7pJnK
hBwLuJHFuU+8m3BiblBr7z96CI9CNatcxt/WSXMMKAojJfabXBPzmWQTdecFhoH8RjjCUMxspCLg
IfS7PkUi/h1DpjR6m82RmREmMeVtN2DNBWcFpOnE4r3EvhRSnJAcYlp+CR8nEF4KRGDARdpYTCSV
3HOJE6IEy7miDTEo6Suw5jrSeIDUPqSQKzigUZe37aJHbi1nnSBRWqRW/7M9fCs8pOCy3eH4+37J
lKrJzawq1Thq4j68WCNsg3HXTdQpA8+zL0LvxIHnBtzWWxk1CsCWA29MeEDXBc3tvoAiviJ1DVlI
hbxtPW3vk1tVhaRt5Q11boJVCufQ3g9nlwzXCi0SXP/YFKLOuQG0XMrMIDvlqeCX4O995zHm/OC6
13YPHlqjXBIvmFGYy5QUgfyetun3xrtXWEHTVCqQ+JoBnI/vpeGaoh9Yp4VVXz829ot9+1PsLF4s
cvTO9bjEKEG9vRiDrununLo+elSx1oanxSAqXgWIEgmy+0d4ghYDJrxYMw3W1M/5QFTBXwlvAlKh
N7BQP0taR3dSpWpo7oHJtm/yZeB2vdhhbx8flVUkd7lvkFvDKR/61LVoWSTKLnZ3leJlfreh4xVN
OBznRvjnKcYL7qhQe3CYnhKxslmhUSeBHXeUEjg5bOza6iz6rmtyqEmctVCuhTF5xOclDH1uGBG5
6RybhqsqiluQhb8MWFcYmsz5rynTRdv29GlVGQVWUO2fC8jm1f02HtG+k4deDZt3+p0TQe1uh/pK
49p9GLg1Fcw7lhdXVwqZg6u8MjxZsCgnQD+03Qm/P73Y04U5tVJ/E8CF5rP1G3RLe5xtzn3DBbJu
7JvYzbwJqN9767F1owrOrT4AyLA2edilaSRRZObLGiF/b3bRCASaJSIanglBX8IMe9EbMXYGafXI
Oy69hC9ndZg0BCRXgzxqldYcuTaBWkKHRkNYhl3uni5SgIATuBko55jqXuvaRB8l59aJzW+G7BvT
mICi79ve9Mw7bqdbnCkWtC5CHaj7lAJP1XZ/CZsgqcmXdVzAEjvXxES7i73zR42u7g7RfkUbOQAt
RviQMAMmtJXkTjIZFQs6PejeuYgv4vian/vepK6+nXL0fLway5SYf4vjJJMI8bVwsk+SJfkghPU5
nmOCInA++kcGK4yeluyo1Wj9nDicNaNhjBqk17DzLsJam2lgJ2Ra1CIsquusQkbQWOyGdLE9Qe0B
UTJBWq+tmBKNWmEx4CQGxck30GJWfF5eRXJQWhuCA2kdNkqAIpLdir+QT6eI8n8kHOvEB6T5BQRU
g5qqU1ep6huDFPGbS2CCd7FneW7nP5iA58gnIUrQqkOQsbMZfkZLCRQKntJZUcxn/sMW6iqrHyzI
GcjS/+5GZ9tRvNWmGAnioBIzLedLpQaIYfe8qzbQQIOvJoSnBqm8lQ8hcVxmWq6EAlCCZ6+SmG88
uiQiTnJ9QsTb0XITjytu5RXvHPwxf6FXpjOXmJSR38sK44CU5+plU+YIwztFPcaaldZHp1oVYLTG
OzOXIC/rE7Lo2F5NA1o38icKS81sviplGYR9pEplf0/Iq0/lsXZ1lu4IYXdUyzXFF6GnJTH1qkQJ
UGRRWrCT+jPS9aiIL4ZBnjG8ORXdjpZ8VnTRVlTGJM2eyejdsDkCMz6MrSPHlXBAx11u9bl8zG53
Q2bQx17sJ2KnDeSLA/W0soG9l+afUju60qDaVA+ya2j4MEEaZGSzavdDMvy6RGdAtSrMByjPw/hn
idKLSSonbwzvhMIlO7urwFKTKaRb7RNdR6l3WohXN+4kcO8KYImsdnXYluYCLaYkahRKUsjIV527
zmLBuugww/J4BaXECNzyvt1sykeVYoH0JUMy+BD+NISSnlqFEGgQrMTPnyNsium1BdHZgd3fcoPs
u0/kKZBvIVvXwcingPISDn6Q1HCJqcYhmTYdSlEk4lkLaLA0CxlqbmrQhOL5etVj9GZbDjx3zJ+l
l8O4B4SzV9hYClYX45TBabW3JjD7eHnPsdLycLfC4XGTGFVM63A5l4o6TuH+dIlUjWwOYqETd0g3
0rPJ43A60Ol3U9T8v261mX/Zyy0glHTfLX/pK+q7KqSQa+MOcdmg/MSTNc2eBbAABQgcDnV/wby3
yBNTKSTY578htDZ3fORFEXwxPXiC4eh4d0uwJqJqoNCCtXw0hCcDXrQ+LGcxXjTP3hznCK3uIeRY
GYyqUW9PE75WNyFGuORGQ6N/SzjOHv7GRzlmRBJpyIM2RnYFwlP2DjjhIIuKgLeumb6eaKl/qWAb
tvXeOhrG6YZIPRwmtcGNbyQ2MukzT0dga2cmhtRFsMxOtozC2Bt8q6mW2Mu/QfiGGfa6H2WaS07v
e+doF3luTskRPOAMCO7vQUphxd5JvEzTJ33ZKz6ayfaYIwAkhW0oOA287hdKg5flPBbQaVmd/iB9
/iIaxwyn6SpGE2ZBpRL72Wersxyg6z8UPFFJkDVV7tvdL0VZbFI6ShpozNMgmVo2eSmpcs8f9IjS
pocE/qx6AfipIrUgzBlfXY95hIVjY0qfowklGnihG13hfX+el1n8DSY37TAqxO5PT86H/d+Pkrd7
LD8ayv6YNVpP7DhASV6UH544FimXJHe5hSUJHrt+b6SfoN/aCxZtW4m6sQUdiOCAawwPMOqLe1+F
OHYANg9pFavmXJnkTjft5FbAuv+jrYpmYuOucosAe8e10Wrc+lF4oeX1LHpx5xJDfp9mLzi+esrL
PEOkXHPWn/GHq2MoMbcqvc/6INkSLU1ryewW/SQGjCZgh9UOeJZF2JYoSLM80mKAhBnKnf5VsxJ4
1fHpyK5PtKHxxLxkBgkMUj6IiY/9fiB7tr4Ux5x0ii5tb3797JIbYNQVyISBV17fXjCRcgSw9sdQ
y6e6a/CrNtJKJfflkLM22k47jQFyuEgp/WTvhktNYxaJk0YjucLcHmf+ri4hyW3b9pSfzB6SO6KB
T6WYj0ydcJnxvnZ0EtfssFfZqlsXq5rB21pQL+002CpqdyvThWPhOdhwCfL9Pw/tvYIYneABMivw
LY6ASCMFTsuVLP+uS8wD57s7AEGMiECKXID7xgpm/zKSEpvnALQ/3cx3VZq4SvwuLrEwuRHGMmDy
T45reHDUOgMdMVG5F3V8lZtlq/fB0od/0mGNTnMa2ewdHwgzmS/9WACvu7VsjLmIzpl55x/TNWXI
P99kOY2TW7gdjIhloJ4YdJwo8a4aygOMh25W8XAJEo4B3EHJXfTev94+aaoXelHxPJ8g+A8a8k52
TnEy5aoV/moOWQz4G55gBX/4xT8ANBOfyNp6TNe6JTpNy3YE7bqwcJ1w6p0WjzWWdHyYdqEuDOXh
KOu5VYM0eFNquaaI+43/DvObrA6mIOG0bk12L6KFA63jp+7hWxS7xosOFg3az6MJKV/45VujT6OI
kA+5pHeRw/61zPH/OCsIa8KhCvRsFbSdP+nEx4g9bP7G1HA7sCvuxL0D9WR/5QlHzrzS5N5Lt6K4
WdhSDRyXiCF3AKRkwmTyLWYcCbqf2nKtX0wykBo0YdL9SfPx2nq1VjlHo7a4lxSYR3DcO+PuUsbU
wA4Ed3IlsJBaCTLURax/yvpMNeLa8rnDfUyM7pQOYBk6EIeHCrAsnbkZTChYoYa5Ab9uD6X0oLYX
9YP9lVOmKrQw6iaWwxZaRkfpKfN0BrhXNy7RANpDG3KUneIVqWSujT97HNYmoXxPoTXWRC8L00If
5vGYV4ussz4YR/2x16IlIVSGHgfdCv51+5RKOd3rm32FEQ7My+XuX5xksxN7OEaa8h9SauW8vjWF
OiWIuzmLKIg93oWRPBw4ExaF8NahfmdhwEgAMGBF8IvJM/qYOcbwIew/U7FmL9CI0FIhCp7b/kxc
K+jAUQPJaZe6toGnjk4i0uzbof2ik5x0UPBVrpRfErGIC4p+xTrjbYFjhwmCp3RBC3VMjrlZEWNI
YK5boGUIlOR4fG1vI9Iro7Y1shVJQ1Z74PqRjAm35I8nwxWePCFgkl2Gtkw5BZXjAm4snYv6Qm7n
SxGv/U9BingN6FmYcNXfM29b871OCXrvXz5g2PS6E799YhH2jXSU9zki/2kg6/3Ibc8HCOkYZ8PD
QLJadCJZFkp/4tAB0LBy+F4HxuEDpo96r6OfloExlnvXyoZvOZMIsBkNcXGs5WZEKxhWzakJdARI
0UiAZDYEaYOyM7iL6u3zxSihcOd+TV7/+Mn7yR07nSINXUgjHl/+E+/f452mHbUEPhyaqRuhs7+d
Okmp3hhZGm+XPTy9OtNMa6+SNUxiDCwdm4RGGOKkb773VSywHjOX5ZZraajEk5xDrFDEZgreU6vz
U+YlXXIIFLAYvbGsKqQCQqh9W0xYTHB5589LqVULszDZC0+7lbJYs8j7QpDg/sI+F8mxMGkYwQQI
AJh8VgWIqv7Ey+2Iwso4CL2LuoRFyCw1UkC/BD2DAOkzdo1wQHrIGI2ogAILZYRJ9t3bQIJQ/DBW
QUmXWnrtmeEI7V2hTMhB05Vg8op5TUgPTBiizJVLUbXz9ejWA3SDooOyHfIw61stdQcUQ9PLxQtC
O9o6kK27zWsh4qKhPYjVS6tBZJXAztc08ppUrbvcsv9EOLwlhUHjdFeqdFizuASWC3QkIVDirbf0
AX8eR0ctsXYrVV8hR/BoJMLOkuY6CD7MeKi/ORRXRjKVoTQiEG5qJmHC85TCF1BDeFQGGrCl648a
ZBP2MoiM7CoeCWvfNxN+6o0cp4NMvMmBN6peREZcJcsrkBThEWnJje+jqJbJokQrgYKB7ZJrLLUn
elW1qNY9CIHophZSZLmq/P5l4GENp8re+ZhXNf1RLonBpuRThE4L6Zo7ThVIWmxRQhRvI73Flsj0
x4xZbzqUVGEG004X+lmAQLf8M0l1AhByP5bD2dn1rMqL69d53FDO0Kq0uzfLrCc00+U1SZaMyhJI
BgX7JePJgpfpd/OYmswFFV3WfJ67aOm9NscujUVgxFFZFw3GuD72Dpl+YY7h5HC3ipLCrA79gyeO
DSaPLlfmH4Iw2oBavLa7K3OdI/ihsG2FFhVseJINxFyvMdsZ1EeM/FlgcuSxN6xNjmJ6Itbzpho+
EOkAhang6zXn+NzxMziGiRja0oXFlxR8KcNBVjIpX8hV25ig2M1ad4GhPfozYZHDo6r9cl+sojMK
c1sD9NYDe8BQ+yqzODdlFrSi1J8iEdxNP92fLAGwZzC7rpL32KuUlG9qLpBzZqpEXBi8LCq4rO1N
6078bh7NuFqVUgULLXaGvHo8ckGGGvVoVWntwCl0HY9fYLE5rG2V8V0nzWsOcoUmK+yv3rAjiyoE
pykt2qAMV6OxIQd/LwFvtHiAeIqcxs4xiUH/2WPfYp+t+NU6nw34R1ZhtffqRLUG3asfSh+kFq9f
51pOCNYV8QN1fFPmQm9ciRHfNzuCZHYC1mLdX9gTXqthgpx2Qwv/Ul7EstOsuYk6XHqStP6l5uXR
K4zt4mwN52pVST9pI3braaWw7wmZgMtLrlWDJokYPY4gQFxvsu+ygRUwGJ2kvPEVNiuVqqSbzx9V
/jgcbSgYv0Dn3lAtb0xzVGa07FqvZki7OmHfc3YpTiD/x6OIVf3jAyxc1/CYsnxcT087CeaETAlx
3eCUCkkRf1YN6rUPvszaaSWQP0H5z65ROuM0iWTqo5iCq84wta7pV5/ZhQwfhkA7fdapMneX7Rdz
qsUL949sxaxMpDxUmB8AYmv5rgURsgeVWpgl6Evy+cUr+JCex3Ty+gQfyV9Dj4XwXbPRf5O+fkue
dYwrSgQwaROhcF1aeXj3aX3npvqmpC2SuVEarpcL/PLQhXhFYksJFYuLlOfnPYCQoorgi6sp8Qhj
tZRLueZ1VLcVBnGHZ8NYiDE3AjSj6ZBYIgtwyVEspjs44oXFmvv0VfZohf5fvwR+EaM2h6Uxd1sr
EaO1e6emVD+kzG1vruxK15wfmMEQA/uXQoumGMCdUzj9GYxuvSDcpU9Mc7WoI9z4KiJD2SNtr0BO
T+8Mjnje0X0crYul3OvvK61QBKaWT2dA4EgjYEvkH1wcx3WwVX/dDgmug0tNwguQsJJ0vGHZvli1
iRYFj9kAdUIGrKIbJhyshtD/Mre7U4QRrSQBlVxW4qLiTtR9idSAizcLd5XQy6VD4gWbTJ38O8TH
c8ueM77RsnP/7nY+pKzqJUiGVO0lWVpt9IrmMgvy1Of6Tr4NOShf1TgWQrNBe1xJXoGmF8O8YoBD
Y9/Os0wykPhq2u/Chw7wqi/dfc3Bt6DYW2UgxnpH6ebKEngM5OZqGTCV1fFUhTsOvrpQZThxOndc
kUe/bAOvzWxSVDUmSPzvZrPZzYOtSfMSGSj3SGyQOAQAyTZB+uRYjKIW0+3QEbMVSdaNzj8KBGDC
rvkHjyoueGNRtMF03p5wyCqBOK7cikBu9hl9bHRnd7Jl4MJ4dVb6gyoB9utSw6Q/iC9N74/3gwLN
rp5afsoX1ntE0CgFESedztGQrPv+s5P7hOhZrS8YEyvqSKo6aXwdXvdDCYMbT1WF8jjfvxpAIBBG
dgCHZTO9Wafzc/PMw1SLtwYKQeJQfK63pE+vpxYESkdbcuka2qcmZZNNMzn2FKQexwWF2fXTwizS
7EsAkWnLpZRF9K8yaI/mnefkOPwAAc4gPFjKXe30Cnrdty+za21ZJKGD97zoEec8Sdf3TrourkQy
DgfCGwkgNHnmjmLMn9xfniljT+URN+jVwYxkvsZYt5swYHmK+J/Mo0Z9Najd7RuhtuALFnkDMx8h
CuLGd8CVBHNRXYA7NfOF7yIrW9gUlKemSSZ4gcP4PPEi4BEC2gNp4R5823d9EJQadheWmCIP9voc
xw+RAQPPY5jZT29UE/050W1SLorl6Bd3btr4psQ27ogjbLK6GU9fdFwdIHqBT8R+xDpULrSmwCaO
ZG1UMSU55ndekUHH2FnTqgZoDpY3wjvroicsVOTBJMNczcqeRxJmpjdu0g4Esxs30krD5QZtEo7s
HLWtnIXFywxFFrrCPNP2O6YzGIFyXVl64Aep1P7S0zxuS2qOMJ3CAyNGpyQU/0Iv8VqAgkFZkZtA
KRYfyEwANQlxH72prS/Gpv0249O7AM+8O9Cr6j7BC5oeUs7au+1jbk1f8ArEhB53kjsY++4gM0Zm
PIPX4YtSaKRIwFJeoZRpofMlNjfqF2bavtsOJ17ViqAHkSLBj0LPBYMxlOU7QzdyIWbmQJhOHJEU
LbaazHaOtvUwjoKu/uVvpcwOxeBG/BOOUoSgc9FDJK3Y2doORhSK02iNi3xa0Ltaf7lInBQp8deV
ykb4URTqSLDWccXxThmgppK8C+N+Fg90FTMnAMZTokPxD6jXa6Id+T9irPJXpaBHuIoOJGoN64vO
CRNXKaVEwuWjyV2Rl9b5BFGgKmJ6hDc9JkvrxHRi645yDbIBXEtByGf+dgdQNfIzl3jetHTr3jSt
yaEkfV3CK1RbDF9TcgcW30cX3nHcU/YfFIz7wPHKTjqxYn/0DfLKfkzqh6NmqOKZ6d7runjZQP/A
U9WmK9wWSbF5pGasx5aRkRd3e5A6KLwGSONvqdCBwH1TVcX+7aLppPtq/1eQPWMxzzp8EODJpZEF
rSWU+KXWHPNA2NdnCIaV3xNrw7gdXPbM38qIAXFU6K2hXiOLv/GKFpmotjXhFjH8MlyYQEV4Y3kj
fRE7ClrkWpu67ZL/AwqktwLo7vAApszqEzYSqNUMXIXUlPnc/NKbqDg7ie1IXXso2Lm9Os5mQJVe
GcJeT3al+Gmg4fo90UDUXUx79uUNv2fHNbNPKp0ZZMaC49YDKiMZkoITW6inVmPOThd6oOa4UJwu
2qfBgOIu3cC0zIB6IkoG6bJkOzZfVC6YJcUoJ2U6+IOZeWTUEzCqt0tTKslYd1EmLBje3AuKbSnX
AOljYFaslGaIj8U6XBmoZcVQybNQ1ShdEtXPh+Bak1YX2xqLKPsVie47l40INn4bDZKzqCjztMFG
zWn3pwOyz8R5lnKTeNuxmKJMWpoM79H6ZpPpMBeD/dqpGf51bFDztP6KkfMj7qMMDAzgHtam5YHO
cHZlFXfW90MRpF7FTThbVru1wZxLY8AE/OFfm3Qjw04WfXMc7aEIWRwcnQwpBb5LSTvDcWEtHj51
Ed9b269VYKkcnb6PcKiiq9wSwaB8dkfB5/gGJMJE5KHEN+Q7eaFKXosv+2yBqZp2f0RoF/s5dHDF
vkvea3U1o1HkCe1tQ9XuFXVLeMzdI5cH68m77QU+KudfhTU0RMhw0Q0sPE4tc1C2Yb5MG/2zP7k5
EgtyXCljDsvfHHncsE8NIpDQ2EE9kkDumocZFR6iCgatLgjqUwE0jL3qgv0KDwYSQSPrjrJs0obS
VceVSZN+8cXN99pT9K2QjSm+EMTP/CA/6YWjRA5hiMJMZJ2GllR7nEDMO6uVMyO+wpwkJQWV4dQl
hRFHCqME67F8p+dalTG5tPh0E1/C/1TGRAl1lPose9XvmZfT1b9LZtc+oi4kcRcu1lJoIZzbqU8c
vMx3OM5LkTyb/I7m7q1ba/I7hg/K/BpFpGZGkrea0y90ARgB+wRXRSNQZQyd3QQQKE9hStMNxnvT
+U9zW4ljNmKOQ8NcXXyNOSYz/vE/dCXs8ZiquG9bx0/tiqp9X31I8imS3eBSJyMbyjHOtyAnlnrI
o4rE1EYXoUn0aOWCnntbVTAMuCZMhNCpXnut35yXrFId60Nhy7SQjA/d6yK7U0ND1EWHuN68x9FE
9Co9PymZPDbnv93ilZ+HMr/0YnYRSD46FdRXdwo6/pUYus0eAh1yiEM6v8/ZGvAEg6mLPOYbuaCf
Aqd5Yrio3ARdL8sXAC8DZdVVLt32NQC9toERwziSNHzSGp+yyK5Nsg+fOlM906bvuEQU08dZf1we
c/uq0DpeDkHZ+BUQTY69JxrTMGS4d2iw5urqlHtM44G5gdOPmurNDnrNpiOk6GtEfo+y4DhjyFLz
bJfuMV8qogJhJLvjkKF5FwRsU1O3+vtSB1wEW0rRU5OEJECwnMuMX6JXwggze3uDNBagRaR1wAyt
dnlnnVewfCb9Mf95ImrT1+MIN/47ARCGPp9LyuK2rr6zBh+//8t7BYvAe9oLX0SUzKEDcPDEX+l+
+5gk0W3XiPaGu+xBpCQZSihAzoh5vyebc0XiW0VqbAQm+3hlw+NusG9i2nsMRvHxo8SXH1vVn8cj
ZPgHsms/3pGQKyQ4MD4X71iuDb8SFzbNmz9DrNhW6B9Zx969bt5V8e8HmjPlgDcrFA+qpmx39Ja6
d1obXHj78R4V8Dun10LN9Y2vUiApF2jVktiAy+ZLQXAti3h2/s4npbFitYfd2Brm7xu2ULvK45ud
7cHPw+Y5G+tqXVcEvljy5AElgGP+122mCyMhufw52ES73GNtKEnb5fiX+yNYb58tK1WOIAAOdAdC
ut7NzSdQq9ycn7GHenLe70MukL4qzMKu2WyNWFvLTnVq74v0HAF+k/IZaLKLyvKMqEBhn4nZT5bk
dKE6Kpd7nLEMUE1IevOzAC08OqjlEFSUcNKiroM7w03J4hi/nbMeohgvhnwkiIQeOBBwsI0iGYIq
UDWGVkyb024Gb12QFYFL9a/GgeKoZDimsH+8UZutp2PT3YKi1+XIJocRxUWKIJaFtikjJ8hl9AYo
VlbhCs5desOSZKWJEhfWtN7wItfbhdurHFm485L6QqWRBeeqP/3mNjVpKDnpGTjY3g7eGPINTSVO
2uro9Hm5KMFsyde/yRiRBO7PPcYqiSNNhdj0ZBnZbGPkKu0gzScJTT5rCUB2sAjucXBZgTKbggR1
1KLX0MiEnUcYukRWkE1/zJEVlXQ0rLF87GFJbGxWNPt9psKvwjgRGqGusxF9K1r7rhwOz/GYW2ly
aMFcFrvRIPwjheQ4KJHt5EXKHfcrzpXzxcGK7VxeFUUTowdabc6dYFGoKwqNkXOkRU0FB8KaOx3t
GJmelN/S4mVUJPhgyYDU9A+DhaFWImotjUBzS0RG2/w1AO1vWL0wCbc51IgjZKnf0gy1DlDQtSou
vu3rc71PaB37i5jaU2VU/lUgbdkFM5mBUAmneGK5QI2LPebZHcGjPLZdI5E8QhNQVJo7kCOBPjlf
5mhHKGds1EQfTahKswqCLk19NWG2UOc6GjmCTSS86jdfiEVn5ABa3NndWp0Jh6/cj4jRggb0xjnl
GPgNuudOco0Uas/ZbVYfKt/2zraplZahiIKNO1O5YHYUWZrSCuSmTrDc0/3V0OIKgT/NW0QtQy9n
pAhObf4jx2V4d3jCLuPRKile92goWcWI6/dW5zD+7dz1BJtS4p5IidE0cLCEgabuooDgTe7oOOXP
EhEaVCInlrnqZcmh5KXEv0hhA1uaihti5cnxg3qhJ//4vxRzYzVL8IauBd6sFeCLUsTZ3zqGqD5o
GlousqaknEXrXv8hwn9c21y6nUEGZn4ExQcxfakF9MNlkX24pGaG8uEJ2twoPGrCs/l8MEIF+nCN
BE83H2vhq9LlDTYNo417DklL2Y9wwuCWp59fN8MUB1zzFs0nRtq1TWqIbm/+V4XcrxT6wNfbnhXf
EtxyretywfQQbMfEneGd+py4OtPACbpvhvnX0YkOKNN8aakzq4Rz3k7oScSKBrfzGpM/+yBBQ/hS
klSWEqrWBA0CdvLC1px/frQiEvGlMXGk/q2zNfb4RYyKSvQLsiutSsAu7H+WYLylVNFKZwJayOlE
w+QyR2tlMI33fKZAv1az9KEPc6DYHx/V6C089l79dfF02FOOS236g3kvlpovh+N5GN+JMmLl7q3k
K2v83nGKmK/t+EfUvXleQqb+SRxBqKFEw/yrcDlZpv5ZkbRKMUOPYtK1tacXzIjqheddT9A/uxxl
k5IXqxs3CqAyl5n2MwQckc85qh7BjawKa/jYh8ITbZ8tt+czTmrvgAuct6fGorW0OKOZoeC2RGUj
Zc72okt8uJbESUoiZDNrHqfTBX+zZ60FWnyZ2baxZHinZncptObdxtUUYt6LB8Cebdqc8eT3wORf
Y/TlCzoeGvM20/nG5vePF3yezNBzFIP5D+ZAOR31v1wKdIwbCzF2OagtmlSJdU7Kv5qHO7yRj4nh
8ziqH88k3SneCh/RI1S8l5h7pb27Str35hXtWn467enbP2Uq2FlrHRw7ak2iX6/1f8SvHZPEK/zc
P3HfxWvBwRU3KMgz4eI5e0FvJ8DPEP7f1wkkTsM+2dVFvVQWyomutgUJQxIOucXzOparNwU/0KrC
Tp+JM8aRBzuL5avLyTF2VFSO9fLYhUllmfSnXF0zMj9kgzLnTToi7+vg5QY90PNa0vEtyv3hnlQi
WrWrn01/NXh7i5eqzX6SD5ThAnlJEB4EkXT3fMUcsE2Rc0fProCZivhQT5JjkPPvNZEw6K9cie4n
A9RcWK3hlYQpVuf6DUtKlrWoryAQ0WwsyA4iglY3q7V9R5ywN1Nj+KIUo9Ebw4z/LAvAoFFrzCyP
N9qxyva3OWUrgKUdEscV2SnASlzcEZ5iD9DES7+YtawV0FzJ2SFp4EcY0jpJddDD8VuUlBMz0Kw2
j8xtzNSWfei0rdg6Y+PGUMCDxZhsPQNney2gchjQ1DtPv8L1gcwQCZzSryZdl8gDA4VJ8rTQE3xS
P+xoa0u3+a1bW0cZbLzqVVLeMxHBTAmFqes+Mgp6xCzqFGjyzgSzM3Vl2yxJmzPmTvh6aXNmRWxm
w214zmkkLnNzZNe7RcKsHKE4DHwqWlb/4KgiHx+KoJ96bAWQ3mwNRv3WifLh56AHX26AdiKwvsad
0tQRjU/WwWzO2J/3LT5vD26pTe33o3VzbEmrPFJdXMExnYd5qK9AIKwZZfL2KUtwuo1v0B9SMD9v
3a+CrpiVJ5D3DpJFrpcuUWKmFLqXjAFDCgi2VwuZ7GjyXQBzmTC1QcKa0yafAtWuF0t4gjAEC/JF
uWgij0V9v8IFMkULS6O3isEJ/0nctWrvq5XsiKMM026W5+PLtz8GblwYFXnJV4gzqfdLPzMzOouH
0W4Vh7PjLPNeHuWf2XpZvgB7WmZkP0xUiErgOOJbsI9wwjRZjNkVB0wWUuEOqQhinRqzzqxB1n0l
Ng8l7ec9GISLM7SQ1riv4Abi/pP3kMY51Ebu0aenTSZg+HB01MxsWb+PapzghhFgGGw15YR636j3
FopkuCDSvbPMtGCbDZNnHSrydYbTZAjJSaSTKNjn66hR22XdSRH1hPQigYhJuxxDvZhLyPUbqVrG
nBJNddZhTOsZxQ4XzW700jIqhH9/72qkGh4kihW3/lL/lyPf8NsqaR8kVvR+lnc1w6So+3AH604A
daB5oniBipOYrKzSpsKd/bcm+VeW1yxOYa1hosXKlTzAmHJKEnkPaMAHHTdnWiKZhMSU39zVBrvc
ygnQSFWSdbcojQz7VumNBR37G5bpW2uOLkRbTauDUp8OmaS7p3RXHeA3Dkv2sNr1R0lRk8cVMbky
AAJ4H7yU4VfsW/f8GQxpZWaR5OUKi0g0zJcWWMoEhhstTgOjcUsxRwAD23Wx/krjbQLU2+yD24gi
LjH4Zm6jtXsNfvQdWd1bDecItOaXbRoeFPeFy8NtNtMe7HrVsTL98hvo2HSCFMJBrZIjozDwCZA1
h4DODSmWlUktza9Laaea1r+KhCrnKowxMsR9zxOLE+DXbVFAyMDuhXUmMUBZmoVBayCrpQKPQSCR
h/FPinWPoRyiilWEJV/PO7oAZHdyR3dLxyEcbaefytfGPdyrI1WQDtQeIgB/sIjAg3qWFtEZF3Bc
VpRrz+rHwH8/Wpjn+J0N0McOHa3FiBjI790FdaAmozMmDXURYGLjwIOjIKBZfVDqciJhXhp/7p2H
0zu8N4PqZ6Sdt8IOVkWJLcdkFf8Fnj0LnBKrH/kYgIs5noHoygumdjjhib9ZKZ96etHwiMXKw5YT
7y/F5nNGVPPHevMQD5xC14vnkRLOxSG3wS5MXAi0BbzdjOyoNSrix8BRXdNSOQTYxsbPn7FarJKA
UEdoq+RmSOIlmdPf1Sy9IWUKNVtCYGQJyPtNigPqmt2hF28x+gsKX55lqqkh9G0rocxWjY9q2LIt
WKDf/DILvAecDyZmR2+H2OOLxrO05G6VNrD7FctVRTr3m695ej+vnFwayOueQxo51LttfIVTBYh3
CT4f8mk83fkFpqheC6YPe6KM+XKVTKVAb4zBvVuiySlsSZOIorgyBt8BF2mxe89n8T//bYMujbM+
1rIbm6xq8G3I12ornTIlo+rX+okcg/KZEiatZCiN9zrHav5/B6ePvhqjYM1amn6voXBwIYJxbjtY
nxEO+mF3NZ/Pypgoo7Y+ORwHwD7uZoRFut+VVmIoWZD+2XoNYk9a0QvtI52TCPi3hgc1YMMfmMjb
/Ib/yylin0c7DfPBg6o8wQyBlL9XginOekoF8ezSn9D3QYl5tWuB3Hfwz4p19ZAgqY7Ko4kbInEz
Qcl1UoL68hFTP7GvU4HuOKpaIdmwp14s6i+zYSJ4DYiyLVprRejxhhc1BQpLl5PqpUJMmj/s/CxT
wlBTgOFucxghN5LEad8Z5XALYjDrr0Mi9bGbz8nRn3+LOK9EPkArINBV/CwZ45qVIMrd74+YBHja
cyZEVVYl4DbexkGA0j3HGITIpBE8+8YG9HgdDbmSTZQx4Yj33FmmNFVh6ProXf5iGJxXFpTTqo9D
KNPdK6HWqSqHkAy9nPXnjKmPbRUzeaq9icsel6LwUmUFav/qhqWe2yyZr1diI0l368TyMdKnjb+y
pdh92YxS3wW3f3w6v+K3MB0AEri/nV8Sg2sIe7I26exgeYT31HhxPaPyIGqUf4VDdkSq2AlW093Q
hxKPqQfNq3GXt6Odf5GWhrP6/WzPuYeyUtv0g+CC6k1zLWpjEJaYfyRUa4epfHPtVOTUG73vXW4K
uIe0zIHHTuNJDEVCEvBMVykDnQ3mMrlAWG+Y/egvcpn9Z5pHP4zS9O0z7tawELPXE3hamt1VBK2I
f5GcgW6OFZSUtlkKNjqUZ2QYi6PzyJODAdZMH7r9vLsJ2WgjugQ7rUkVFoB4nAWzc6WxE20HlwPN
kaOWJj/kjjZAuOlhC2Bl3m3KORFDnjyYY34qTwtUgV/833YCo15WEOJ1aDOKmsZbfRbsOyGXewR8
PmfpUJ9aLy0KAJi0WROV0mEn+6+Uei9Qly1YXdGwLKKRiHmrNAz9piWIOOSL4KomD/rQZYAJFED3
er1z1oqV7u7q5z4xq/QLTRMebQM0rTYbq7D3XuFBbrMt7KyhBwAP+1qxvGW+6ZsiD0TiPDyi7diF
wAqT16M5/MD1zTmpV+MtzRO7+Pghq0yb98LUv/seqvbuDgJdtHfe31cPlCXqvpMivCxuZ87mli5m
9ICcMQWhuUHiIuLpaYLqzpBG7OL4FFuyQGIpyjiSsxOJorTBgDh1zfm5tzFVUqYXUoJGoKWFkxQy
wbIdtrnjvC4hMrLrJTdEwBbTdEFqP/vR3s7gpStydU7zT4WxtzE2Uwa9qCVFwJznQrp2VvkmRSU4
Kkg2dpYA2sKw/+Zpw1vpva98+nktnyk0hHAgwfpbREOtZSwHKF6TKeRU6lMtjo912wCaHUonbmp/
tx2EOVKhVWRe6p+ic55RCfrh7lvBxnX4APX2MuXt+KmCggnAkssXHvyvcY2pgn84qIueBJloZvOl
XCBTAPO55U553HAuWPkvIw/Z3Gzf8niQbGEFkDx1QTZfJvfcpQd/fiigOIB9QHjwJdUFWVxnVd1b
4iBFRvabwU1QHzNigWr+VYV/XFwVysWBLLZkC7keIclMdLDwCmthm567S6pdDQG1XRBi3mojhSOa
hilxuOh7eUXyNt30LTvCUVOIxezNVk/kYhno/lWSbJnhzI8NXSlnSBk9uHf8ZRC9uDkvRLjFYg9p
GPWqzDHGggSFyROTKuDFYxerg5pmaJfi80Hkte2GZAXv+O4P+Z9fQfWYWXikL8iKA0amgcM9A6NI
i1dMoGbhfkaSXaCjukIm8I6CkpUBAl0CFMhu1zmg5vBHw7B1RRitRaomJW9KWSfQFplgyjNrdp8D
Hv0ydPDq1OnDiDLDkDvrXJXRgBQw6UA1rHFEY7F1JeKUCURaxnlfSQ0YFQVxqlIDG7iUODgDvSlo
Udk0Ms5aGbT3sGu3eKb9QGXjH6jUPOS2/vl8UnRJCTJI//zSz7uRT6H4iAByjaLt4eR6lejbuYaF
GJt4vL5EjrlBJfak+NenUyx32iToX9bxTGIcsrtK2wH8vFwCsM25N9HqV94pnge2SxfGRe/WJg2D
TLa0FVJEJz3AduN809q8xBHJQUQJRn5wRGH4AxpA3o38taQLkQunaOsPQy8LpE+BbiohMss+wY9o
KJhDCkKxyIl2TRYR9ZUqXVhSIeanUQnog0cftWRziW4C8zTEXD9PceXwR1bwjp2V8VF3TMsWwT1b
VJ0N+cRDGNR3XQXZtlPv31ZXdQBofdN0HLUqaDplAKAXK5pTgOQxpnzk2nKuolbgLEMHEKeEvFut
TF/K6865n+Xoc+2a+5+kFLPB9BbejpfIQM5sC/5UJfqQDEEvFNDYwyYTccdlKS6IS/VFIA9pvdGK
B5Wfj6e02ukkTR5IiMsT0TMxlku9BhfZJmZKgLOR/B5Eb259pHislEhi3T8hD0QB0l6uRh80bXSA
o7nOHeivasdD1WUo117a2sfaBSAvJydrpOYbSl//KZrP+CzLYdOiX50Enc4zsONpCUxtS/qLwkJi
p5Dyv9ZjET9pBqo0wurI7RMV712Ts5JecOa2lh2mEITjVm/1irntCtfD9v2pt6aEtd9/XRxZ0tac
3MtELVRSLYvEfKPi1NflY2tmYTPCiDE+yzD+dMmMA/7sLo23vxIm0ZTMfZVqq9l38d55h54g8tam
jzwOOJGJkXhoTB1iXvOK0PrlXUYeO02zxL3d9PtRLGflXOOmMXlXliC5grly1X4OgBW276JFErog
i0kjQulMFxACxZ3AsveYhDZH6+UyxccW4MBPUGGoGCyZ8M9lMEHKUDTVuvMLLIkg4xZ1+u6tRGms
dnfC5Anw+L/PuhMu+hmgQGgVYklvGzOywdjRfmqcN6pFf0SgGorZ5Y2ASFaVZl+C0kka8NFUBbdE
H8D0lYrAhHskBJ+SN8SL6SqZ9Ro6sJ6hFrg+cZkDEVjxPL6bZH/RL7GmsThHhU707KbfWv/j+OQ0
UpESCpu3ZPciebH3KutDf094aZTbOwV1w6KB3CBrgrDTaVuhayfMxchSYxClgCpK2noZQGLSJaJn
bLWJgOvMkM3NLvR70rlc+VWGSImg+v3YW4GPT/VV9yLzhkBZOl1OzwebOgo1mj1qOcImdX00RlWS
Z7D6lc0XggwDef4DT0CZyWC6ogiWtXIb9E21IK4In51Shx3pjKDBTBtFLQUvBlHySEwxsSs7CCtl
u7SPOPLiCVSLg93/RqMOSUxkSxAi2dfjNRJJgTEiKc7F2gfkGkGbw2E9mASvIXxCTPJFCPewRIpB
1jzPp8jEpeI1C3CogKuztPQmXUheAveRnXkUrfMUU/RYU7gmAYnXm5VuRVEe3znKjJOdzRyAKNM0
rM2T7p9kDpr1aI7OLZLBXRFdrKv8Oygyov6xWJmiSd0vVTmmYctlmcIzj14Yd/5zk2PPp7KRvTcA
vtFJFSgbZDOqUm1Xy3lJ9g/mG+nXRCEjPivYo8lIjCujGXFMw4toM2EOBF25BleyFANNnhYdSKWz
8g3gq12is0x2u9afUE2kHHKrB6c3IeBXHBuiHyXrIQOGSEitrdh5nWhR5ZLtqWwASKaaqLml33PK
xU8k01i1OJ/E3FN7+Neodis/jrkFv24ysRLYSitOF51ywg9gSQbfqeXaK1pKvssWGTSMr4sfrD6x
6/9qZRih+hbuED2c+qWnw8MOqA6jSIg7oqtHogrg3ROHnzrKUv5EDXQbmvYIWTWkxyOMOZrvPVVx
Tf9W6HbgGh4btThx44v1/J3wSQjFhH8cf+Pf91Y16LJaT4C/KcN2UvRw0+OU4RBahz/gqJwfrISr
TdoUeAJYMn0qv01Du3QQwZ6NAuBD7EPxs6oj84R2jI9WYP717bfsZkh2xNGTaFbqcwl7puGQoMd2
0rY5brKYiWzWAh7S0b6CQXXWZ1TGB9aogITSQVnmwgNKY2frlmu5jM7hAYhIM/vH86s/aCGrzkHH
P8gpoM44+q8AbpQ3SaQQQgqlmwSKmzQFX1YzwI7C/H4lloEPPDghYIe0ss9VSM5ZDQ02MLLdYGTW
GOvYmS5tA+Y9o5sJU9vyfPfTNWUQHzri9Lh1o+ItfUfnrytNLr56In5TwK5piWQA/YgOc5L5XQbZ
VryXfCRBAMlAYraj75kG1czM00TBaYm+UJfJOySOYnsa+bxE2VCrcU/jcapX7xQ6Xz9yEjA/MeXl
DdPHFwH7Uq4siy8jAMepa3n+Gdwf7Q/R84sO1h+nwWlNQ54/SsoE2KpsuojVKeMXvw9OCKQ75Frd
5nQFHy+CFC7p3NWxDBTud3TbX//a/9KhtG0M4zEjcG8Sz95TDJvx8pmAStlKjXe/O69F4xJfjdRk
iR18kWkNFEV6NvW1bpKnxaUxEqGs3UrM98xKv7ijWK0fTRndgc9/TioVA3pYKi9mltKxY3Pq5ll5
ILP2EnQHJGAW/rF+JNIsTVwR6MrtS0FR89KOb3kZu7corNrHF7MWWqppHDZixTFv5cI4zcz5TgC1
hutS9n61SKNspgAA8xKFuvmdb58JxLEOLkHnYt6dxJFnlpPpc8pVdh4s3kvQZIEFOEUVFUTC4lXY
kw6mKXvbRafMGB0UBc69DhsUa+bTuN/ve6f02+vXTO388mcaCX9lSjCwXw1U4NZYw0pFTHpYigl3
v9MzAPAJ04AL3EWztBMTmJPfpm7Clse+3PmVv5GNcB4Q/Q9wHHbTzwXQIYjAPULoq3+FP2hwkWJG
RoHk5Q1KpyEjf9Z0EMfUmeH45M/GR9gDMajpl12nMKHjpJZzlerd89U72NOgSok2adD7svJyqNxv
C6RqjMIj6OwcOn9fngAB0cP4n2l9+soIKeZzUsshOTEigzYA+u2Jt2tvSZkgPEaNBj3dN52nKMp9
FOXFFOel+MWh8EX5LXBK3xJBsQyhKPLtaetf08Tjhr77BHVqEmfQXmcu55l3AqSe2HM1iKIiHNkZ
8EpPwSlEN+li7KvBl3V7Mm772aoJAnyL0NxyelWlWfPRKNskE/tZ9aeaYKo7NGM/ElLiLLi6tpDc
eJkjG4pwrp9vGABaZtiYL1xxyIFAfM3f8UgSnCbLHfL/dTOUIfj8IoooVCFuR4+6WXfO3ZiduIp8
3LouZnWPe/GJXb9l9Q9qzaWfivbDVI4xMuZo9uyndyjz6yO4m5YZ/O7n/zcA+D7J3HMHfff9KS+a
fqMGOQ4KuUTi70mr9e2+/kquVLmU5RR+02sfmxAt6ep75WWFt+UE89duE1tvHwwZumXqFifLhnAU
5C8tJ+x8e7SutckySATXBIywLDmETMuP4TeGRTqZPEN8YT8QV8kMyeWVxXWpblEKda3UU/PHC0nm
PIn2KNgc+x+F04cWsLYso5saVIf181OSGHVNswB69db2+7pHAlaNhsdU6x2SUjTstl/FamZQowWT
8u6G6hbvTQYVZWE3j2f63c2Kh9XH7svhfDSnXSxLlGPN2zDER5D1RPe5xPffLsYdjhXqZBRR5A0P
bKogYcgJ6+Om97zs5c0kADHc9+SZllhAAkacVyvwB4+XMo2GY7HDVRkeFFtdyXx6IaKsABIWvueJ
k4Syp76sMdJ2+e41QUg0kvOu6cMiqgNk9e9vn/3DWqsq8fpWICw8dwr6Y5g2ia0L/7IDKg4ZLrAH
4SXHn0HknfuS/2fOfE7phu+KmHRXk+KS5zpu8RIzaAAW8M08gsGwQ58k9DAlfqB5IP4d2Cg3CpKW
spzVbgiFnGtklj4yA9Pdf1+46tE2LLdZHSyysVtkY7dGkjQwaR50TaMPQuOvCPymft13Ur349V9n
d2aSKJX8xojeClTsaU9k4SRk3gZHWKdJuD2SjpwpWRCdU3kgn9YQws0miTMIbjyRX78ro4CqONQa
rAiRFP33nfaRHa5fm4nA8X/UnR3LM5vBjycWSnBRzqtbloKkfnD+r539W/bsypVrW7lGOPZvu/L/
eQipvhuKrfs/ka4E39stbMFdgC/8HUKrfHpOY+jZ9ZH8ScpxO4pRcRQZo1vrLedtAOZcri+jP30w
OJqEzpHKPpvp3E10BCn3+9UEAMyM698OXMtj6J0w/AFGcljnO1VhRaojiMd9kefDH08ukpCV5ITh
u0ZRURPnO3amdcUMAFo23uH8FnWlgwRuj74aQ6u5vv91rGi+gs8CHTMGoCEVQimit/uRBCpYUP9X
UmqIejiSsD/pMa+hX8gyMV24ShUaFY9tkQ/XKtF7q0phmE+t4GvdzjtwBLyN+q7faWMgr1RVQpH9
M/Q13vTLiFCzaIsz/j4I6c1rLmsBg9MqA9fGee9uN7mAuRNCkwSmuAyM7pXMut4KfsetXOOJEY+x
EdzSnp72OOg25QIvzsg9KwF17QiiuQk76XGodogxokZLU+HHrVcGK5HmarUz82rkNIWvSDCtMRvC
5REjPh2wJqOX8nnSNRPBoMj60mZDq2yvrLTyKk+iUuKf/0CNdOHYoahlQAnZUDxPGxl93qHA2vu2
d41ybhGBHeIS5reI7dxsctTVjaZzR5+/a3r3CcEWwLmf715+ROxf9ysYRZI54Vt54cwLMX0Vw5IJ
ygB1hfA9ZyEVXMFJg3iCbWXufqQhMiDm6tlA3VgKOx/Gf10hj8pD5iCPMtQyu9xj51DI4aNpvhqr
xm/CffsZekPMKo+VoZnUwiR6YYYQdMIgcWDYrO1OsH1g35XlKpTv0pobQ7tZe5JEEZ0kx2zhlODX
CFF68K9f516+xBipaySvRayHzOFVeZot0vTeLAEDn33BSH4UkAugS176rmGDgvrmN4iX/puIZdv1
PY0OGHo0EZdQ0Ww3HsrKbQjXEO/wOjFQiTt5aRzhGFUh44fkCwKFvmPZRl7YWq0RrwMo2dQWTdpa
Y82nj41Bye3PH67aZs2FbmxCo+SNkW/xZjbzGpQ/FjWCyzezaZjabaV/W8jOzBIDbcruBdOf+tkh
YHAGRuLjSV3i/TBxN5LR23FOOfn59JtZ6KY19dw6yC+oCS/E2ic9x3tVzkWoBdE+5wdDVNoqwDH6
7xB50CyEDuqMph6IcbavB3gBD65ZjwEoJSC09qaKCgqu81k7h6aygk8Onod2oN/AZnWAEi4lWoRY
EE3LFvs0kwGnRaV5RyQTNIz6qXMHF5TSxYzbVkMWHZe289frsNbaxDaFNprPB/1Jt6RMiCKoZGZp
2FiZLVfx1p5QprCvUuQ7dDo3SqK73TuecX1P1x03G+tagLbdHhwnDZxyj6fqGQLn5/hZNym4/rjy
CRIIVIzz8NLhYMFfPVgB2Pcq2xuU5yzYkuvouqtznsTpTKhRA225tBuLTjiflzkdxf6kCUs8KSLr
17DHCtUX0obQtoGJrgEnWSydbSPWpRagZBhXLU8BSyrWjn+6GYSANPCDqLzudi4daF22v81yHxSE
2VxqxLZEY61GzK91sWnKWeHseO4OolK6dzLLPnbwxgFCm3d6b+r6JMHZFFxw5IJkVRWZa8Af83Sx
i9t81FEDD+N+33YYdb6sLpsBM4QDENm273QVOYcGf1JKtpdzCOBRNkcclOv+rydElWeZ0rSYwoTE
a2tzaH1PoKC0LD1QBUYJi9BH7EHYGroFhBTNVonvQQcNoSmkTUgkVtuRA4uHseYRGrzkA2dtgeAO
pTDQG5QghEnze6MYXZ5edAXuz4DSKtV8MX5c0ZyK7G98oOwN9Z9IEH+LGRNxwV/FxaLD+JlP/X8b
d2bNWQYWGyhLtcMDGHuANCWxo9+5okKlNqKp4cyW+FUME8HrN1WJ0cS7DkisLwnbTwcIE2XniXuJ
UUjH9vPAkM8pnOKWb8LcEQoESXtAoVbqF04xBix+pVfstXr82x97ZONcV/BIZVpsW/IgUrRFLqHy
RE9PMx67q5pYAeoW1ixI+87KFwe0Vm5nimX+539vp9seTzZxcp+mYKptAdH99LnrM1vxC8GP/9yw
TA4Ue/+t0y1RbU1YayqZom2vLPgkfPEuWEJlBuiQRKleh1nMKzKEkPVDoTXlL3p6KAsaWqKnxwz3
+/Z2WJUbMjPWL+qaAHZVlN8jE3Pw6ROjudJDrj55T0gKcP1TtOLkJG65RKf0geN27QkVfmzpRFw+
DcuTOLQcPF99DmZVVx8/LbVuYe18gmurpXXhNlDWI5bFlIRDPquSXP/WMMbSyAhnWGsXgqXY+o8O
glkw6A6yVQ5qQyLEergtM2l9jRZjcbcbC2Hyy2tW1KJnBfaU+gWBq2j/kvlzfSzevAW6h1WMH5eS
n0oT6+b1lj+fpqa47Dd94S9pr3HK5DY0r3Tl1eEpZJPs/ySMFcLcrKn73iy8jWZcGD2xzcpiXI7B
sq/3tH2NMA4EvH2SoQZ7oYeNn0nVDkVC/3i8cTVMSYgr3e6LAl+4Hqpcffx2UNROhFiPkwdJ57iI
fdS6R1ols49YF6yq+o8U+j2zZl2yq64VOCXTT/5VNOAwNBYeoe1anfiO8xt3S9pPU0w1YlFCIueW
WD5NxueTGZ6CuMNKio6wrhRyS9YOQ1x2QEipQAPXgYIOmnWP+6B8+EG/tsb8aj9a15uRYbhmjp5u
0jMWHvViyimRK7IdCIbcdszWrmyWz+ZYnfM+todhU5Gqady9UB9ishEfcli+RCLamgrMKyyixk9T
aeegWq1WZyhcyHOTDp4PC12QaSox2cWEf7Sg07m+rIAhaA6pZ4cK5oB53nU/9YGFo9nwUpjyGzbh
3Njyd9di2GwACZk/L2w36I0YQxo9AWjUXPCefBuPteX9O2IMILaMkpjm54CGbjIHw0CZWcFzPjZF
RIjzLcwsUqha5Wkay8IY9EEzBOsgv3xMG45bWmY+6EocuAGny4oM3S8feBMsAg5al2E0aLQFrLZS
A33ErGFZcoAv6WTw+T4/lMNZuFiXs8FNR8+7qDDe9Xy4cJvjzevwYR0yugnVDxZH/OuG+DwodQEB
s0w0qvK1RoVSqqsSkKWbqcxZbWvV38JrgZxD6vYKZ+CytSi4y6RxTRqpLCvXwE2sOndj+bL7cwJF
28ieB9duX0h847Y6i+5qIgLDuj6kNaIllDjDcA1jn+i7qf/ay8dQDVS2Ue87lpGU4k6d5hzOcFdO
yD9yj9iPR2WR43jJ7JQ5tEeOG9vimlRdFdGd8QDRBjFNVKCqaFfnQDoGvxjSbrQinZC3pvgOE4Jz
qX9lcs8ErS8hIhbO3SIIXV5RO5rYKQqQKpOoQ3rIJlO8tAt1naxzZfW0/HFEHyoUMwR5YCgduc2j
JmqMDMkYg/6IQIeVv+xqXKMear2QHw++CT3FBdEFF0Ud7OHWr8gW9ePlcZfUBfpkZ7AidCW+u8d5
pxneWyOwqy/7aWVbYk1+tY8JgtLlD4qQV4Yh3PIn0U4qa6W9LgID/YpXmYsfPJ3HuXidxfz0fuye
hGoiOZ/bvdJOxoSz95akk0nzihwQzsj+SCxFi5Y15VOPK3xWiAli0BbMXwzAc6ZWrMYHizGiOPT5
TxpnptbcHONtEQ0lKtjKrRHBP9MbVliQiS7qPnjP+wKgkxUbM3BZ5lxwpmzT1iUlkGAuxZnt49DD
Fm/HLXEv3P1wGYKUqqog1xMWZ78KUU2VKG9JoIkSpUe5SdnErma5yNT8pleq50WBApf6YeV9pji6
Rin9VAqXV+hxv/iQgzRCnS1Ln/TX7YBDT+yU6mRkBU1Bkm/yFlSsNlWfeMWUo+SuWXE79MVNQr1N
K4cpv5gzsUHV7GD3c0lu0yA62suIo8dpAYxfLZL5NKXk1wWuUE7rrNpsPcl1FWdxLEMDYMT1iGlB
13a8DvmJm+K1M5t/ZTe8qSfN8iyOISJW1CZ/a7hiU5M/fUQZ7ZJ2U7srBcTFerQMBwNolawvclvy
M/7QvJkk7qr9i8lV38zeoKBq4WZrDENqQsIt0JBPX8Z7e+R4pNvlQ0iu8hDYR5v5ffpTIAnBS1Ph
ZWzDz2DG+g7lQHU72uLg2LN3HRVnHukS1pDMYTvJU/7eLi6WUpYhIWMsh9/fOeubFhEKopY7V7bS
zAy8CPTrkAjQrbYTkOa7LdUvoF+HZyQM16oYcnjT0LcKW6hpSXfJrUj25KXZAVQiNl++JF59GH4Z
1vVh/w30KgnHyMq4ytxPQ2Q+xrCrQa/hnKokH83X6tnHd/a+4/pw9hrqCljx7dUoVgCWO/A60RL2
NbqTs7ym/BbV69e7bnuobuG5ktUVf1VB+cn6/PP1zwcZvX06xIG0BWD9aJVRxcGMH/tI8ENax3Bs
3YEC3S+4jPe4h+BWfSADOwq62nfUhaSvkvGvhmAT94aTPpDHZAKT6J0SK/wHoeYg22H0dqk+XBfQ
XLtqHmDefjn+bMr8BSoPcZttXK7oSxwQWdvpMp1qTZD1qDm6Dz1V06duPRv5kbjCVKop9RHe9RfN
xs3/+D0hHRta7YpLV1So/2eFupl0haL1jA1O6YJnOnLM51WkB1ootf27XABN9lN2p8kmCnDZFAw0
SuXdTcnikXRKpm0yQ5Qnp7m2N9rmX+0UvC8a6VQyfLijlb9WKHengqgIfVqEtqVx8p6c9auOAJ5a
6g1kpwRvPLi1NqU2hiZ/J3BErhuyoQCMlkD+g40gEIqMMy5Oex4eg70+r0A5XFZHpM0Yc/7rQwDC
5wz6E7DDtXtrNtvcozkPkuPPTgbWu8knBdFA/3ESGdXlU6QCOY6OKB46004wbDxgMjU9Tgr2rjRT
kBj0SGZAsEN1MkPYsmZJMZMq4MP4/lcdfkpVSswYHLUrh+WNY6apdHq44hU+gTAisEQLQiDsyRNz
+W7LX8oYhRX7MguP84Yz8DBALg7rMrk7bi7DRkQzcHK+DJ7UALL87YCTRicBesfrj1PKeVz7VHgt
pos2qj0QrQCFDCkJetlM9OQw+Y38IsRGSK8DB+KuM+JrNmRpWTEYaAsw7joAzTOeaCYb37MbxaYz
2XVhujhzeoGqRFxe52ZTqHhvTW9EqGZED+ZvW+UPL3hP3VpT4lHWpIweR98IYd/WoZdn/wXbePpB
rW+1NTnp57zYEU6j9NfAPg9g7eD4dLv5HC4N2AKqRzmKP3Ji2MY6Hlr9sLuWlKsmgGDxRF1MsT2j
pVBP8smD1D9sxi06zqDaqoPGt0eBvRS8oD55O05VOyzeqVSY5cQTDJy7b9DWOIiCr7UGnlvM+CmG
t0TkkCqQBv34rdA3oAjWKfJhwFS0PzniSy5PxnukPEkOtW8C61S0q6s/RlzozEpGe0ZbbjEXduVG
H8N2mW0J1bjWDZAdDxwKHZf5FtLJqji6RvVXeqy/TaaZLkQUwCCvkDyJjElB8AMrBNXD/GIH2tHV
uuimnkuis2MeIQXCky4yoYqoogkZtKyWB4Ez1PpRS+SiVTMvihqmP2dt/T9s1r/Hy7n7Ofv29PUr
1ZzssucYXgXy2gIpHWp3ArtCP7EKPsQKGeHzm4va1h7uqkYiQ0Y62XTMD5I2TZ9AS5Xs4/H4+zl8
LTMc/LOsAOXjSID3fWd3IGZw81FiygoPqY7AaXbLcNYL3vWf9/mvVw1qmNipEimYsjw+Z74iPwtJ
B9VtJepkCXY0rMDoX7fLb0Xrk4dd+ouwzCVVDAzLEWSLK/7qe4jWLg3ZjEcQovY4wUE1NbOIBUVg
D+Kjd8noPTvAJ2Qe+GbWAzLAarbZaBzTBwAybkYVySawAa+ZV4De7fO7h6v5GPq0kn2wlhPRI9zr
W4DdD5sFnWxVbxI8NrxuIwGqn78NGHlTAyHsxQA0sXvdbXXLHgAS9RJLt+d0DwOEey2pJ8RbGiRX
QTpUtBJwVxonK3pmNo54oWulu5ZHzuXXbafnlnJ2yv93+SCgD3D0BcWm8Deed/A/wzJLg3Hl4a9B
5KKFiY44kfaugRfeMr56/sDM+P/SwIJwJJEfNbq/AM96dJ1Nl2ssn3n2yzL7XuEaXI3JUwBCypD6
4FWIoBNgfNH20sRAisf2b291/Fl/XOCWgOsgaScenP+z7gjByBIVR6vmG9vVeKvo0/pF40mnuYEg
7dxdhy9GCjk4PVepRue5/ZkSVIrFRRLn+uRs9MvH+0sQlJMVNh4xiH/I+1d6cDbEK9vP7nsIhYNX
9F4VuGEH8csHX8kjfOujzgNDOYbbe3ponNiaU8zYxLF1JxLrEEjfzXjRyoS77vFVnk3Yf6ANFlHe
isb5jHIC6hy3Q49gn5geekglqE9GRy9uc/bi1KXzj1EixYtIbvpBcsqaGOjhdxgP/pFkaA9kJxIw
Knw7NwRr3FsvwejrD00xUE2BWiTLt45gp2j2juW3LrCMwnZJE/wX7PjsK2eD3XR2wmezabmB02tq
OGD8iqhKTzvVzGy8MNmdVytFHCSefcqewB+Nnv6L8IF8RwpH5mWvFeMdBWeghhRlPCgu53YUjOLd
E7MKmMrpT3iSqXhJXcVOlsFU7OEiWjc6VnFnJ6M4rwueojKUeuspAm7Yd604BwsuO28nZHGntNnY
LnUcgLdBfRbcKDj3LSh4fai/Q0MNqcVpy4jMOgUpQEQb2qOyvr5I+2S7u5hFhs4uyjVNztQL9uWX
b6BlaNe0MUuJeFhaFdxnysoVCMczPRLIInTl39VQdQRvmZxgO7DU0D7Uh6ijrh8llHtXife2dHS4
8/sYf2vFDo31BLwFYRb63eSAmFb3CNlff91fVO40vK675lvYJD1prCfUX43OhM790uxQl+KppJZL
ljuOjLae3IrPXcnvb/4mr7kwytSV7yG/Q/TtQWI4gnLkL8yRUCzecLtFABB05WLuwf4OaJhq5LmO
u3OOXmPRYH0yDoUwD955HN2w6Twt3K69yjHMNTT3Pm8M5YiunXwyU1Ar/GNA5FzWXKGn8ahzjMp6
ywobqGw/akVT/cDbHLmeQJmSQVEY1qpv7EnNa15Ib04kOX3J0B3v7iix//e9DizBRmXE6RWxYapg
Y793T/r9sl0wug4HdPzvVva4tBLcP95HwUHbri9+X5DGK+KhttBLi8yB+L3n+K8nCU62N7/lEAuN
XHu5AfNKt6iDCXdkG/pBKMFQ5JO/UjtycrjkKL+Y2VOgctaKD5UY8MxwrrK4vX7p/U6UHbR3gRu3
Jr7DytSWGSXkBhrnRWe4m8tHXIwhpPF2m03D9tfi32LwkbxvCHD/h+idjW+mkfuuo+fTzWXxafgD
cgt1OjWQN9fp0QwnwxC3j4sk/wJXyCtdMtyj1bsslWiwhNrxdsGZzV5Mr9YzIZxO6XMLGF67cMnF
I2q8+qWap587481lhds6c7aaVNG/hme26dKNIfwiXjRPJTUXRccidlE0ZJxP2iBrW5TfxC3M6CPv
jGx4TUGPS9Y0+eOvFLLHKKeC3Tarju0E6fh20quOKpNaEjipFpNHGZwQwbtoue060amNMdWO/QUb
nVB/b6M8sFWPHOUEEFO7qX+qKnTn6khQBawQAJJahK4dUjVv6uv6cx9Mo+BYIAh/N3fHdb/BTZyy
WrCxc+PgtE4mtkEvkLZr0ocjOELkgi0jR925hVJrZaHjI3dcAEMqAaRNbZx1ErbI3aopcr3RZxkN
TnFyLUrfjN+WGjp/NilGNDKOHVNTNjuP2qOjIf8Nim96NBB1MYxucZb/QMZEl48tWmOzsTYevPIf
UGeBwYJHuAFZa6jrn8dmBdS9MjLvsyJXPun0pd1NgLOQOFQm3WrX+mF2xQyGzhyo3A3KRwvjqjwt
FL2MPA1q3kFs0lIrYZQtOEzieRYOr6CP/CosAXjZoSlqIjVdC71hfs18Q0w/QHr838CEp/eN7bgL
vQQAH7z+Rc42Q3FL2F31w3IF5rzJp99NykLGXKz6fFNTPirCUSs7eFw1PQGsDev7yaJCTLZ/9g4n
kopu+pjI6hgYJwTwwP7TLcOwhm+ru783rAKA0WK+vjIat4Er2V3aed2cu/RuaO2SKNttHcmVoMNw
IMZKCqrf9Vg42Gog9LazUXg0c8GbESkzR5YsHy5Ii3Pplf/KJFwBKUA/0bzDlnAB/MUiRS3VuojU
+LNgNTCc8p3nSoMPWRnGRPPYkO1C8WeGlsqXmJ4KkHX69kt3gCYOCPDjDZa+Ovczx8ojQe3XLTHb
+ZjuMMAeTDwGpcoLwlSElsA+DCFMtMglFVNIYr8FBzZgaoKlqd7s+P4OFlvjqHr1C6QfX6KHCpRB
/SJqUrlV/bpOHR8WZxFPFPU2mOergQ8PB8C7b0/SUcyGOo5RSWzYF8eSKxjq7dSMNvUU33+J09Vw
DSyhK7Q9zitriDpVflKJGn/1HnIKG3NdD1jc1NgCpf9yQisCTz4jUEE0Fhsp/wxeAHw3tQZH1FYA
TBB9Eyh0yKmogEJogKSwIkhWmeQ7Psdu6na0GJrVl0/2MwI9N9fwTmiUIfjAvIAw5+bbar4mJCPF
JpV4Y5/cjLFQNc1YlEVz8XIORtgo8O7qbkoXZ0P0H6McJAwMaJu3E7eqQd6zljhi5JLPGMYALX2X
FbtmVoPfJeJlTYR6Ka6QkhpaPb8V4Dmmqs1nPOtTwUDT0+u0lLH6hTQj/hFRCNpbkvHrqciTtCwV
BTOo1mj7FsvAWlSbnGU8E1W2ZaLt0QcfueOe8L6zkM9Ojr0IRCQkALa5gsZh4dLw9UZbjpw+0O4b
WutkjD3zFdxuR56pFj7IvO7QCRiPDqi3qUjtSbx5WxCJ94x5u7xmqsDcuZau6+07LMXu7PWcazS/
MeUMzPVNaY3mGWquwfryMCnKqnf9JuoZykSzK7U2fOWUhwWf1Eu4MiV5aDVqAxkbIi/bnxOxvSIj
9WodvaowbNQCX+EA0kwAYruN+sWfCKf5DNt38WkrFLqizuEi+RoBuAXAT9+6KlDMoS1DsGl7x8V9
6KGsb5p8DfO0YT0QLnbkFChjN/inbsYIOXR8KDaZLy8I3EqBSeeGnqXemOttkrkWcXlzeKDWcOPP
uOg5IW1Qu16AttoSsCK0tbf5+4r2DT52rxIpCZP+k8bzuehZIlj1DQaW3KEdCDP+JzsJcn3jjA6l
whWAAumluNVwL8ZKhf+KtPEGFjv9IUezRDxa02nU4WzKQ6Hli4eeVppkBG/GDECDb4Ubd11l1Si+
Nqtbx031rzDhrGDN6QO/LeVYl5bLE6kTbWtciQM1M32U8fs1OItayn7dRI8GRioo9ocCIDiT819Q
8vAoDP4+fZG4RoVULq+dW1ny3PBmPotiF+ULG5o0Tod0VdFx9OqnZevp3T/Aeimu9gfwG5Ue0Xqo
KfZUZ4VN/4laAnQS6EE6E3jmLzoI/Nlpbzt2cbtrVW45jisqFnlhxswhSUprP+FNuzgWHsMKX5XT
pKwZJKVvR+6n3DKziqKsbSOTq9El2tZzXu9PHK4L/h3BQCRp3B3Wai6anzzx0aaI0ltdXd3YaeA4
MDjGPfWUKBrV+ZnSwX8m2zvFaYaLDSEUK/MqnYGo7obGt17vpphj48iWuJQXt0CKkDlCQEDpgE1Z
RH4xDVW5/15cLFpiR7SCNG3yieRY+5Ssl8xPTJ2fE/CzLPS3ukfinPqkcppclwZ6tqQm6kkKdaJJ
MPFgWQ4J495u1HnebEZi+8pcBgRWF3pL03ILMinSTyQ6X4Lz+o/viGOuiZaLf6NSOlxUkMWKhtHV
hk0OoC4fTRavml0/MgUp50naGPBWs3BV3kI1YIVdhz2sc71auJJFDmoCLLHRKPrhF9866stMT5cR
+WoDaNEcoWLZREeZyqIOb1NbMjDwHThYfS5tPZx7MP+afTya9OVZzzzWYFSVYbEPwW04IcOmzsu1
U3dCacwFigYZHQV1ZNUo/68lYEvQWiniUAnNMeULdKCPWAs2tgW/eu3iUieR6FWSByrr5RdYlLPu
8du92KE0s8SYGcnOOCD+4gxB8JgJyZJfl7mc8mKAeg4CB7ezCXT8wt6t6uGoZAMzMsBjfnKs4Z6D
QhW40W8tBwQwIidThTR23OVqg8jVApPVpog7t/C9YBw7OmdBDW6mzFEupCRRcDgzx4JxDLjpravX
2TuYaAgenAfnWyroiflpNrNEgrVfdVh/kZCBgJYIQS97hCx8AMmGyZheZmjsraUrhX9SVnK6Xbth
48SozWy5YR8abuGikIYXFYaICl8CivZSz9HLsCeThtn976mB0KBmAV2tJxl00fw5/HkGc/yNIyQ5
Bxr9rkEFXHbaZlAP7dVUDN3Fl+UNdA7a5rXox8TNwuPbkyPorADHp4y7rc9mewX4wXf9Qq4MlnVE
fpchpBs+UYGV7lnaEHjklTA2xNqoPO2FLIQyywMhYGM4rTR7WGP7NTU1do7VIsRarj9j/OQCUUcS
fHwx9hDysQ50qPjzA9EISX65g2tKLnylu8ToEScGMgfnknj222lwjvdy6pXXIxKuiUBXhQcloyyc
HPzYcl4LqEJ4A8F+2ro45X8LByUAnVMNDt0ajUI7SS6AYgz/SHfDiLlZWsbYm5cvOPtKCatanxj+
SYU9t8A4ATxMmmUWZv04ajU3M52E/lUJQ6BQ6H1m4klN6L/SqKOvDFBBKOqlQ7m/mtSezOea8Ne8
mCuax2EQJmBmMzXHYtMY9BApLCkmDk8QWSFPlHTg594UD3nhO90eiTd+XUZNW4FBH3jlPH8v2P3z
ec8T876O/+C6MwpZFk2QcBCIsrAD/qMrjikFblas/iL2veQRvbKJ8TaEpCc2nzQZtWQ9gHlzSDR1
NCrb9ohUGiscTIjcxovxEC5GTiSsdxnlsT7gDGi7k2bkX+XwcpqoIk+JNvDF8MAYMs9RzFLAFS21
0wYKhafyUN1CppjjqYD+8Q+Gjwg7Kpaqx0X+E6hLhSg4Qt+JjIDTOCUacgRHidF/2VoGp+gJggRl
FlF0XSU0HOe2NNHTutegOldm9/cTg0TIVJHtf3pP8rmh2UK+UcEeyWmWYISDDIoPRf+5r9nHzHBO
uaJcUix5IK+Voc9htNZVZgoewE0wr/2Hqw4usvmeOQqz39CqCYgu53SnfyDO76qed77FuTEprJvs
FW+263vgSTeV1FIDAJdi9OhihBQ19sYh+2k41ARCTewQ4+lJFwY80FSz4BwCSaxQoIn5g0mpXvUN
uWFIN79/wNG71tGy6PGY6/Z2DncUR3o2KtBuKa2SoeBFDqND0T8ZUObJuZhXvoNCLIjTtedkhIG/
yydrRUDPHTTPq62u1NlbFjyW2QohmhfbXL4yJ4l1Tpp8Hi/C7XZ3ByuejycvHZFr78ZSz/RlWzYu
2VBHlODojbu0aj/zwZJGZ/ujM6psw6LoVAViDCy7o4gjYxQRXUCgSwujxsrNGGYZNP1zOc6VAPV3
mVB8Q8fl5rTylNy2nEdun31VD/6gO+XAVY1LPwjLwhkrZ90HdvxOYqY+IYBvFHChkKbPiF/ZhkE8
2qHLupUUo4rpRqnl5BldNxFpD1fojcdtW9A8zLVOruHIOdv8TXtnMgw354Z4aQ6p/Wsg00xTEuur
8i6+q5vUbcs7RWZ0P/TeUXN1YyFKNIocPFIE8RvjcIfQPe9q/58AykUngiRLo+MPKkRMNymsnoY6
4b92Az8b3lgU0sylx1vCaoGWXtmhI0Xy3RgyHmGOKa6BR5wji5boOTF5R+627voy537XXy0ijmlG
A6cxCZzswO4p/4URVwvosnm8Jqz+Z5JwQmcs0x/kofRQgmymacxE8NuSsshk4C5FHp9EhYxZvScf
KSweQ4W50p+md4HYB4QpFky5nPUIe2sj2+lucWgZNWzWEy2ONm/aRq7n1taq9LlZtVn78JUy6Fqv
mErfB0sGbCytK9gd1N1dtXCniYuLrT5CyxxsvJsw0O3iPm0VwgNgL5jI5eJ4SkrKu3OK/h9rh+Jp
8uV1NpvRvn9SGFURwAtGoWDGj/Bk7Buzg+40N6iJpa5iwu7ojt/h3+sINAp6FjLfX8UM6JvDsurQ
pEOM3xoI1s24ExtkkZ4PQyC24FVstBDazwo8FWygbt0sunFH/Adlf/+t7EBhJi8aGk8Cmst3bhYi
Vf0xiLMC+Yj1aIJnlYfmkIicAqYQNvunqiAMC3P6E4ui7eEjHPjrinwclNqD+QR+L7S4AaeyVQqV
zEC5TkI5fdSmsrA/Wh9lelTsuQHlg2epo9UiHrlrEm/5iZ8UpM4ys1J17fCuM3L6bhU4lwt5k2bT
C3hS4ENLnmkBV5PxdxazFFEBA5zjGMc0jUpoNJAUbw3nnlHnVZiudgwJrpmTmKsQBIO8ZLqZX9EI
fvMNGYvRRHbJLP7CyZTAIhtZvTvH8HvdxXL1pUjSYD2hVPk7wqe3SMNx2yeOLfEZFXlEJgbt00Zn
a+Xo7FPpTkI2BzGa2A2Tw1wHrlkZACzkvvjkYalGYm/zybzcFANNpqqIEdAXxtIhnQxZBnN1vlQH
l9L8I9DmaCDbbvHUHeKMqJqMtI5yTqWWuLE71Q+xbVG6QEmtP8XQ2wO8G1TNNMST5eKC3qFKjKgR
IdyQvO0CBgMV41wugtSQtJdTBdDKJaNDIItg8TAvGHzMwg9tVruIYzpbmdpLmvZKssBTxGvk+w/h
rffKMR6ty28s20GA5zhclJP3O6MkamkmL1wHtxDvzidEKNbOUD7Zcc4eRQA1Gtai2rojcwiM21rB
g0hgPSbfFiVfUweG+LgkeVmdqDeWg2eIKXj6KxfFRO6k9NqPT2VcXPAsoGdMkCfY91T6zEiaZ7Uv
ZG//c3tELr9VtdMWx3El1J4PL/KVdUJZTo2V6d0vNwLYUy9cIBhkSrNlmAQ1bKXlzZew26Xze19g
XLtAEU/05gvNTAb4Bo97ZqoaHIXZoC8OwMyUHVOSJz9rjApAZ6yGKGPi/kjbn5qL9e4JHKyvXCyJ
ky81P0OpFnDz4qQB4ZbIkwyx1mPagpLlUHlqahCkD7Xtux/Umwb0LhxzocLCbPJOqVyTc/jN4Kkj
NQeLmP04ETQUgI+kRXT8RymLPutcisyMFQ9uDuJYbZVAhpAqMfNIRdw7T7xNVvHknctcFJmiGWfI
TjthaSGAUwiPPUAHbLANsJ7TP2kKpz+b8N48w33mzYmzpKtNm/pnTgTjY61HEcAbfw/hMmxScwFE
gvui5EcK7YuKAACZ5Gr+Hg8T/VTSvSStPN9ax2cJbNsFSKASp/LA3nBIUMxc1cULBCeUXMkRitwy
FNMQM58r+xO3cycZE0Cf3dDv8IvzGIGRnKaOx5H2b7bPUt5P/myhXFWO85bDO1S2kBabggChAuUW
lEny6FmjXk0Bb5M3FeOmoGfMivmGiOVJpaQ7XEEjPhiQBkNUoHoqRs4EMwrTekEaL+7NCMM2WfjG
vb7f2k0EvF5jQrmJKScXo877akX+6l8KphcbZNzDpzY0ZAd7/jgc094sBQBOJEaBPK7huFb61L0o
lqddfy/kCmXHltDKhtYtdFmsbOwO8mM84QE+6oXYwvmgl08fU9SBYCySEziPJKjkCLG70vCk6izq
xai1k+2dCI8W9kqZ+bE82SzREy2GZmyGaSd0JnYb56IQF4V6JXC8Jx0DK5mwN0xnKP37TUTF08mI
Fs5WXDZVH+Jwu9YOun0xVDjSyfAcagM4uaEw8smhjXGLbilbAzO0o+Kpyw7JTRdD1x1uqkTiXzD4
3wDQhr0X95pkdGdPD+q4pOaZTNnaQzjY7diLImXkkHQADINDEYjCFI9eZln/HpQDcsu+qly+mbX1
XABKlIOHGiqOPgf/l/rd2LXsehaNX4UdxQvab5rey/LDh+dvbBcobZUw0D476UKyLoDFpOr7+3hY
c6dnpGf90NJVf392te6UiwXfkcl9XbAWWXwGoC7keBU8HuyQE0m+M1Uoy4woTk3o4rBsXoIUh9GS
IkdR5kTvdmzv21K3z0VWVoneLJDNZYfvovBXHcex/qYGMKkP5DWwj3i0KUN21fMWcDAzFwGqC3rW
4OpkJYcaYGvCi6f7nDEZlL1UHpO1L4kfXdkBUN5NYgnm8UD4A+O4qMbKJlu8kv2BHMvMlhOV7I7p
4qS367Wd1r9PLQJY9lfSOc8drSN5LGpnWbBRvS2w6iLMd5cAqw/Jb2AVvxlisP5IRkwBHPvBTqiN
7VEDyT8l6y605Hq+V3tWHGklVlLC5ZVfkNHubfg2JT6gzzJw7MQcH5A4xryNa5XtBuy44zNV1J6L
TT9i3Gn/OkmkgqBjMzzcQ8zGRlJ4LNvgyRqu7Qhv5UjHujweR88f52N/nvx3Y7LyjmEMZ+w4wr/R
G69T6FUzCTblnraXKVbZvEcqfP8JC3fJ/9BGsmKCLnbl5qawnGCERHIv7f8iumhJSomsmkAXQ3KD
54KS8LG5iRcNkO5+3BF7sOJWuTOnuCIAou2uI9YdYnJpgP+/2yvej2IsqQRmpMXKn6Pb2GOIxwy2
SsAAFgUQPFwNh6VeN0HJ3uG7IJ9pJaKHvg2Tu/VVs9OKri49zxekLLvhVZL35nMITjcakMhfK8oJ
esIhFxRUI1UDzMPOdcenar/q6v3B+181kk/Sk05WctKTipwEH5nIh9y7OfmIkAbe3FwDF7Q8zYiy
L15NL7dNAZIMnqR3926bxFg4iippvfyPWW8tC1hemnXofP6zJdkwIbpCPCjZbPubEhAwrQv46rRh
b4SnMrMImiGxr29/6D93urjvo+aeCi37S5Y1rcnMdaH0nPw/Vg9CAdWw+IYbIHawEOStLYK38icE
0OFJGzeguUprFM7jZjNx31/BOKH1pZ/w8GL4rM5MRdL//OGNAcw+BpSiCqT7T7tIP2OWCd13YLVc
+iTcHYPL0bhkT71F6DWkYnVoCdz0CIFlaB7ceHx3qEMBrh6GTMkLVM9tup4mDEY1vZjZGO7nT7+z
jq00enbacB0hvunhxWtyHrWNT7A5NTBSHIBqT85OdQSSM6mWuxgnykYvK34AhwogHck09VXaCmlz
KhRzKx3+bClOYXbIRT+89+O3fc1k8u1eWQtQevIRNQOBdpCeTiFoLpsLQxwz6P2uHe6Ik/IcLA08
7JTMggTfV+gLnpEyN7tYbmPlm56WLW0fSjg09zye7ojWbbvzWFuWxfKt9HZdW1mnvBfIkjYTinem
3yT171gCtmBdvj8roN1Z6r1MY5joYHtkJazrZqyzC+GVjHmM+8QMhAXWX25seD22qlzcN0ym9JvN
0G/hayrFksm+xKQ/0lUXyfDTdB7u/CGW0geX4/npHjZ4PBElCG/hX9wstGXtnOmcng+Deh39c5FL
S2t2KCeR+Gz+lRSid0CfA2ppJkEDRjmGkUHQMSWesjuo1y3n9SVK3xWW7JFcDJN5i/2FxghDtfY9
0rvl6HMkotfMsvqgFYMBzWi+OPiH8wIkpZ7WuR/CgpkJ5alHKImcga5S4rSpblWg0udro/kF7ukC
rzCVv2hvCpw8bIJpEHDqtSNdfCzicmeG+oJBgGhJTooWhkv47W/poe2i0SvOR0ZeqSh33cqdUtUQ
3jq/cMwmidIgwv3I8IgC8FGAxFa8flV3kT/E5jEwv3GKFDGmbsV64T6ggVTsVV+rAsWYqmxZR28T
95R0iFjTtIAYoayf6EHwnlfvIv6yShSOQaq7+wcyY+4AiodDfuFa2ByVm0hxQTOqAydV6H0fHRPm
trNJ9/cdAzE7NgLdUJbcOs6Jgq/aWAiFFRftMpxzeQxjdOp6EAzNHefjuR7FaEsaVQkjR6oZ2AlD
zEJ/OptESqVbWGOsCWiQ53zb2m5bBCNaJd8qYTcyB1GsTf8FPcN/LB7FIXD/sB2hqx8SAb40+Sij
0Xipr1/rU7DrsXOVtBsnhoEbfgnzZBKQQN5v5AhVCdZpbisw0CsiTgBnvQmP0CI5A47oSsW1usR8
rCJmx9mUPfTJMll06dIjsX+09B5T/XdT1SRUO0bobY5I+CZ4mJOAmjQj1Wq4ttr8M8g6YkoLr34L
BKKBYwFKSRRtYNL0OmDrC8x40HjErkfYjbecLTgtmXloAmjVPbzEludNAtipXBPGHX966ntRx20Y
2I1vgDGSqD0J2j6n19F5qWd/5RFrVJhEWUftGu8/uOFTQIs7BediU3jyjkn1Q51wdwG6tYc40QlD
Ts8Ro+4J0NyO0JlfHSmTj2Z+Ja6CrSJ9/xNetQvbYF0/ucwNRT74wCUaRNCwWo+fVu7vuLvl0jlj
GFLzfKuZZkp25NBDxYTcYdy4ZNGhri35egUb0e6HnTfcNUbosgdVSFO+wQ1akjwPnBLrG8w1XuWv
BfVQk1Xz1XjHESAliqfPLfw4YcaT40+0jnUCNK5DHn+SsLZGrhlIPbX+Bp388D4gqsNyf3rTShfy
ew1Jy5XGlLehJN+BKK9YKD/NOIBCgQnihNmD0wTMlB6ob0rid+/U+LXJdfyA81BtMknR0vFYZSIs
4d9fn9ivprTyfKtRhLqUQ8b7mx0jiL2a3/hkNRUw0LPUO9Na+2TyxLiDRu4r33B+ctpS39kTUXcw
jZcR4uft4/2H+z2xTTxh0BlP3Z4T3JTg0gxPwpu637yFSR7XSLQLfVuTNfa9q9wBcjZmrerbzAPP
yRoa0+P5VNx+daCDT+whPxb6DxsMxBeFZLzArJma6Z5bH8k/MdUXIxqzNQzXdz68eQwhxBohFnnS
sI1OgPVmPRbib8A9uEc/C625V24Dylk6naQjmriiM+X6Zh9pWR+M/c8AEHb1/R+V6qdO1jlNo4TC
jGLRlxPWmEP1fYQnuZ0JjrZmjBN7zPfmdqGeLWYh0TJHYymQrtUhqodWcT1jIAMsNNdeBVlMfbvE
kIX5OfSbxNPl+RwVux6gme89cYxuyhmi0ckY8T/Nh5xajhQV+Jh+QjBPy4eeQyB02lwondh/gpiS
M1C9fR5Y43FGv21WhrBoPvFDQB8btp5/n0WBMgagbDo2DkKFzFsSfZJI4Ka1GGTi5NJ712II91+P
C9848DiPQ7OLCMkLX12ZonAqr7Vv1yYgtnGSIOczO4fBtXsXdI6w0jqekcP/sgozAiqm2vsKObEG
2G8ui79xN2gSOoRaqsp7m86F+K1rnWBco43YQlbo6L17eAKwQQK+YjZNAqe5IVQGj/0dYjQsrUSP
k5f+DBe0PCKnM4IPIzSgIjAXPVty+CxNHdb+nykNmVtOycE+DQGgggcZ4at2vn4DyoPfOvWtEouJ
rgfCIWh+vuxKbO7Vuslbg0WNIwTJvApPwIfaQsJIcEyn6jGEjxefL77P7PKDU0B++iFif/dvcukx
qzQIqPupqi7JDvw2cY06jjsAkk+vuuhkkyp2Ib46ZO0HcfWKT4IUnqHl4QrI6PIZ9xsNXMLJOpoc
bjbmrc0c3axpa8WxmAEprEDlaXoKbRlzlmx5sHiKNSlmWqmIR19iSJkuQdESnB0RcuZdoOz2ASv8
lXFzRKRE2ynOQLpiDewXCkmwmvOzkMiiUB2A7i5/WqQZJu6Rk6hToDcOZRoKFdv1Y+DU5hohQCQq
tDyi8RwDRb3kgB0x78IHK2Mztwj6a9pDW0yXs+pEUkJMwa9UAaLum/kQ6gwoz9TJMABQF3Z9vju1
zI/TmI0caqzFiIBC6NOcOIslPgjAM5VBJaKL+oSugU/iUSN3zDDkaeYn2jmZfUnpuVdCOcX3hPj0
y4QC/QEtDjP3cQvNgXpNbhNoFMZTrzmTV47LOMjGu852oQQfAPSCaSFGeUmpTlR38nOFFgv4FROY
Qgvm9FNaladQyrLkTS754kGUjxQhmQaCGaSDXrY1lZhMzjrhjqEltI8r3eksD5kqdSq4F9jyd+zF
fsdzL5LiYAwpcIAOFqeOip83RT3N8HsWzsTKV/e08HVRnytlczIhXv5ApjiiTMpIAEkT/oqZR8IJ
VhCYJrRHCvNuQv2L5tdCAW9Usq1kujJM75SIV7Nq0/NfeTAEdrf5qrwBhL8yeBd0azHJ39XTCf+8
/qejrhtuJAr6Tk5FOTyZmSDIP/7NyOESREJVeKqOe3z6N+L2vK2kKcatjhk44ux5NWTl6ANPtWeM
kwXIEJ4qwyACfhrL5twnQ9Y/UezMRtzJYuWX2j4BSw/ZEB9EnL33E+sMhX14ITXR+3g3IrZ1hG8G
8H2S69FMOY/VbSdFZloZJwtYVpRJaqYnMgf2xs6J+/l6BVH/g7yTqHz8Sb0bOs4erbypDkoZS5J2
Ljw+5Yc7firOWU1Jqd5tGBu+JGqePN3RhFKRCAzVZEkPa1jP9dLaU/nQCy289TP0XLKadWYeCcCW
FFEpidpNfeRePIt/O8KCK1Bdc2jjcTvAJpMfnziUVRFbdwdBIMdKWjzOZeRIDVeKZdn44K2/LR67
pBd9ox7oRSkLGP+4Ug2lgehiXnjDRrztrmlUeV6otu5TcEsrTlJ7cUZ6PMNxGxC+z4MVpTGs5ifW
fdFjJTUdz6+2dDzADqN0AdkXU/pj1XrVgQOKApnEyyHbbgsqTYEhMNmpq8dsA8UhWjPNqa/f6Njc
FCwhejn23fT0LhTBZa5IksOC8R8nj5GgIte28rtnJknmdiOheA3mPTcroha1taVZRZ5KAfXVqkV4
Qnz2xdsgosHq4VQLa4ZXtcuVS0wznYab5xvg98FXQam4rx0xpxsMyKrmt+Bml/xZJWE+dpW1mzMQ
SMwsMyqyTsga2rBq+A4sPIubVSFR33DICx7UtY1ip17ogdZ8kUWfgFtQ17jJ6250x0Ms1+d5NBcO
kv6HAnv/QgIYMHZ5X9XSmhcglc0dEmhy31uHtHdCis633KTaerXLOnG16eGIquHm4vOwvlleSquj
tn6zQciRrIrSLC80iBmuRuJ+RZ65hfA8ZdftO8CpCVPCjWShlZrVIoUCipDf9xdhaP1VTgmHgWFe
rQeHcXZVvJ2m2pcDRKD357HyUEdl3mcb20JaE4vIO9NMj416wpYwiGn63Q6aLefhesCoVyr9KV9q
njsVQM/0CKOBLapp0G6ToTIh196OLvZ92dBaHlpm1oMIVSnAr+ab07yh95wbPq7xV6+qiNNketyO
gKYQS4OdxG7Qo3sIDBakmooJxWS5U5Z2LwZwuXxH/K7zV/CojuuoTeooahDLleZpf0h989yIyIqF
Sn3UcSwDEMBKRXZ2wxa7iUNAIjwPvMjUIjkE4DK4RUjsA+vXkbNYWr1bC4e9GzGmLkWF2+rnwxj2
y90pQ7FP6YeOrzZtJIqVa9tusLllyfqbkQdFLx6xkogoPuJAgq3eCQrabF8A3VFCizUbk40xtKe9
J71KH2t1a4ElkFMw9AW21KL8MPupAW+k53I7VG3CfZMQE7qYfMfRQQQTfBXOd3kxaDCtqHrhCsD0
APkMuMGaXzWfpj9y1cbg7E33A5T43+4aZCrspfA4fNhDqs48eDdFGbye52236iCXuQul+oeEiFnc
A6Ik5OggJuorir02mNIK65Bi0iq+eZR/3AZIyAMR+Rwz0OiCgr4rHUZuq3DtJZWTQ2PNESfi84fn
wtFJu4C9ypOhlVSKrPzvWdKGNqc3DvIMNJgnw6mN+gV6FCOPeZlzt2BXs2s9E46ZrG5Q8IbxHnM6
Kgyo6i3mFYdyN0f+Y5CuG0wITEzft24iWU3kNY/tQokC+HB31o8Ls3/NhjEVE3QyJ++30AaBxgiq
2TPq7FakBgzwUJykDyKTMDAL3MJ20lDIoc0GiLHGIMRmMidVfPFr4mBLP84xJUNWhk/Da8WkCB0u
kXG9V54vafj7uGDOsWS645/fGtDbbWi2q93xRldvGxIDil/kLlopOZctBTu3maz9JBXubGIxywN4
XLgNniabT29kHVLjdTxm7ilODXZ1K5VqhgWWU3xyWd/1VgBaobQ+JTsdsnKBbISGIqrlqCVPLzFn
g2iqyT8fVrmSSFivbqWbfoU85wZpchL7z3XusEQ8qubdxzIOn6gr27G8p7TCez6hh4jpDOru8oiS
3r7K4QNPdDlEh9+BSTBgYMIM7EjWgOhOcBUwVlE0Q0bka/GPawPqdbpOEGEsU7wFtF/rMPPlzuEj
faRGbb7efNNILHLaAoe1yl/9xBCLeUVIzRrED/ZwSqUm7skYxOAzVbGOQ4uZisJCRS/wiywZUTMN
DVEmA1KSv+3+gERVokCk917brh/6L5yzO5IajO1vwRO7zyowKTWgX9UBSFmKaD6q3QZWD0sD/+xc
tXv8l29frRkXi4kJZo3vq5LKQlkTdXYMv1eMRhJOlXSbjxtnVLt9NaPl0dhCynjuto/plILHxn+d
PHIQJyAM1bBBvmEs6fRplN9KcRbXGOmsjNuHC+2r76iTF21SykJJNut0NFy6cytigqbFn/GvP37e
sKb5AFHJUjP9P2ngEEOyuevoFD8joHPduBC68i8tF6a91Nb0Q3TXE9PsPdYWePw4KbVqg8BWTG7+
I2dEIuHvANFlBX8cAujLOCdxApHeDhDfIFa1N+MYst9QqrXLrkNPtrzqwKm0yluGqMVunA4sTlrV
yzQJk/T1+ZDptVpZDe83GiWUplAlppfzyLN79gyukU363R04KX69CZGaC5klvWMe/ok7f+nS/6VE
8tLUw96jJQ+/ECSyKFbuyXgs6ONKmoyBkqqUY2bZTjXpd5Q7b4UUljRHJYX+iPVr2tz340RIsKW1
ygHBTsZnCn6PfhcefyoRM0oGVoyzC7I959NIf4zIZLkaYXKSX1wN4+VbLlHNlN6U4zv5ztTaWkZJ
uL+Mu+bj6RMUr7nF4vPQavomRDbqX0HX4MLDqLPug/LUihATNf8UXFqVWxtN1OLQR+HQNDZNUI1t
KULel3C5FW9CgDcD901LdgbJt9higC1KTxgFp3Obnn/k71aeDF8jP3NuzhuL7PPU0zdyKmdFAXG5
F7f5JTsuqiD5LEZ1a4DFyLKRq86nSvqfsQN/gLfCQLtyU8UTAEab+rJaPzuogEbtkUw4j8pfRN/j
f9JAM36hRY9wD07IQzheUOjbpElHQgHDvMgBzrAxNHjZwmkbdhK/nEI85eVlkwpJYQgwE5AQj4UX
wZd0YkuC2i2geLJhwxBLnC647Z2VX6MW38limYldQ06yIsW8ecDmSBAcVGFU+JWrvYMCs6/UeXBZ
22LPsrDBULF1SeKwvcHQGJzYmD7vxCEN1BKAZ/yC1s+FSycuDbWG5JBBj1sjwlXAegzwdOVXLkks
xqZNsfNLQACiaHF6FR2ZMfuijBm0dLpwE9WjMka0ip4vxTOOdMD3dNB6EgDkUm0JyAIZN0CNcqe+
DG1Bz9qEsf+vYX9yGtdStis0rstrjSGCe8fjGPz0gZbM3QuXE1r0/iErGF03WM/mFsrfgWxI3EOB
NLLfo0wSqfGuEA3D+fKTira/4hUJcZtUOpfD8XSmbTzit1ulY7r1EtmaEhT+3Kw0rVDM39Wmh5e2
01vlnBi4kop6nNfHX7AqRoEPrqfo4x19+yxMN9+3F/6RqXeutt5y5QS+uT3OrjUuLvDLNnI5lGFV
Sp3I70KqN02wc6l5Ty4GTfL2ZiBJKqHin0LxCeBlqbPE1I5qXkQ23vOYOJUyYOGv1hoRVFIaRbEH
uvZWmXk847RFtmUg2q3elqEDXcdx5DUsYZ0+vIqwKWjmgibHwbXJlPpTyz1MNxwdyOyhS4dmK7Q4
B1W+gzSVHsBXY/tdev/83da5kv2U5e/0AWTLzhJxO4N4ShdWVBvcEUXniewJ/oNHMZnO3XTPsp+9
3eKVCjTyUryMMSjUbPSGG5+AIc567z/+41nBFN/w1iUrM89VGi5P8Fy90ZswC3eE6Gx64WKnsmXt
1fE+GS7iZv/uzI1aOFMI74yeVbw+1dEILS/STYQebvZU26aIhYAUQqkPN4UgU2DmTMwYHLJpymsT
O/1lBCP8Nk4GqZkOc38i1S1Ww6D/zBXagF/cAy0CsYXTONeynmEmUl6SmBgO3AbDfm2edESZP3kM
yI7IRfyueH/rcohgfQEMF5Sz+o+b/dATG42u/XR7iGggfQ9Z1M6+N/vxiHDSAYEon5TYj8trYy/P
94D0f8f2Mx4Ki9BfGfwiCjZbM9HNhBAl+7EZSMRCmkhtld9TGDFYJ31hHu+xhKgyzkh8otpm8rBJ
Iv5nSAy0xqI2rt7dMWhgjXCW2+/wkGzl5jp1QPqhVi1ezk/SOoP277yqyMAT7L9JYF/sj8uRQvQk
nVHimij9gptGBgxNYU0/fp5RVf9K8ObCcQu6R5MBh7CPABgVUVO+XYtfCgehLrcnc86bPp/VyXQ5
AltaaQBppp6W33LqA8ODMav3KWBFm7jxMHUC5Ll/cSw3Q2FCg/iekcL2Tq3tsjrGZVSLeg2EoyQt
xKjFfroX7EgFlqo+V3Wg3pXvj1mE59Mpi2xk+4GbDL1P55E/swu4xx+WtD6P9Qtge7Pj0C8aljyK
KCi0220JCkREocUAYjx63Rn2j38BTUfklFNEcc7Dvg6RPnJdV+QGQ+BXVZw3tlZXhgHLiOmeCeNL
cqlSuNhaUvYtd8lU+/jggnjEDC+QYkiji3A3G3OBno3Nz0GphArqcfD6ZTh6bpx7AwHic1uYHPKv
IdqcwPBneSrAbyKXqfRfUwpzbjV3g/KVTXW1CECk0Mp87I0CcWQCv0W2rFuvdaq0OwAyXD7S2j9L
IUSpq2KdP0GkuFvnjVzWaY9UPc5P80zljSsgYfKZLakP8Z7RmzBzE3ACobIbZF2KglffG5kxwd8l
PcM18/8npUQXZtAg7YZqFlFN0AAag70J9F6XAjn6XGM9WaRGSZoHOnqQZUHZpwMsNb0Aw131YA16
bv9Fi2xCiKM50E8JkDAF33DZQFaO5uukV4yiSTY9Twn9uGlN3Gq3npOZtA1WOND7Zq7ty5siA255
2mGD3bH/naOBYX0wqJuzSRymIB6wrGPkSX9YmwlQD5WnmCy/aKRGszN3l/aMEwy7xyar4tW2TjPC
T2mJakMpuB3FMHNWxXXo+T63cgwmCq+vNPWjO82hgHtU75iDmg++S2te3Y0tCV2P4yvK3s3yRy0P
+BE2G6zB+a0DuI+t240FzB3JJfTNinCiYBMnSjy3RKc2LxjmUeSXd3SMhpEInFysL6p22KQoMoOn
PGixaEVeDxbcNgeNYE/9d5F0Z6GsZ5G/0APXSIQMsDsRcZcrmEs04Ivtu7TtXVjjfXLp96OCob9s
Ytj97rKX+cshGWSsEb3UmJfTG1BvGWk1/9l28BRySixu3MtIYg7Qc+4sEshyEDl6kgVcVwZunofR
wkdRR/lbVQZZUpSeWP4g1IRCjvT31nIxWCljLR1XxlTJbj5UJGMXSs37QTaAIz/x0BcDxa90m0p2
0iUxpgiOeyWm0HQrVJl5MCyCiGEzgmFADovZc2O1lRIvJ3pj9aD6Qw3lzFFZm3ILqYJ3FQXsATvu
UE4DyR5HwoCWuc7G57/xEPrkt+ViTW3lsuWxPOOmagSOUJiaALmEBbhej/nAYSYbGMT/ZWpAJ7Ts
0gTxDeowi+FXgx4uBoda8zsaXwFchJnRc4p5biJUaqR0Ao26wVG3ye1KcwD3ykM+BfCCDi7e+Lq1
HG7c4tL1Ez6RfJoI/sHgEuuTNmSCtmsiKCDRgNPJenZOYZk7u/X7ikyyVe0BhvC7qG82Vg1nVGTW
H5SqcAXJisgTNuzQrFAkphDm5AdLPJfaPPVRvNzmRNXpyt7bYG3KrQAKev+j9BkiEveV76neMlDC
C/G1fElxvvsK4wf2wjS0qQehFLr/vVJM27vGbnLXGXAt/2H81ZbvUHCjQnXOsvyfRvj5TMAF44cl
QvhitDgr6aDWbMmCPHNjHXP9QMw1Nqpgw+EE2xtQ1i05hJv/bZ9PcaFTQFWXAHwHlgDMg5vEpzNP
iCZb5fNId0ZwtZep4TE32PDnUgIIgtYbqR8xC0l64P4UkPFIyPqWHqD6Rp47cwOxLUMyFMbfWqVU
qiu94oiRAmxbmMZAikE3uD7jepkyYZSvFVs2ZoTzvmKDdZdfPR0cIza+t4C4f5kWXh5gAYwGdfrG
em9p44f4eYfnSpRqT60OA1fvbrITd/rlfXAwPqKY93gh0F/mB27LYEe52Wxic/ZP6oBR8I6N5TBA
18gKwjdgTB6tw5wlmhhzgde0Y06/uk55TAmRF1jDsRe4XRuu95DbUE4FjYCcPifcv/TlGJJlNxaR
3fTxnPYIt56wBPyeIaej5sx5l/eHLRXc+hY+R4YRNS+xRBqfp6qQyzPfER3xDilKEb3SxF5U7nel
DsGOIwS0tXO574zeAWxENrTk+NgwqV1UtNFRv1IxpXP2du02jK/uaKA7+DOzlh2dgHpKBRUv93ya
9uB8kUom2X9s7Qaf+GGNAI/glgpZLFfqFZPiVf6KzYmYTX7A3ZD1HHh4iW7Yy9BMrm/GNLORhLmf
b45ZU9QUMkDxE3Y6wAfnzxHbmik/k/fORppi3cVyleXzPK600Vm4v/A/croUn/HwAgh9JLPd9brw
EnPm0oz1dgq8vfVebfCqJ4flwfOspZ1O/GkGYUIVSt/TN8YrCrtTyYKLwpa79q/L6XhzxnOXl+LU
XvUmjyHF+edcb4tJH4EZIlHkP8ArEUOcBROKqIwzimU9muOMMalGgqbjEcROBhX9M48nQ0he25o6
rtOcs4g4Z54Wf0pSVaTAKpAsUgRPX7B0lCzheqdNFkuUmQsc/9E4mbWQN/JqUu5pznhywLuTcxsr
HrW2QQ19Kubl/7cyV+Ajihsv3od5T/06m/2HO+xyqxzS1Cc6AdiGnXxAyCgnVemuBYK2d4CgQGjH
uSRLEWXtAZozTB+L+XvtFoNI+fuFByJteFhg7R/kfOogvHvkyosp9Nv/9oxGuePjObwz6LwHaFpQ
0BN2OWro3KkN+T4GF51aFTymY2IgFQHbRQu0aDpyIbqDY8LwYtG2Qv3JFOIe7qWeZJEmqnhPfS7E
JUSSU2BuVd8gja+Ih5bqJnM2PbDKR7VMfWgCVSApDavNccM4iVZXodBafT4A1w/Y6GosSLiGNvb6
+3ujK58V7sS9zDQXpnUgBWGqqlWbrTazFImrwzrUJt2CUAiqjreHo9bIxynjwqXmtfRYFsNBkzV0
kihb1j7801Ktt7/1kigqhbFdhELTXm7e4HWhtQp3F6qsYH3mLvQxztQJG9t5LpbTWn0cs2h5LlcP
HTV/rkEmUCwgCgvw8eG5p/ebITlEjyfF5HsUhS8PRjM6f5jBFrzeWBHjY6Rfa68UguJZGfjpLf/+
OojDJBTUB2bGtsRsBm1l0UMXkRFeqFWF8Po8PpdB5qaM1A1+turv56HiGdaElACsxA4aKUwvPMYD
/vuOuudn1noI7gV5xT7yKQPfV9LmGpWkpYZo4jdV5IXUOd9VXfsNkbpXaWf1mPkVr2EOkQNl/HG9
SBkyMhXIXeRJrjR1vk+sPE0bB14T+VlL19oj5iMLfZtyz3tyonwpJJmj3/npQmTtcsL50GKYrg7X
ErJI84A+U7kn//Aih49SocAtwbtrjRtpg+Jp+VEz5lQ/wrq3yY8lRlRDYMUURTkjXAr2TI4arrRU
71P7oAbbMnGTOF4ea019NiYE8IUEfA6zgww1YdytaYfbHFz4mH8M5BGHc9ZDjb0n6+0CJebghNtl
+d+Zflts6cy2I8FuESQvkWHMalrQuGDAXN3Hf/62uSnU9h/fdWuHW8y++CW2WtVKKkAAvXYjWEjm
laKk2sRIvMeFhOCUta/PdVe2PcSYOKlRb1H/BC51mPFdZkpSNHgzo/zvKecDhazTLQsgKv864a1i
xVvL0vco7Vl7if4nc2EkKw3O2F6eikcTtxITyNTbFEN8T7VVAFjIkDDKHn9HbrXA7izgAo3UpIsz
m9924/xIc5gBnZvBuW+Brlj2DeJx6PiPOM6wvrFFrBjkNoUtQiWUdsCF9rM8YRVmUSL2Ox3qbpZt
0e4fWSR7EdD8WO8XsMlezmz3FkofncUQhJwZZ6B08zJN5VMclqCSdzDGPVP3OgtUOJbHLUVQGJKP
I7k3W7+relo6F0ZdlrEO6EjiPPNLzQ4atPrON181OlMSSaOihiaaUWKWDMK4Blh//xOdBgInQIDo
KP09LmTjvFBRGmcnxbWaYdbb7nCoKWn0ISHO2445adGELHHYJN9A8wRYN04B7mzwoUmS+f3yYpE6
vylXjzMmJ+SyuYlfXU4497nyL5T2wYL4bYG6AjygyEyJL8vylPGLbk9hH77sSM8oTtsJ1urRezmM
pUQigBfRhgLGwFYDJ7NrfnmSzOX5k1rxC7gZVR9k8TaqhFL6CEXD/7qbi/63M8VNW5zUY9jF+zSm
tnOV02DLuuepN/yeTTTs77cIqMc/TvoteXCcRHbIoh2htK+LVMw43/rsa5jE3wze1aDWmRFlXkmd
K+deXCVs3PyA1o71R6+iecoXNKttCf4pwfE4h6GopQtU8l7TTgqKhUV2OTggRFJeTKnU2lSCrK3A
V6xjAJ6KqmRARVTCCq2bqSqLgGpuxvNMV6uQDLo33zqs+glg2lQ/0IsEbb5yeHT/7zUqDbl+yW2p
qdC4HWXQ2UqP28u7icvN6qCBM0QtGzLgc4Vgqx+3HAPzDUh2UvTHLFIcp65aAy6AuEJ0y37IaPQi
Q4W99BIRIkDmTev1ToJoVSs4PNgnsGE0I6mkhAJ+JPk0Gm+z/fcqat8KTMrC0kMUDvhS/W50yN9l
4sIPbrsEpKEyaaDybhi5GPcZVb6li/6LroAHnMx15M0UWMqoEkTIx8nwwiaDE04PqAKrlaTf39ga
DVp0e5GTIxg4Fv+qwQGEh+pQcZ6jgSnlt/QcS3e++CC5zZ2RSBZcmCoxN6LOCYlxWezdDdsbSIyC
9K0grikLyORlvFHkkSWkmZKZjTk+jj5ByA3nw0qqv+GZsq84eEugdU5OA3dlNKa/FH0Cner0V4SM
NIwTXua7JsysG7CBF+dxT6hyl6CeGUW7EG0arDiEB92mT2I92w/K8WAovZrhMVm+omqc/SO99kP+
j7dtbioq5S5b+uSwIVZHr0FJOq7v4NNo3cvfR0nbwWy2RyyMzQBv+zAsCyezHVbYEwN8P8/P/jrm
8zRXxjqLYcNICItZzRg0cVhcbirqWRcDb2tZxcIN3CH8I7CmJM4CMyRfFSMdOirxhVzWs827y/pq
gpNLsKlB5shaR4jl15ulwZEaCPS26ecWTuKCPKUqrBoO1o/77p0eUA+lihTqSnGg6c02MJwgdllp
fb/tynqS0mvHpf+87DAzA1qV4oBVugRO02hy48r/iNckE3J42w4bOsdmOfRU+jaddslH0myMf4+c
tf59cC5b/lsTXPfDltcW38f+uBbepGSuW/HQrncGnLsfeue9gz7ZgWyxuZ+XmddxNQXnIpdU5OhB
kHRNHQ8YAmC5PiHBuv0WZnlxIVTZFPYwGFt2L8o1p3jtInVkMivYY+4kRZDtgWIU13n6x8pRRVVq
3UzjJOMCOl3STk+rEDuiukLx4lD+wN29vJfCh35/PVrwAEpkDIEfY1hCQWuuXKp2/deGyHhBnHfM
ibz6P5fQap3WFDQehcgBcHj9/JQDz0qVRMy/DZ/SQBaYEf4AUS3REDJE4gCbHYkk/XG7MncbuUfc
sO2wN9cPjJEBovBn9RvUQsWnSXt4ePQ92axYdWyI2h2gffe+DDFfVpXzMO5JxhDZcwPfs8FKl/cY
Y/r3kO6Ccppghz1rJzrCoWbqQGQkFDsSAIJsLzwzga/xiug4bd5+TU0MIiTJDuURuMJwX5MsX7V3
dDdlox8wmV058UMjkplYiEVA+Mnkf2jh+z+lT2Oy9TZdJi1QILieRpaGFTvN66nhSu82Ws/8UGYL
JIYoJ81+c03bUgzvHXYy7RJsXG0blIbu+maUQDESY9yP/SzjgB2L7UA9zvE/ODXgNlnjhlgReqZC
goRNAJs7zDDPExD2inZTDG2bGKKQRgXTWGQYHeUVUX+pDcWW3tayMGyMiqIf8SnjqgkAqdKMrVCt
pmaRtqWDNfGKRBe3zTQ2n4MncED6pOsisj51flM9+UZO9d/kIhMaXnhJbc/UqviWzlBMqTquAHYq
Ber8Y+0rSv+GMQV2kFImXti12LMc1itJsoUvL0gsyavZl3Q9ufPHxR1gFMLgKcrQ4qJGWF7c5D0n
LCM/f349nafpXybmaELDeREsiCgpTL0tD5dbsGZuvMiJUs7ZV7uQ919hi7gp1AvgNeq13uvvHFVj
RmYTduPMFFDR2WnwQst2CtsX75TV1AB8bPbKyodZnFjv3YEpERZbgkVmcg+QJuN1/ba9NTFGDTKa
8L6z052lSg4f1N+W/wOA6BMb4MIP+4YvXcerPFutqzyd+1BICuZ/a1m6TYTVX/X2lMgz4vwLMBFk
0kvnMiw3ZCLq2jsPNYU/wOgfD8GojH/+MnZQ8p0KiQPsBcUohUpZ8RhQRRrQ1I6vlAbE6ZwAOR2o
ts4uIGRDx3xwAw3JtrUANc6OpgRL6sYkDZ/zx5Tm1GD3lJvvMcpy7Bjt9PHLFyXN9RJ7SHUE1uxs
rBFTjx+KPYgIXw+ZgH0LxnEczVFxuke60Yu+fBeLHWqrO6dSlrNSYcKsLy+6MIUrlQ2EJaG9PV84
DSq8w5U87p9TrGD9e4z4SOv8QlWJ+DJgwu4t+onaK10lhquLrHmcO5JXaEOgrNZE5luo0EOdXm6g
nqRayHmLaN5LwCaI4wsr3TFrJ8wG008TpduqIkGs2Z4udzlQAxKNsT5Obe9Vt8+91sZMpJGrzjv9
r5vkt+m2pEIGsoJr0zVD6CtgmyI5hsWUs5BCfKNQuFWvrE9N54y/a+poA1zG6fzJe6hwHYRUBNFr
xY/qdJG9akFJx9GyxaG1p1aI3F5gPpAob7UaerSFFSZbEGpRhW5tkGcvf7ECSmeMGmsmNgFrxzBg
z4+07PMCe7SdZWII/ebYBRQDz3e6hUuLjIVHssWL6XPqrlKKRuGfMi7PylmsFV/rB+lU5058ZlXy
CzFboJuwP/+sfJjGsijQ67UR1xvd9KJnWUgwnocQuIOKwiJ7TIJtWSXLkhsvWc4YFiy4OaZ+fi/l
ac9hgPXWmPDV9udUvdTaSwkv1WQXTBLVGrNixMIrYKvdL9cYtVcVSUa+n6c1vE2wt9c8YNmsD95/
lU1lTn0ugs7pd7JJ3Xl2QULQ1ymIEcUzyEbubi75wYEw3EWN1pJoVD29oCzhnz8J02oOArnYSBi4
otCmQSY/8vEiCCc7OIrFXqHjKpV0TJvHWzJ5YTNcyaCaDVpbMuudiszpwuWKGxItDJgKt3V+7uHd
Nzt514+9Gz4wn9FHnmN9iSMYgSTWAERwwqNvmTFomnty1Go7qTZ1HaG9U5UZ5Fnnkb3ZD4BxJ1PR
2lHT5J3weWTG9qaAoYs0DPf+qb/EVt06ISx7n3SqhWGQluq5jTGA27sutmIiRxXKBaVPBMxKPJkY
Q5UjD67Vu6iJITZWE4XYI269jrraNNn9FlONrQ8eVyg4SLgO2DHiwkMxPYW3JBZygeCDNP7iVngI
xJaSq4iZ1BTltuGYayLYK0y1uPlr4IYUXMjm9FQLuh65pzl8VKAfGqgcm/XD9X1Kzi77HmRreQ7l
uOTG2q6grY5j+i2W6Qe9gUiOrll04gUHVxCFOsGWQgp5ez0NXj2fJnB1bjzf24TT6Ek3+kLCIpi1
Wlpbk1ZXLngN3h9XbR84HMGJJyojq11Q+3yINE3s68IAGKzhJl4Tk0PXwJf/uPiIHbXC8vC610ou
avGl2Hmf6R31qzLiTTTVgDp64BuN4DuqDfD5xxzin5p7ahWnXeTG5Bz1X6+Mzf5Q0RmVUfrRcyAY
ys0d1u7crkoKn6m7TGTNSOs2r25VUCjHJD58KayoPJpZ1DfRUvoeZCBkIuBtPdJr0xPcainTkg/J
o7w9xSEX52lXWZhjmoFy/Yp0Jt3nnDBx+Hj1q5eJyG+loIrAQhoqpTfLtFcsJRs6Io+5+XB+qrVL
2ppl564YXn5SVWa3k896dOyhBRd6I5rPM5TVFfbjcoohs1dHP49uv5c6r5NrS6uH/JKHj74GTZ3I
OvXjpha75MIpdUM4er6tKJ9wJXy8VaZGbHNXwSVtVTGTw6ZPIWpvrEN9OW2Dswde7ElqxuvqBuCb
nkW4WZhx1rZ5mizBDJk+3GcACae54RJoTRj+2V78myZzv/TgvI0kjQHlfTpWuQSWo9H/ocV3xomp
a6g+yze/FYwVBsqAfKo3S1KH7DGnr6rcWBPRP1Q1p6Uh3r1ME/2W4tM9KmrE1JrlzH76ehCOKstr
n/jLjmDTZ5WQnftM2W8AMZXOI7bZ+vr6ezCQvVBGwhuiRtaHYZC8QiSoIyKGPDWy/RqGEXa2TOD7
yDfe5o15YoKzDN9hv5bbriFNBPk9VjQCdW+7GOR3oTpQ+BjaR5j+j2Dc9QpsAqt9eEZzBs4Q0+En
sdRhNCjsa7rUgwgI9eLU9q9c9K9uUObWYIdMZwM+wPDgJfoT2iO9vg4VPWosCDmgGSsNJlMsjfGb
igOIZ0EKA56kNJG2a1jKgklodlGPInsJXeR7bITxN0iU5Zi3FSCNs/TOQzbKcPE/5iZnw2+Wn5Wv
qo73pMjSEgsz2/0W4NooyK69XkbgNDKzf+uH8ABn0YkR03YDqw3DvRTow51otRUQFhAjEOgNXrrI
EyqT5x7/RuhSET54Zn+MsI4hSU4wzdEjNram89qePcFH7agC1g+vc03rPItzi9QDKiz9/SdpP0XG
LqVPNmPe5dxzTv8TpzCdYYVKA8R7YvGU1fF68htO3191doVRHydWgez5OMMXdGulJx/J9qIfBwZd
1IAe8+y9HX3ZEpmL+sdyR1Ysau+N8ShNyByh0+IkaVbkTt40ccdMLomWs5DaM8T7JD8rog0xAUjo
QGTY2otRtV0iEy8Tl+27MOm0mv3FEtHfzTCenahAE6+lZO6mOlHrk7Eml2zNp65O7yXK93yss7fS
IFK2sFwRwoBlWMuoJCsJ/4kLaTNAdjGjWri+U/CD1Gcq7xO6Y3mCyi601r5rbJwq+It5n7Ze6J+v
IGOKGHOyMjMlss3NhR/hwW0Jqm0LL1wXzOZyjPkGQA/fXGFqaBgnv8gY+f5BppiTJIS+CXKbyd2S
WbX3U1vrKTedMZWx+GcOaKUqWZzpOW4ZbfDt7pnNMzi0kgbkEppTczGap3aUNPMjCCFjASr5pQut
DKyLTqmoAyKPevkRF4hR5oRrnfXMKsEje/2Lw5M/nj+dsnz9S6RKokSreYoyjBx/BPY2lTuRm2hh
Q26y2B08D5DjecYH2UxO2oKgxt7+aytD006+zMc772DCYF0c3Bn7JUQxCDv1f6P1/Jri6xKJRh/s
lrtT6dwh9w95++Tz9F/eIB4Xo3JA/K610BEMPJVT2kvT1CbGDVNyE2s+dtH/mI6sj9Vfleb/V+nV
RUGxCEvuOVO8ra7SqGEof4d2vJys2pJ2iYTwPyNHbG63v1TfXejPcwFTWdG0tAT2Th4X9kvxPV7h
tkJJrNvDQv5barqKzzBB9NK7eAE5whG0Z1D6Go4nFr7EOdLKrZmHP/htmql0VuyG7VLAHBubudqJ
MwwVyYiQKJYh9rTcVg05kBPOGQzICDLnrzz4lZ8C6aZrHfg7Ld0cKQZYS5pvtq02067bp0ZgQlqV
Asy8SmzvoeXodDchmITIBdI9xqqyIqAT3TTq9iqQVSltFQAgcrC1nlr56U39XxMenewtESRaWMTp
tOs0RgnszIJ5yRgbij6d4ZiwLPuMjP6H+7HFNOtkIaOINikRIXOosfEUfDbHoEGKnbfUQwxlkBU8
2t/wycBCEZKtEvhieRKxmYv0DDE5Qo4VFjdo0gZtV2XIeTIi8GF2I6gAGGhcsSqOD3drsn5U3Ypv
LYsOV9PJ3DKuWIZ/4lpc+7BEftp1CfuNQp4OAcJxtXg/fOIi5t5vx69t2zF52fvV0PNHWfME36aZ
xBhwmuxjMfKp/ZlQKJz/aGMIOqPihyj2W+ZKK+ri7RDaL1XF0v7MRqGnxILiNNsCrsU4Xbss7IsH
qeCRpiLxpjLXGkOvo/VwXsK5u8Q6NlMGyEy8CS7OjNs70gZp0GCdS+DkQ7zk8y0qjvDPOxwln3fH
fc36b7uyfK85qLKla3YERGNhHyKVlHgjXMycqJVnTsBn8qZg5Qo2JqE7mMFpSwhYsdZR0Lafscf3
ozocGoQ65zPxxjBlmzsO3zhqxOJri1yR1NjoNg5Ai2DBrTIyGA3aERXr24yi1sqCReA5SnP1iJsM
kcclJ8Ib2XVCYVZMS+1wbo0DMdYt7N65+2IDIyU8AoZXeoRNem3LIufOw+PRutev8ovdug1KpDEj
olqcdLj3FASouSo4QS41voBRvG4gU416mhPlGeTMh7W2gC70BxklYdVxUetZTz293V9R3PSmZiOq
IHpVWaZpntXB0uJomBvAoyIH4RNF/tHsUOF2vhhKFYhjGPeh4OaOFxoKu7mazQvD3UkvpkTyDxKO
ZcYSh1PgNge7L9Ig+QZ0tQMvv7n/zNodoJh8CzuJzX0nRPvN1L3aq1O9dVle768qHwsAJshE1ptq
QhqlR4gHF4tmL6bW3duCkyfNRanS6H3h+nDRJtTlaU1LPw2BDGJxePMKIHtYH520ZOXr6t+mayfT
vNF8yC0jY6h9ofyEULkYsQzymiCHfC3D4XO+m008lmNjthnD22pxk02epvxOP+fR8zLUFO6LaC/q
VNP/cy8sH9Qs2KO9GCdaIWOf83yXkUjkgnC+xDwEJVXZ4cADBWJKnY9vne09jg6lOLPgZvtU4mPw
ZeFZt1W0O8SaFLP0kwg4T1ge7WWaRFd0cjSQO3PtwK9FGNW10ftIUXrDNfOwzPuRQv5VHmeoBo93
y/k9VwcxUxsCVuqNUSjl5ykqFx89GarlszsxjKQfn5SD7QYQHdZiYpRsdE69KWuekTi/yRdvw9xG
8gTTkm8mf9VccqTxSszVblk0iIvCG6HOFKOJl0WRLxFYWUd0izboc2YJGJwuhgR0WBo6jh12yueI
/QjdpgNB+SOkBhkK4QUNIaplLg0ssU0gRkdIsvkhkjweST5UQlPSFJtAdPBVMHPlKel7qrakK5i3
Pgz/vlIHzqpWOThYrcbSMabJ5/JY7T6FwXyuTiQJoZ8eSR+HM3NtuM7VWLSQ4dqsYNebJL/p223b
VNasQS1ajXbNKWAv5jWeWEgvALAfkXXF/c/kriCqNR65ZUxSqwBeqHjQ1Yk51i3JaUa+ywixzwQd
5XriYcbCvJA6qIwIj7BFI/aVVvlsW7Xm/0aKA88wwLpEYnnwEs3xm9lckJNajEAmkk0iAlwUv6q0
otcKb6Ht6bMNka1bjL9Kmv4ivT5pRARFlHEoDoah5t3yj9o/YEwxWrVuyuMVc4EuLOx/tXrXPZvp
icT3i+sm1bmp88QiW+nLtHXdafvsCs4fe0yBMVdRb1xGvdm7u8aATPSY/7xouwMUatGehLdFmIWN
VKtP45CSNoa1jL0yL/Lo5srAmcgz20fdQFNU5xK2Y/MShygcyp/ojN5rn1crFIp2L/dZrl6XOGyg
f7uZw3rWT8ONayOs957roomRgNtHXSoimLy2YOs2wbm5NZl/82HI0dTg0PJ4bSRpAGmFUdvPqFvt
gnGBfvv9wHfXE3ZkfUdkL3FOVd05/gHFSjRbjmVRcatbGX5Ch6oZot4tnZIhfEaxDJ27Gxm4+693
Kx6hSct7GPf6DJMvbacdw234UUmv7dKdl2+9n+oBg4h8RI/a4n7Zb/IPqPl3Uqzab3SmSc2iBw+2
Hlj1kLpLdc5AmaJmRvHRTP1VJl0g2rRr2J+0kTxcp9MYawmrDXy7CTs79xRaIpoYagxluDKxUkI6
lm/D1eBARH/w4NGuKgBEVcWh6k48aL4HWCT8b+M5HnOIkDn4/ynJIATbjgeBYuvKt0idJqgXS3B9
KfhA68NBWLjiibVjgto1VcmCwgQamFfGc0prmhRxglLwDqaVV3lph5iyriV4M1c5AehWPAp6FPVh
FYJGBHPAX6T4gcK3RS/OtSlTcjIbQ27La4bMEF7k37Q9Ay2S/FKUyi7A8/q802XTd1iaNmaR4ycY
CYXQEVd18DeGpVJb8NQ/Gu75+0kb+xT6Yng+PO0zYk8yK/UpHFZSxmPc5bLY2OQC0qbFVqZCcO1y
nST3guWsJifX1/1cGYlnxJ7Px62G3tBZydS0roMlJ4w0DS0NIyrhvW3a3ScUx7VHQgRe/vazvpCV
lhnDkSUv+ZE8nTxACs4Vc3uoLB+lARIwrIu1ogCesD2Mm1hqY/yEbL9C5G2Yrk/mYlkDYAHmdgNV
gmlQtMYV1wsZ31rLUgxqr8Fk0LG5X9zokbB3/SgjDnXciPMMUL44ByAzzk51m+gdAKXvBvdcMQdW
WmGNFNR9kg/yFIwS+XvD4REa1jed0Dq6V3AdjiJ+OGe9uQCYre/QhADkIA5xPErjimwdOJfaZs6z
zJuqjRR6PkeGRQ0xEtMb/jheBTCKWM8RD3r3e7uWUrnpVl8WfyZluICRTKNaPat8fMCeldxoJp4N
GYskYjqltuPlOY61VWUN76loTpVoZTC8fJ46a3mrWzxnG2bysHKQwkF/kzGMHvkOwQu2pukK2YyJ
skBm1+AizKJXQhIEYZES6GzJFJYtpmWu8cVOZv04WZbRasaGlkDzd9tbd25g2OTY3Ty9PXiMvRRz
cUh20Fg17PF/R4zH8H5UsHDM0b7NAnJwur7LG8D/u0a4tiWHS7hrRmfyb0GcGuT9xAOy4Dae94bm
GPgAzjgSZvXQkj7TMBr9ATZOVELiKO3y0220dwy5rzhu/O/ndlYBzIZOKpkpIB0e1PNJiNAYrGHP
sQ5+xhRORfAy4iCYE9EMgOPa3wT8epSdIEBtdDNxbpXpcJVghy0Wu8NaR2YMnWPGHSdba4aDS5Ed
0myK2WXqNAplWguTaWAnpAz98UDakfFN8C23/Ms3edOMBZ3kAZmJjDHyHqAKLLALsZlbz3qXFTCa
QKuruGrZkKAFpoMEtFN1rYgFivyPrn1W8UlhS5TpHIs3wf6KBqmiMNCvMnvYBE9TPdFsQNRE7lCE
ql0ei4Pm8CNb0lGd26vCe4YbfEXxgg7VFw4bZ5NJFOExaqa635r3dcaHzlfLvVrhu+7ODk+khHNB
h2Mkk08uxnIbXIm+vHOQT0FRup/R8HB9J5Pn5MfA6vdrp8cuAz0VO15VY/ED89iQLqGmXbMm0wtR
eSX1kP1/Np2QwQttBrSLz7wsZmCJS3R2UM0czONwYuC09GzZBJtgV8/2yWkpYgw+YUTR3b2R7Vvz
hfVMkYCfNXS2Au+ZLQbLNwbFkWSw6bgUpECr0c/KE0H8D7tIST5XzFi38ZAbD48GX1gANWTOykuc
hWDBk1pSBFeEWYpTG3046MpGV/08j4tdWl93JSHf0b9oPlD8NSWzslGYkOWgQIhRuZDiJMKHUpQ+
yErQYcTR/Ao/5LRYcQT85vqNJzkOJIMxnol9iZc6Nr7MNyvFAviJTMkj9EA2gWY5Y+Foh6RQuVUV
P5YQ4OvS2fse4jjNwUnNf5Abk8Z/I3aQQ2ySvtHlFIHwVHvk7Aet2ShQ5MCJ0BAbNEq2tpG6f17Z
Uo06eaCOiDtKUPfDIx9ec0FMNpBTYs+NGIAI+cICUoaxTjBXT4L5UgocCXZdAq6IMSzdiuAZHukM
H+8kCMSogS13VNuzBqG9CnzkZm4RTg1509n8ntxDZ1UhP6iUCfKRMSCstWhSBaiEwCXxe8rdRZVa
Xh7GnCwA5Xj8Hpv/QyiroSqzZpX3+hgQTHn9BDx68ZV/e/Xcy0iPgjmkDwxONuwgVWK4DgvVi56x
0sUzwDuofXlouAg7TNlx+72a1lxZL9tiupKC4YanxHKY4AgxHlZcVf2rtVV3TUknl1ADcxkHrOYn
9mZoAjA/y/mYJhq8bfy6m9ZpG8EtK6ngkQm6TG9nqcCip209lug7fu0llp0XallmKequk2jGEjMK
RRJKLKimm56poV8rM5TkRe/ZsNNSI5ikpYVoo+h9ImoyExEue2UWqkCyxB/JxlJc9J0FEtVN6Rg7
CO8vXGKYm7M3kjlokas+tVQTvOMcMEQP388En8SknaS+nRNYgZ4TJkOpFcAggDKGTr1/dnEQikAM
DU82w8ioJxl3jmJxDUlJ5t1DceXFAfSqtQq9gn/NnSoQqALi22JE50KFu/D+oYpL3AaxEQsEbmw8
b9qOqZvYUtwn8/o5ZWw1Aeq2ffgwlW2z5tI696T5odrcSvv0vhKuTVeF36/UYu0VZ9yGI2BUKQxa
50mBZEU4NA5aJt6Dn49RvLlBXAFdCD0vtsES876DF1mENXlem7Leu677vWmL/jX09FWc6SsY3L91
hdCRcVWwapA4UHAMh0DhdhP20pC1VreSL4oC//EOVc9+ecBSxaEb3icjUJMNcius8yjHS6akl/of
fJ26Gf05MikOj6/rxtGPSTfeEbLx8Y5s/mpbyAZ83PGbccHyRD8V+RO+Zl7g5sJRDfqZVSKMmHlN
BXgYZ8DdcjKhIgOeCdIYZ6MQzoSTpHz00+HJbfDwpxIEUaakx8a/WzbzXBBaigEIpKA+LUMwgYl/
WqQpIN8uSIQzsAfu2StzesYZ+grE6jzUYTfcbUXj9LzfeSyM1uNYx4UY1pSimH+xHuC2vDy27jB/
vaxTSEuknL5gf0cLptM2T6Fkh0V88kjh/Yre1J0JAyWvAsGvaYAsE7aukHSv80NL00uvst53ds54
p15saFaYEiu9Ry/oi++Qwg2jpTmMzYcXCaE6NOkzQrofajEob+fiyFywXwpHGgkdL8Q3Q23unIF9
zdeYo23zYsgdB1Ubn9QTOthoDsYJPUjhjLHvimB3m3hqARJ5vnrRkmyoZ1v8HvqOEuVjd15IGxBU
EpsEfeGsYs+j56Lb9PNYqV5zqzILw7HkpnvmmNdNjViSCBOWVExL6VQx1Mja7c/mCqMYvTgMfsI0
FmmdnbQquPSdq4oFEb59sXiMI8cZNAaPGBuRRc07oYHaRFfntIUuTAa3Qt2rwnhbLqnjdAmkCfP/
xyB/cgrUq+XLK4V2iOIdxKJy5WjtttNO421HhJSSp53I6+pBsLbl0ZQcEg4WMrDHlmugg30jfY0K
8Ce7Pm3sarjVnX8i0lyaLBnuqLneWbgNuSyWprg5h+XG9oeJUG4MoSmxDUnMJfSbMGwDu3cKP1yF
QscDdfRqeEEVhww5bZ5+mydhRI2jySW1WsqNUBCpRvVERtGks2y1FfUqXhUI2DUsQUeLRNAmzmft
pbbPwM71X5gBOd+IYiIE80rUKGOrVMsUpIFaswdZsB/o5F8/MY+ZgfvjT4WSM2H1/duqtgKv8vG1
/jw9q4cYpavfIDhqPBCqj1yqcyFqSGrJgLp5jxyy+pD979OE4nwNFvNZKzubtmzR38QUkS4ZpraQ
zSYdUiXU5pnVLbTsFkrdVoN7YN/xz5yY7RcwQOEWxKbL/bBCCrWje6p4Iq+/wEWBXG1bPZ+LEhEK
AFqa56fX1bINu8MSbPUF6iag+2NtEPMo8YBhFF/SOI5KCaG1O+dOPmO2ZmhZEd0Gefvwmxlc9PG1
gsT3A3wXVThcXY2OipABEue32jkBqmTBlzoDZ7GnoH/Bgllx4X8mvKV92g32PpYwBSoM2BhxgcBF
FHY1VYUFnqQWpIUPpxAgYSnvQ4vpIiU4Vjcd4mgZG0A+wJ/OQutdiF0kZhRHjniBuEV9J+QlEMkT
sgIOL0Oo2UG6CguFQ1XN/m/Oml+YARoWq+fyOAJ5c0kDrRIiB3wPaoeAUS0I7499SlCrn1RbW60S
hgucSYyYTB7sPYKKCfx2vUWXkcJSJfrbt1J6qwN51SGdjIzNUbZaWbdsCPfh5eyP9GkMK0BFbTdk
B3B8j2hIrW2EXY58+3wWhmVgbRnbFCK7hYGCAywTuFsMpt40Fq9INHs8ZaV/83BUOCgfT55Ihrgv
kDufYdMngHUIicAXf5DEn2ihVTi14sqfEz0NykXwzEHoPJiaQROb/d7jvyLR5hvkEYMdbtWu06im
l+zgdarm+q+CCFjSFxGEJt1E0DQ9DKQfNTgAhWRNJnoNIZkdrnn9bSUxlrwkVDBw0YnQbepXY3Fs
w3/efCCa83vr3f7UbtOjaWhVHY/ohqyNLgWuO8ugoaDOWAsQakSi2dFBpFEQpJgABf6/2OTpy28F
cm+0wL3mFdK2wds47LebDfJfkxFZNU3aEZKGEH2hpblKMGhgguDeB+3WzOF4uSRcrxv/Zyclykga
a4jWYZERyvkXtnG0JOJkYOJf6qkkUofoGaFj6KPActJrD/YId73JxkNQpSNy9jwo3wuytVYE0gCN
EEd8UuPhgOy1d5nft5lQdttKZSww/Q228vOhQ7I04NRf4w1jMiYUr3joNAkvibhjwAKrxENcaTkp
gy2BYAxv+Xn65h4O1jqOgJE8suQx9j1sWkM/fiQROQHwMy9lEj4lvHdu7Fy8x8oORuNaT/EFK6Yy
wL3j1IjltyoqpUlv5UwwWzGHcZylRdRkkONnugheIbzGj7nLQENBlnC5KFWPReJ276wU7DQYlxjk
uPfS8HBu4m1Ztte4QU3N8m97oGEhXku2lBkXj7lr+3ljjrwg4Iq/ZwusPRvHUVXkgLPYlptez7zU
TRmVJpDNNdtRonJLbjsdmRBkMMUvfxtsrHQMKrBCxDsRODZzCqI6n8kUVoLwL5qufVcpCXFmu6Mo
/RHD9Q9gZGhiGJ/LceQBj38nDLJVvZg/SqN2Seko7vWF9jdxBGPIL842/ef07cMWpvE2uafoR61s
EsHJ/FrBoNYgOqadlSWdB2u63z74xbWhFSkwuSYCIJBnfEWRikpMZYUFoWhfVG0r2Sr+lqQ9Oldi
10ADefChb4lcc5kzqX2qlC7b4OFHcXV5BCcC21uVuvHitWSQyX8UnkU7t2BlYF+9cCs9GdxdMmKX
zdb0jk7pqLcN3gtayBgC263t4M8PxOcv92k0ebGouhFrfn7cLvfqhyDgCwZlebgxr3e06cl+LAY1
8kXy0b5kEUen/tBctY0K3wBpiti78XfB+sCA2b3HBwBy5VCeYslP1OyKgVVELtswJU830YNwdUNB
49viu6Au+QdCRgaa/f1yuwLQDBaVVRQnOq9Ro9YGFCAtCib5wH1z/F+DhEN5j2l0aPUnZigBL7/a
KXU3F8wUohC+Op2juZvOp7lNHaJI/EsMJjBbxR9u1OPQw0x2kjA3JGulNIENktwTIlASTZD4K8Se
xFpzCgx9DNxFbgNqvLrNR3QYTYc3ujALHpYoLxNcaal9q48PyzCotE+IAMOLpbXi5AboSj0ZZ2UO
72pWd1zowrQBpJzHt8Y/4jEppMUcl69rwegcBxc1W/Rf8C1PGWXw8xF3Ba/R9aniUYIhBau7jg3T
6iy2iYEro7XAFL1TLC4COdU41wucKEA+oMFDg8fREO86vXSF0+3VVo5+fw304UtIMeq4A6yYcedD
wcpG2SphqRR84nzdnSnUuAd5tbCeRFDVr5ZqgXtMEG9ehurGAVAf53AG0zGMhrT6HR1TjqqSF17E
4Fyc7k/CpWeWuxffXz2sIABNK/1DDyegYor+x490by/ZWXYK3RCSqR1e++SXBJJDjA0pIfRlEsvn
G1/1krfOI0RaG9z4XIi//okGnDvUW50fMgD71BmnaWEJL7HgORXFCBIAW+iQyv9gUeuom4iutVX4
2GA0aYgZB/gl5R9dc6o75mynjCm8P+iE2FqosxE+f28m1Xy8Esz5aqqV0ADyoHPNelmIjJzivFji
dr4jR9ABBM3vw4r0FR14CO3SE1ym7aJ6HfeCYGFJPVplRisMGN64HeMhzQYVLPfvYfr4v+1eIEzS
+aaaZkPf1ZvRPWsAHGwqgrLTc1WcVVmCYIHVgSbdv+XFiiDfyBFR9Fb+kheZJBa/0bYkdk2j+t76
rpQRm/KNt0Q+77zj46v2sRc6zEyCgh0jZU94T+T3aoNZ+CUJqcQsMKTLb4xlw0/wUqzpbNXJlWrl
xcRK/XQfj+QDTXirLijlB4FMnfSsEHhZiWCwDigQ/Um9O91OUjUzSW2E1+cblIvclAN13JwLmDkX
uRBgUUMN9Td/UjQpFlOj3YP81Ywj2n3OR7SAZcYt61qzQjCiPdA19Sr4oeCJB67LjpGA7/vohBF5
vwpKCKEuD1LCrCaUvyuCkVd2DRjxP4IMkstBIltLdRiT4bIZwX/2TRLnRV61AAuM4srOEoOmpqCR
XBMv3qr06CEdk785+ruPt0YAvUmUB8iJgIaXMl+Ojphc+3UP98L9XnC14DzQE4AxwOmk5wChNH/A
OhnIW9vtGU5FV5hZ7YuIZ+FVz//6p4wAEh/nErBw2Z9+mq7lcDKO7A5L5A0csy7sGo8ycE072AFW
9WQinieGUYdlht7eX3LxHuDFy/+N0xyaqyINWAzO6D6UzoAchqug4V4usA0Es9EulYv+fz0TZJGr
DgaXmw6FE8tOWvSYHXGy3enJ6vDK0S5ezjxXNodi5tGMxhJErQP2VtLeG1tTebPG4YCpGYwZatn1
nn6s+A46NCgVaSUi4MbalMI63vpqZpR/TvmJCQHkAEzLhoQlVSiWw/JTRch8kUfSOBwUgMcyUhNm
/bvnBuduQ5xCnQ8EdsJ0e5CXgJv/lJ92t0MrJHvdc9ArjZFHWeFn5w8vgNKmJeusQzpRw46h91tB
E7UPOri+JpQ/jdglg97VOcoy6VtqfqMfarOHR4J8Folt54ijdMJCl8CP0t5MgwlwNYxmLmNBuOne
c85KBTEjYYa6rrPAUN8ilCFMrjtOr0SbhOafT0a1Gs6uuHkEOUqAhNBiiRxyLxuXN9WP6FMqp4MW
tvGXWlLXDkJZIcoKoGqWWFBzfp8H9h8cFhyQ4AWstrN0EtegUpe5bIyT9NIxPKHjfObCrJrQsF3u
M7uBjUmVeaOlNy4+sqYjEKhnlRzpBYDCEjXbD47i9ZLcfhJ6qWUWFOJy+HB5uSOaCR+x8RiBkseR
2tF/HQsoHwAhxeiu2iRt+geJDtUoif3crAlGeZujbvDVY4dtPK/Ast34D9aM9fIADQfJUVhcoTfj
DlwltJ0S37KEq5MA8cHRon4+oOXzrFIwoYqZnDrWE19M6855Iwx0Cly/0VX1CWIo2V0lE5qALRtq
KvQPBIYLSPBDzOOHAaybZnXpYtRukhz5qAyep1z6fooJYTmTQNSSSLTiE01vv9pidDpcddrXqu/I
ioq9GpMXcVLl0q0Rs46/ppVI4fQr2mpjdIYrwVVOoKz+iKbabxa8bmvLqKXSrJglCq9+ZvlmV0i5
rlsM1v578UxPee6LTLfiAxE05uJUyCWjmzC+9YOkORGRovPEbHPOdQMyo0sITiwJMbcomul1QrSU
vU7xE1VxVbH2R5P4K8kMuA/bDORj/pHEp0nKaCwJocTPdcyzE7dm3a2Q5Y/LpZkP8qklfX8iKaAd
ueOAZIsxGL4ZTkY3xwBIHQCsQC6D2gQkzhBPRZINE5B8RIMb9QDGAXOPEhP2w1YNoEbhjOdALt5s
3O0woBmlhJ1e2kKSirYscsHFbr0LdsxjE0GsIerh1VK5gWcD670bbRWEWLd/MhL70XS5fbGalmTl
5Y0mRkYzQtC9fCIQ3e8Py8h01lEZZ5IcZBq6oUVinMtsp1vUKY1TgaxQuP7q9ppwmaxcwL+DBxKP
pKi/FjShn1wE4I8lJeMBpVwOrtA1J3JTpjHUR5MsCxOV/kaW1iSKZC+y/Iwr5b8ITYWQo1WW1fIl
eaXPnRU19W0HIcj8CPi1kqcI11PFNxoKPcmALB0++2S7cx5g+Jgi+t2zt+18aYU00OB6ZAND1h8w
OCKKeFbqdxvjMBTlTL3fZVJqW6bfE8a3Sr1hR99OaG8zJKJ7X9+Lq4ZyfAO+ZWSlHAhOEMHUNlrA
gDN2im2CdB99DEmj9OUi4Ovls8DOE4byZQO+9hizm7MwYq+RA20cgEImJ9MLrhzjFiyevuq0Dx7e
VSZEg679LF38Xpr5H17WSyBen6Jsz7QmLaywcbM2DE8hBuWO7Kkn74NXZW100t0FeXtSR09NZyo2
ZshR95wD/+wb2pca/52E3b63Nz8iwGXxNNfmjcf5cAZ7Xc7J+/pXAv8A5WlB+iUklncT13bSOjdp
ZCd8+a1KOBNGwnbKDR8sjpWbV9NuS+bWFmdESRS3C2W7oSSgqUQJzfOq3PjUlJ0sZEdiliknEuWZ
Gl0hjoo20XlIx0vqWImX/zAleiFDCu5Oo82mS5WhX2ocqvScBCe+A/KjmFLHhyDyKaR043Ese23t
1odIMloCixtr3o6FY6fBPftRxvRI+yr3Q0aQgKWfgR4dKjUlUZsp/Zdy7ZFvn48BK9eIQSNqRZ5d
rocYMc4adYOJy2ES2b8XgRBQgFosNcSgwTluKwydBHdyEQIunKx7emfskd0tzG8CHROMmNS8OxrT
G/6CqAeWdOismoCsssALvLFcuK0fFtRTa5whiQQsvlBQXwZzUnAGGZe8XS7jxiueb4ECbC/juuvq
iS/6HfZNU8zd6iABmggDUpe76sPmtwQGYMnxFHECPCM71WcSQH14u+SYHioUej0zWYBdzxdI/w8H
vqz0tJMDOcm8wBPbJfmkFLg70L3sVAMF3MyOoMdXjpkStOwt0IO1dytAHA0dLLyIluFg6KDlUCuL
t9F0wsPxNI6Yza1kM02F8/dOH1/2HDMMr74paZhzSg55gK8xnucIHT95ogYY49p21H/pJxyl4I+4
36c3mawkVY9hvu26O2ds88lBwyLCW9okT0vuGysI5wgWb4E5umjU8BzQbP1hQmUfVzd93qEb9NT4
a6Jgm5AD+dX6MZmxRawFXz+ZhCTjid4rsyjCjcKqyamDyzjYO9C6X0Fi1jYe9TVnQGTEroOjMDLu
Ut0UcPk8cgv/o09fF/34AhqIgOqk5f9ykjb661wKxomgSp1wAz/IYEbxzJ+a9k6DncAod0rviFNu
VnFf9CIiOLCbPIGDzrEy1dSdhXdyZpvI/fiH8ZXIyCzhMqWT2I85et/0suhwZ0CDkm+hmqv1E75/
Ho5eJ9+v8+z3kh3om8X/blVe00r6VkTaRb/pSwm3yOLmyy02sIMZmxNhr8qPFyxtB/kVnopgfeBu
CZw0IOWOiPvZsAFOEL99Qdvdszu2YygmBv8VT25pdaZ+xIq9+Ge5sxFNffPfcrLuSk+cbl8AUs0K
/iHAxFymucnHa8hNpM8Pq0CmUuSTy9YKDph+YJpXjsh/5OXYLyT2nF3m6oARvqxIz6twv6sQSwGG
WaAdUBfy8GguZ2AmPXwA8onrDoqsCHhjknV6gPXAyYWLXIVB+jfkv84wNumMn7tRZehJlk7YEHH2
IZpeKLezBPdRyFKy3+d9k5ziUtLvw9h8dC9m+IDqzo3jhsZDwG+CbEY5rMF4fn0jp71l+o/74riy
mwx2Ag7kr4tgxwgudxVtHewIo+qQDEAm1HAZmmiydjZbPcA99hC6WNbbGwjcjNkMQ2kL3yyVIMVN
gNUIh32Qo5GNEsFMVFApKzWLWNkcAqb80cyYQ12MeAr+aRhuO0bX1tBM2bDUBZxbaApUNYA/p/Rd
ddTqgjanGLgsODpd+b9aJvvzS6EVf9jwlWhKxifCVUQxUzNhl6u6VL6rRD7/uxAbZWN7C9deGdBK
uf1cpYIbwg4GR21mZ4dTUpZ3QXxvtDPMWHXbojdT35pBd04pkzmV1o2sXDJVwVf299jmfcwLVoYV
SzjMAsEq51XBlFpcXACDHBwIB7/eibNhB8M3xyXFshOcJ0m8h4804IkTJ5Q7Y9uqb7RYzQftb+vh
YO7qzgk1G8zJk4hOYr9RvWwf4CWS6YEFMT0UkRkFgx/TXCAScg1DTnW4JxdPTveMXad/7dRix6Vz
UjypL2ldbKUidgRP+eS1cWl+GCnQIwGvov3oN3AEG2ffZRWLI+SJjUFHP6LnNKKI9f3fhjiyt/yd
zWEcXstSBDWVtaUoeubeiqhDy4OC3TGCLDzQ0r61xM7nJylb/Zt948nihClZrVg9H7JYydv/wTDT
vZwq1U9CLqcrH6ADKxfWt/MqT3y92LgiOasi7DA8b/pVXCmozilHd5zMEbh0zTxK/g2V+N4BaQK/
5h4kStOwdNtWtXgsRCo2U+WGcIrsSBi3EoQYP2LCQBandOffhwlYHTncTyx9T0AwtqPuNBqniwm5
mf97xCWj+tpytTA0PpLdHAihCighm0fGmx8tEvqDy4MXYV79NPdt8i8iMgifDppQ7M7kTTVxAJMl
OWjJcJ1mt8YnHUP4FK9rUmXraNO8mZufKeiw1FAw6vyjCY6kMh2R9XUKMoAtWrJsEoD2Uv4JuFOX
vB8DLyHDP4Eh02JP35w42lb3pszZjpY/jrubqW1ARVzz9prgg7ceuX7Ipy5G8ooC8yH/O20KsKTY
1EOU+I74iIESURppL8KiM34FNFFtCI03H2/bchsdsMm48MLuZeyZXklPsgaXmgCgDQdklpCvKmc1
4rQ+wrWJtuCYYrKnjE1vfENdpRTBiKiYOYNX/MhahJGKOtKZ51KwN+Eh4q9ctfkAjN6soKt/1T/E
PaCvx7kxscQaBUjr8wXPRty3i2jnGJJRR5ZE71GeVW3P8Zah/ntb3TwLAjoh9hcrREzBXnNGJ2cQ
8TfEDi/xj1RSnR1yeTsei24EIdKu7peK39FmfhrTpPt3UV5krG6FYZWqGr+KJRQpl7F/SPNW0t9I
LHOfI9XC4o+IeCIY83TxaQAvKDtW5KMGM/xBltCFqOBSYfmWM1TJVgi0H11rDCGReVzgQ704q/13
TUi4Dyn+F/CGPQ3cZgORhwfyg4nZR/70OgMtDH41V4KXb4S1qA5yCHZnweWwJWrQ2x/lxIn1dRgK
XMyBlnuET8qrC77C0mfbP/bI7jRrrBKQaiNcLo+AtUk2jqCfjEAxQgmCnYBqE5iqprRwtXqYRHT6
dkUh0m1Ca4jeok5WHwwgtrzLFPZ1xeUQms+b7cdxcVQtPWGspE4tTvY7WYKymMKqcQo4ezvx5VTV
Z4eTiAaofUoP0HTt268a3dYj7cmGUcSB+5TVq479W6SzC1DsJXZIbrC8gBqKJGR+yDvHv6oaEU74
HaDBkBzIYDLkCCrLYDK290CoG+XIghzzHMkibue1gHZZypfrzmPca+JvByE1tcelXbNG2dxIrQmJ
F/yyXez5p1NhxCv9pzchuefB5UlfGkluEdc0JPtt5k9eEcdmU9wyG/sD53hjps9SRT6yu4b0RRDx
/GObQ85AY6afToeVeyJ9scIgRNDdTrtovrDpU3K4sfWNtENn/LY+YIuhDKSYvWMzAdocY+DVXRxQ
sk0xQivfcRheNgNcH0j+YqqYLwxwq12bw9eYLClK5Fj3ewXtEHgpFn1hhMqQAsaf/2kxlQT/v3Sz
FqCCc/AOI9clvYId8hvFamDvlCap4uMMmI+IEx0xqnLL4Y0QDDqh3ljGdNWt+ZlajTwjZ5x8FE0E
TKadgZ4wPVUbB94PIL0AbP/Yy8P+b5JMP4Von0QLdVAlbcNGJ0kHWtUd1ouJH26NKsQq7HkLlDZh
iYko/iv/bLu8kx8iBhMMMceHS0jtwoRU7r13XBsXHmstgIe8XyY00ayOjNiOJmAUIgcpfFpJXMfs
A8wIaM286HLkSR2a0TAmaY4wvSwPS4HTeSRNtXOyy3wUMW0Z3eQViMo2PcJXm3zPw1mMgR6Y0Pz3
gvnp6KMMzxmqm9sbtiozK4ueH6akGqfiDjgd4/njGOXHN0+qEoqQXz8x/5nXc7HklOhE/vfDzyev
SHtlpyBfNSCByoHUMZwNQ0keYLdJeMEmpRwsCacFe80Y2zELHqbngRGfzm/WemJQj+934P4I4FZh
Ft3eJFCrU2puqNLdUjY2SV2DWzeh/tYsSA1ZqrDnA7bqV1jjtZNh0AqLoxVg5v9H58IyxGpjKVXb
yeZ8UAUfp4aR9Akarqxx5o7G/eWE1+pcDmvVrGLpiEd223TupMEz5D9NgTS6tz0A8kSw0qbD+slE
oM+4kQJnx5mo+nDvWzAZfaWEnj1MK9F8t2JgqXls3FluhViJ1jpwYjNN1EUmMtCF3P1N2o9mnudl
EyjfBso8IhH7CtlJUM0v6GzlN+F/QTBV0Gqe6D+p46ydNY7KyquuRxoy1RUG271J2roFh7DUJ8Hi
bYcTWktxHjYMlMKqirv2lYCf6NYwfcOgTtGuHmL93TMwZ/0i51j7wESivxxphASrOdMFMk/X7vDx
Xr8VVDF+VcuY2H+Cb9aoku8zL73YVH7+1PPMcWLpgrD3prHLqpIaVSkwwniyU7ZMC1Ej1I+8YeLs
z2kDEHKmIiCzgZi+7fN5dfzy+9DzBvRPjAbeNzg4Bagk9dG/4x6Dli5bKyeyS+F0Wx2PDLXYD+pk
6lF3KLHNkjEMh8Z6EpB8jyjaZzJYPh3KJ11zBe8ywLFSJ4Ey8UleXqIGR7Czg8TcELP7AgCqvRJC
XpsDk+g46XGxDFtSRXZ9S+gz3dvyzrs+K3zyUQi25GgeMmBza2k7zrm+LS1/MVnXyBYSXEjqr0O+
IErfgDoxo69PBxc1bR6tdQMshsR8JvRpLDOM7Ss/+7xaWtdUFPzMt/AHoBuhELvOtWMWKfmtF/1C
37KIrRw3ea5+8h6st/iFl3awb2AC1ZUP7HC4ZVqUCsMIcRS8CyL4/QEzjhMme5SjyTMKcQ74EDSN
gKQRGe97yizgURc5+t0LkXdXI5A6VJvedZL+I/pUg/Z5n5HsD6KexGXIKbNNV6cSSaIoXArdUzKQ
ndZ1g17AbNXOIzpI1cV9BV/8/nulcWAoUY81l0u6nD6hLzhT8CHdRlOcylW2CPQTbrkNg8xU0lCN
UtvLLKPEO3J+d+OxGwcvWWm0Vef2xgCLuNTzm7K9r/6cfL3GF0/yjmRr6uO98zqkxyuWpYYGg6J1
32MsPKC/AVJ28GUd0UDISXaxWBpIi+zWdtAyNQGKNxVnYk5zRd7d9Zhik153vo6Fmun9V1wn5db4
nKxpYIikUnQcvsUIeKDQQmE850gAPtg/jFwRx2bHTd8746WtWiQvuOdEfhquQIn/MDO6BHT/M8oc
y/B3GqyvIwyZ+faxCtmBulNfi3rb7bYUxBeuDAg3DUH955WakwchSlYLLpLhpHhn3AQTFBlG7ZM/
558zbGJoTxA7ew0vBHbjoCI38MWgqai/URcrAWH8nNpbNzx/zOtfphiYTiNqOIoFBJj7GKrBmMgx
3D5P4tOcnoL7t/qFAKd42pbggZ4Ws2lwJ/y63EnLKT5sstcls2h348Vyn6vjeDYxteQYbZzMtCPn
0/DMumruKtcJX5UJOwd4grClp4h4qX86ZcjvWtgi4B4rxqIKImOfqtTN43AoTkRhP6DewDoU7j4Z
F9G6hqAiTSIHN0Ko00bQZiu9IfpO96Hb/OXSa5kq/rmiZdKfVc+WRGDivCrqzxLlAriTKHcEv92x
72/F/3/huztjprkJLmrirR/tPCta1TxyctHCuCK2LfGECKgLteIgYVLxBr3XKIeIcQMKWLWKm3Al
DZiUEVKIGrRVquh4ZcjFJFJ1ktirl34dpzvctLFdf2tf7GaBNoIhxRvctZR/KqZBeypE2WtspvDK
gix7U4K1yGxp7kZsQtNHCRWFJTKAx9xF/wAW9VejokC18ru5E7DEhdBspnTn2jnQeICaoV8qCAs+
IU7kHiTrQvAKz1q5MdDeQBYKoHYE6OYSsUy0pwivaOWWgfP6bMZ2VbcHkKeBcfQUIyS6Ee2v0Pwf
uRMz6eAvD3PHao0mTaFFYVqJ+tZRWpLIylpgfACmVjw37XOXk/oep2M6yCbflWGpr2Cuq7WGUucY
f9QV0wpDuHMKy4DDhzlaLNkrue2+MEeqJckGn/hbcEUTf7P/X3k7voT5B9JUNPXOQXYSQ4ENJpYR
Ti7K6hkM1LsrrYYKKzkCY3PxAIjSpnB1HXKpf4Mt2QN+ib6fzyxUi34pZXg4fBP1PWe2lbEJiK32
4Eb4JYDTEOEMI8gYs6n9Zq+9isik6TSy2XIwERQ2o+uoN5s/VyOBh5qCAed4ZYgnEdLcykpseTmU
WlfZSRUSRahhGT+BGumm2QeZK3TB1JIPEirK9f+dNq2PZQ74pH6SmHTPYfdW/aBH9Xo3L6/RjQTA
wESSmY1FBtg397PWlwJoXxLH9ksxrxHyXjHhdMZA/+C1Ixy0AjpBh6uBosXSXeELuy2ofTNEeJUg
psswz4p5JZBsQ06XV2IGjmBtF1sqiGMY8NhzsmHn9QAYcITsGSQ3ib5Vf0D8mzdaM2eChtAD3vnD
OdH8gmXm/DoMwXIjF7AsxPl5VSQ08vF/kF7QlqzU6XrwnEHs4SCC/+GuFE5qSsLDZxJEE1vEwFKm
i4/xLuL6LErepVUnYym5GskCt765emJhwwhLVMd9Pm3aka4aK3IqxcUJkq7UfWQbcwQhSyY+K6Yw
ngZwBY5NbpjibeNwzCwqyp5zLQa4nlJCAW+R9tou1mJvmMFW+uobALS1MQWqtGwr0qPeJAdpL8zE
J2pEtOTKdO9MGvWh+NRDv6p+kKUOw+xwbtzmJaMZQqcYNTgPtO2wm+8vOABuVtiVih7qbqNymdMU
q+YXO0mEevfnhtpoqIk1WIksp2woozRHMqsBmwqSz1uxS5AopSXuXXXF3xgclvOzHmC/33O1DoTd
jeG3dHPWoNN341HVKjdm6L6X58Zy6RBeMV+vXDys9x6O13pCpxQ1M7nRpfsSXS4hXd/9qMbR6o0o
uR0CGbzdUQFaQn/1iX/MomsCACcBe1qw2UC2VdxnD63UtPNHEWTnYmTZCuFX2RpsqSBLFXJnVnlT
yOn1l55JP/ciMbTaPUktOG0PmG84iO4WaZQHZ25jCSjHoxWaGdHRvFaQ0y4ZKGR797OnQ75XJr00
FokbNGbP53gOfLAOm/za33vqqehD31LlFgKcKPdFeieIH2moomqFQZzPk1dox8vUt/HR6SYZrWOu
a4ub8dTBDphtIRdNkEYM6/2+YAwETQ+0cA1e+VFaBpv1c9/+rCIXVzavQ8WsMYf+VfosbSkT5CWq
02Scf/ekZarW4J5HURLDUo0CPwQ+QU9+uMnUBMPeR3kUnFFb8LCU1ymClllJ9Z55tVLMFuBnqnY7
02hhn6LYgWW37dQ1FXsa2yXlhTDfJzOY9eywb1t3VPOXJhGOFjYsOV2lgii5XQJkB6Od5NyhhwgT
aV0Dw3VWIajoVkL6kitzzmJxOgxfhdos4dcmvEoyupXPTBU2f1tG2j7XbUR2d2QgZ38zU2OT0mLe
/guZc5gncWgnEEy3d+5nP0V5PrK7Qm6fAp7s8RY4oK5AXugZmiokatKEBqdECMOXYVH4NKC8Y8i5
ErcSMP0da8GKBFGLTLt5j5FtvkK5/gNGGB2ssL8Ou5T+Op2GRfLVMB4w7ZwNycqEeVPCwoR6eXuA
IMCfE5QAnBYQ/uTrVdmzAJKtanN3E/2tGTNYN4trQvn1E9uKNNMVsUP0R2UeO9JzLTlWcKpdyCPU
uX0heBmEA6eIdZx1m2uZ3TYEOt0QzMRaEEtN+K8QHmodfizmL9sCvGgsUCa5CE1jKrfLN+ODNGma
h9Jy/Jy31CyOmzRKXOSKYxvoh8YVbvSYmHDwGFcF+ecWnEcgfTuz74qfCMYx487qNxEyBlCx9KMD
J+iXYcerQa43NKa5ppr2KV8lZ3iX/a1XIZQE9qV3U/ZBQeMZpZcYdL4pcLM5GiaR0Lkygo28rvS2
IZkMWCU/vRAbfyQEd6b/gUK9836+/Q9Tw9RTyZimRfWybeutp+2UlhLeC1ljje+f47YsIJIsRQoC
j3+TOR3/BWerYsE1wCd30vOzkGMSEqXI2Qzz29hUJgUbjXlb1JLEqR0RLzGaeWlc/z1nX/RMW0Pv
OZBN8My64rBXTCXH9N2MxVfNNZLuB1rF9yJunJ+FmLHvk1fKpACYqVi2Y1Stk3/n9XBRRUMhMwPX
KkzDLMAGY7UEZYW7CvDFLnUFdP/tKS7flwH9vR68hFbuvA4qBPxSLY/foq7+4nTW+cYkrQ2sxtJa
opO6NgDXkvaQJwhMp3mHrXoGIB+hfickdXsDeiZf8jaWJtX70kgh1Sfgmm5y3se/s8eCg4cW26iC
0qSBUIUEzOYCePpMT6qiwa5nD0JVL7XIwHRDjDwgLVRKZHdSZO5nTrpGTJExhcnYoZn0tw3uYMjL
FGTqX2trWXTKffksRSH2v1qo87vqyGpgnVWKfGKpGM1VYUIBlC5FRaoe0gKchtl3C7/RjaoVsMAn
2fnyXC6Y1pr8esjefHQPyxVwRBhYgeoI97+WEqrEUxGEILhQQkBOzLtYngHd6lwxpvguotGWs4ey
UqAS5uGUf5seKMUPNkFjDT8c6t+xAoYcNxwv6l4O8HIE2pDQJg+w0Ue2Nk9tLd6s9inOO27mdPNt
5i+aNel+LRII5+JOexVifmQou30GxmljTE0aTOMa/NOt/S3h2tIlFz20gBfsUZ0bQCqgGWig4IYu
xMS438nXV/ZqmCaeqAjX3jx0mDCwjQoIV42WQ49FRCeTRmTUWEgbey+Kr04wo1YVQUYpNkRgOUE7
tDOORV2LQnojiDss8TjZtGeBYtMgVwWweL4Bp3BghkPjk8ymOSjsurGXQEBMTwyXNCv+P0Lap61w
e0iTt7i05z10uosM+woQ4SZhbvgxtaYgypytM3GVAvX/DmKVtxnIq543cf926em4WtCC/o2uI+zK
6siViNAKKxde60bCJgiqEgmnpVrihmPpfSQFVTrMac4+nP1NKsjhonT8AaB7Da6enP/3RTbBNYQ5
otbwawmn/lT6Mq+IRrUZ3dVGvpzR7A58W1Nb6sL6y5O3ObrJAGymzyZdANtmGUV3UB+iSOXoiCH4
F+y2OPkijAdYC8rnpvG6z/8bB1zD1QRxl8HqOA+DBZc/uxip0naY9th2vCEoz0tdp9bRwrm6hguC
NjHNZqIWivnJCJQTP+c6QFS9IPb8/FGCJ3E5qHOggZpcUMn/yLP1/SAp9wUeAgB1d4fDhICQFpAV
8HDxOaQz4JdHwGm2FFoY9bSOQP5kiXe+9tFl/TPGBeVk70M8x0lVe9BrVtz07gtz8HlYw+4YKfF3
2Q7QIx7AxGq21KRMK7KV7xw3EvKTa1EyvOyWJlhTZ8F/HNAXWgR3/LoTZr/YbVJH+wR6xRcCof+J
/wi1+jxj3AfCXAgY/+sxGVpt2QmTZ3nO+fx/ZObiL7oGbo+W6r0re9PiuWlvKvwlTvMORAUCfCDO
eY/e+nhbQfLj94zEmpky8IfGOuqY1qybgs9DtZ465bPnNH7Dfz560cyNfrAgfY/24LTyW+WhLhY/
5pIn78LVXN4mm5Q9b6OgItsn+jYINufnsvLG9M4RqNogK3GKCVy508d00zjsY6vlvhLAMYZvdSbn
EN3NGtsl+KzNe/mgBHh9PlDlMXmFa3KPkNlxjUc9IQHsHW/dHadvDLXEEJubh9dV3/CzccBd/gDk
BiBLdFlpSPMHDdQwVAmJwPVBMGqiyvdYIm5QTVyTBqkVGNYwFtb+yZm+DO9Fw1FLzVHMKksR56L0
FqH4METajEw1ARC18o1F5dwSsSV15oPm5L+tqzXx5E3VW6v6vdciVJEJsKqyhjt7mrKTAREqbHXi
3cUAotA6Xhc0wItHUFhLV56EmJCXOPESLcFT/Ba/lN0uhrd+5VmYasKTVe2n8mtYYKHUIgZ1lfeT
2UeBk58zl7W2OZe7gMTi6s2b3G8ZxC7ZxG/UtD1oh1u3DG5iayYjOztTl4UO7XdfSUE/wzJC1+gT
WiJ2t2p+SUNNqEMhY5PV6zoUVjEzq92VHhAMzMxhWFtTuxcX+TMLa2Ht4eiz+l6tuccxdo2Z5tX2
W7LYNdEbGjgBdH5HVO+x/JXY8lDmL6cAfahRhXEiK423yJaNjpAbdGLDSLUCoGDhpJGmCcfTdZFi
tExaBHy3AfgvqZW94MUDW4BVr+37rFf4YcdYa7MStRQZuRAZ+GeApt0MIFUchiyGSkN9uR34XKcD
5cd9sODhhn4jhkVz9519P1GHJM0LyuqwzQvosiRzuxeH86+Z2VSc412ZQ5OzB9z9/4vWul10JPVP
5FbXzkdZOTKryAZRWaW+0XNrxMul85Bw/2UHHSAXcdqMby4TDkjm6Lk0QyODqZA4POWwOkEyhp5w
JdFUhZR+qgoyBwg8xHF25V9JT6gZ7RHVYMHJiArDlgsvqBBHYirDUum2zMccCjVWGJGmR6eVYmxb
tAPZ4UsZtBv634NdWkmfL/1YgWSdjKmXruUufN+I4tT9PrXvZOMAFv05CKbArRmpa++veV+uZhM1
5SRA00jEIgcZr5N9DgJi0uadxHZoh88cVqKDFvyn0jjb7Yhf23McmeJmmxM1hL0NpzkfVhLXO4Dd
EKPHFPUrJWUyUJyjhU+VxtzIyqQOsXyRPGbZUOdTz3Pk4KJkZN5enMJRKcJHJASfL4/n4SG0U8t2
wSm1Q4YAr5aH7koT+/l0f7jtuoldeBMzYtLPf+DGPj0DDA1dEk7X7F04yQdEnAKuFGwGKYsNAz0j
CACHtmL2592fSSvGpQdZ0FYaFfMXEGf0kcMuaa3MejIHHiDiUIlg8vnh3M9p65T5yH+cr0ba25dh
ksMsZgku/W5kTC2VvgiYojIndASd9n5A+Lbnpa7/ULzvjJgwB84LYBMlv6xiJmOdLTWAxbCoPTic
fENIdJsISAui1yg4oBW/JW0zd6LwXV7azOP+jcXJM42QK6QE9XFXTX3kyIuzfnrWYYSKBsf+/4wS
WSeCi+WCHEPtPPnOhgtAHZlhgmOec9SeGikxJSk97Q1IJcfSsNv0NSOs37sgQ/F4OjlA2ySEdnf3
KVvYdAtW3VJ+nQzOS2ovLocFeSNfRgeThoQMyZNHyoHcpedaFYuGhaMZLHebr27mV9yQ/hxlZpsX
Lhg6DVqX4EMpcMMhBfIGjoPkmMty5NnIarG4xTKjy2/d9eFo55fQ8MUdaizcaK4PQtfZlW0PT64E
9WHaWL4qnmS3AJPsZ1mu2Pei6R2uM8MJE1Df255mMLR/hSCxgzC/x7duoCF3y+hfPRA4x0K7EFYT
gu+FoCZoTmYQILT2UEWryLTvS/cqMKEA+HIirX3wHELF66CL2LlIo5VISWDnE4sIaz3cUHDfgXnO
A7Jc08C0UINw33DRug4MITcZZ49leil0LdenmMzkvA4vlrf5OjpKepNsaz83DayMymga5Vns+e7T
fwKy4YxLLENY9z7Rwj7DxiI9YNdoITDU2PeYKOTsNVl40JKqRa1e4s0/lx5jEuMwt9wBBlU1+Vvg
5Xe2egHL3LzlRt5WFU3p+mN0v4JXsBk5294k0i/VEPBX+qbTY3pTjNG3HIH848uxCxurelRjQSrN
tKy8Fr2IjjQZb/dpNpiYX16A4+bnA/4CwFMURGybfpxkskM31k6M7kp3YgzIq9k2TMlgk+1cs+QU
e5CeJIlCqR+BAnL0oJ5QuyTd7Wmh3fPtlLmUZkXHCBbVwELtfHJCj32VUpssJjg8N1kBugOj6xiz
jUeDa8VY2hPH47C8oy+6d+1HWsvGqkTkpxghBot3NleuJEhpzoreBt2RKWVSFmqMgIOVW7rcowv0
j90t7ecNmNepB1m0o5d2xwOXtRBwDPqF1TVfXCR9hlmtZaHZnLjgDQGpq5TnxwbonJo7StaJR+//
L/b0KXxiWlgEZhSb7cBDGGBnaFb9dFjQAHGqc+Ga93AHuFP/PkLkrc4XBt0bGHfZr2j11fNzt8iD
QTttkueH/2jFL3WgSQ4cJ1hXaf7i5rdK7QB+QTLBMnRXdrMrqCOaPIR7rgD3y00R0cqv526qw6CH
uN4NfQpOZmgalP+iEqsB6gciX6iR5qbWK9qboHR3tnuBQTJJYVz1GpqLWXiCmenJq0xQO+mtqqNH
z/5Yq8B/3SnFGqQ/fBsNuXh7orEinpalO5B/4QlwfBYC1n3O2qNanPNKbaMqtoUit2z8DWoILFd7
ugV9tfbcf8WNmJJHzhxtAWhoApipqGtWWpF4+vozyIeHYUIq3HYqKyRLmtlsFszckYwuChsDnj3F
Eh+IDzI3yVr2ltkAbdO9+287Y8fHcH4kTyOl7uuLthwwML+Up1s4w0Gjmwx0Sr/aLmaCM5h9oPtL
iWrluhWFb0QUi/pW9mI+4atKbprWm1UYNF42Dm+1GWfHsTAwv7k/kjMi+3zt+prTLFDaXmsTRO/o
dliEY39fVTrXnVyV+kC4+/b6o26/xuOy64Vv3Qww9vidyHzx4WJJOTgHp6mGBWIB5bcQDvHL8jpI
ZNX57WtqwCtXjNpn6w3VK9or4JqjwztrKKGGp3i938lxK6pboMBP2wl4BEKfiyyvFvNLzX/a2m7r
u6hWht9Ir0MptTdOwv811VetbSL5EjQNfKrmP1ccC4dilwKnioQMwJIi6SK07vWaMpsd+Llt58ma
apPD9DPH15zVWE4v8NsQVY/6VO4D0gcuOCNxeITxKuaQNOD59/wM1ytihRxDjWX7fNxKObyH6sju
uZW+MMunL2Xm5Ap5j2SVNRyAexpfJg2R8ZtD/MpngkK4hhIw5ZsWREZcdc+V69BtxTcFBkMohS/y
v5SdUkvmBEzGDXhQqCiOrAzJ7LHJ/98xVNqB7MkB0HKwWYuVZwbjRZxBEj+wTNirNgkNJw3Ro7Sr
0d2+ZRcVW+WniF8bvwWmsp+EH3BTj7YJ7iT6Y0AVjwP330UmaM6Z/hygiaiu9QVUjg+KHd/zTWeY
Ck0QWruTCmfW2Sj+wBttl5xyoR1uJJ8fplFi1r67VTMEg2IH8wKoJOxlEWQIa7Y8WCpWawHsr9Io
+ocJC6dnFi/UdFCjp6MzVxehiaJCEb/A7RC4FMwB6mzW5WeVdF689O0oy6MpsbsRo6zxdkaNDwj5
SmegS6MdNZlj3nqCXL2u92pZw6veDG/WXYVsLUYPndwepi2Elwad2cqukGe444gUYTeArccrK1Lm
1Uqp5EAsTC7ysR+65AGeCbiRR4mnhQ0HUajOq8adXuK0YuFhzJNi/nhWr37XiHKriyeP6AEZYUoQ
SY6Mx/DK2JWfQlA2CpUayfG2DMhweDV2zGwvIgVdKMeg8lLDNTKck/bvyWo3n+TES5y3dHlJ0GB6
LtIVIfQvCEjbqOzg/JBJe56B1LpMFeSNfHjzSnUq8aC8J+lnyfK99JO2UtD3biJmGTsu9h+9X1a0
HRyPh+DEls8QzJ1mxuTAQU2fTnFWBR1cAgmMIzWpmtsQp9f0oUyiIjoV5eGQeamRuwFGYGqYh8EA
3hkj6ISbO0AlefnvbsLH4NxuFK+MrNTMM9EBk69divEnvNPX1GJGlokJRpUHrbt59yp2YQLCkXqN
h1nL1kEdwC5i6RuAwX7cJne5QiqSPAKG4defp7VQbbYUBycr9flW277qxUL761szBr3UpYIF2l9d
5QrPzOJdwrc3S6KwvZ0oe1oT5KYwjGmP99uRbPInNLmmZhXdvXNbai9HmfHh0yM16GOPUrfNf+kg
W6NDsBGuW+WsjDkt+dxBFJBbCj9r5ZzKB/be69SDoJCX2BtdU8FaS3N6CIEE6K3E8UebhrRI72GE
gqjMLtlkgVYCU4G8Xun95ea3gp7qW/PLauYPI4KAByykpsGxDJz95M1lj33icpo6Kox7f1rFIbqD
DOKI4DxcSitgoIxNQzLQHAjst/exYbPaLcDvMpPv75N3JqE6JVnz5pWStwJy2/QEBjN7FtdfzXLa
vpsJZHnJ2VQxSwQdROK7f7vnx3zuHZB/wnYHLt+eEt339WHyUk0+Dg6TIvYNfw4GQKHCz96zdlg9
IC2DkaBuF7BUD8z8n3UHRUr6iNnamXGLHr+972K6UW7qZoDn5C6XKvzlFbMUb56h4qtGlohNBQpi
PV8IEDjT/ITELeF1eYEpDk/qHVaYRI5YyhxT3JKLwv27HgHuwTqKQAfm0Yw0KthTACxcK55xlxXC
cTPm7pSUP7UteQnO2J0TgnUz4GjuO/DzGaGJqzxHJtkX3XZ8S67HFjVbVHtGvemNP0bG3znYjTxN
6RKmIq3ZiOWszhZsqAKQyJGFGLaGvpHEaUxR8BVoOc06IsLnT4RTPwfK/nAmMM7tPOvD4FZLk05A
i3u+PxdpcrNyh9el0MQtOq1SY8mSavWUhYw6yFiJIrCyHofEMoNt8XbWYPVMJLxHd3GcZU+Bad0I
dTTXIw9pqLbqfhHJ+K0XRcHYB6jkY7KL47DNF+8W+xI5BFOIzmpUJGQauv7K3pM+ixVWXnHV4Bk6
v3MR55I1duHuWIlaOnFkTpVz6GNWiIXyWGKCMJWMM9NlG9QKebm6KxH7ifhNyEhxLC+JsrOq5cZs
7qTKSEgyX/mHdJ1ad+KuPJiRxtGwz5zpE8ZjiAdgpgUrTnqYJ2Hislg0xLx9qAcMOrB4P2a5evr8
FqZA4zf68vLCV7tyCBfF1os/VbZvVzAbWXIwzqLyidLl7MOiuVMFjDmgKn7vtM8bD9X1+8cdzyNF
qRP2xJuscU7oh4jD00R/0ka5ES5U+PZ9pVn1FsAJWuu3JGpYqVLD/n1ZvdvgCOxxNbgOD2lssmWo
Oi3R80wddE4BCooZyUrL9TWfAorWgwZ8R3sBxVUYVST/jOsxR1cGGIn8aYHoz+gnHWSekoF/G6FO
OfMz2npjFIrN2lOM20iQemOqPDJXm+MILeD232LWs4FV7/GKiwFC4FZd1HECikGTPFNk4ho3v5Up
QEJTQW3TXxo/KxDW6de9LIIolIglulnSwi8P0CWT/IlQiThw5VgqJSL+KwbZGhZSE6x+xGctXMqH
ImQhCmQ5NjR2iUZg49+eY7W5ryTLENYMgldVCbI4TFAxISbfwp/+qpr/YmjB9q5PCIcqtIN9Ka4E
9DKXZaklPwvKCcwZGXU3mF2foOBYkmuo7/qNid8+xWW3cOURMWKPFjasp+nMAdpEUlu2W15MW1Qq
jzDycW6sIHFfaFPEO22nTFqZi7DUOO1cgArXd5uQ1mCBuPi69O7WZKWpAtIb1FMp4SlDCfF8mh2E
sxeEgxNF3b8O2grBs9JZ8rNp1/n9gmHi2VWClVotfeNEgzqofUY1jaX0hJEYGEBAqA83EMwQo72p
KFWHs37AfJ3wfRixKUoooAPCJbKyDCE2j5FmrIsAmGpsBCCoiSe+iaT8hshHzVkF5IURJOl+rKjO
dvGZwJJ6GjdUIh5GYKTTco0y0g53frLd3L7l52v4GJXhCcnH1DUU48gPKT1QsH5IBnbXw2jQMvDv
Js6mwbm9UW60HyGW4ITk5ocvYffoiALMPaWNIWRnY4UMcBaqFa9EFp17GtZBDKnm+Won75SW7u++
Cokg9AbfnzYNQiTQ4Jsv6zlrLnz+QpaGq0oRkTy1CzwBZlMm6V4n78yBM2wpeYtla64yZ3r7wTGb
C4k6m0beuYrPDB5qToYpN4ULcnPPa19mPPbqDdvkycdDGpyUdTbLQoaphm4Ut2HwuIhAjWXtDaer
E9cfO7BSQwuNtIeKcN3TSJKd4FpKH2vCsLa8CeRuc8cBX8m283oL2kTpiEA9/yg/8PdD28hN6fw+
Xqasa0wNEcskpCTLBKn/oOaPGtvPMIZaYh4GgJ7FJSsAJo0E5Q45E9Dij65JEqYqgxozP6pY0/94
Z23j23FFx/FoCR+KMdHX8hozXa8ihDCtAccb1PjE+JM3PGxznxJWFYWjlhWF38vvjoAyaWhFqVpy
fxRDrd4hoWSgPURgG/1HRgPD41ChezR89rKDOXwXbSHYNNyySHlfoRMYyZYhUOTSObTnc7eRnTij
A8Ak+b+W92ZimKEIt/THWeNI0QkSehURvOwM5EV5LpGiaaxyCldrVjDM4nTiOCmPH4vYsa7YwV3Z
FNo4mlL4UlVxqbXP+mpr6GIB/J+6HnqcoaJB+7erI6sDhPbDrl+0TnzNuNi92HZP9aYYvgXwurwH
M0Rz1F94u/B/Bc2jAviik/XA/NHOnUnt80ZMukhU4zDe1ykCgFcOlqvgn3DLD3ZF5MMZBEbUacgZ
9FBuPRSBijDwF8+eU1NGe+pgyW01tg2gTo6gy1S2OExQh2vUA728qO4TNNB9t5P3Ols5jWY6BTvr
Xa2LsIWXD+xQ3B6sWLKRXfEWFM6UTjSdQECtyKq6kJnPfsP/wUe1GSEHlcnkOSKHPNEtR/FTHKGT
lEf9Vqr2XD7u9JJH6R7VWagdsTOvvucDEHo1foMKB3O8ba14ddgMdzuHR5O1fZH0gE3fVZObJKgG
7uKSYwcqRrrb7v3aUi4PLIJFGnr//9M9kWpxCELvyx+b+N9AoO0nbHvaz5Menoj2x1L7JbzbSFVK
IPZRbFuwbFH+fqg2UJTZu5Cwq2dF6AHe+hHtqLazTxbL+ylUopx5l4ooPL9TgYbdZYYPKDK8pioR
YAOeHU8slPvfaLyx4uYjpr4294iL+FE/xcb3OPHX8DDLjp0c3J5vxFn3lEilXWUvAWuA0srqBkgb
kybUUYOP0Y8ybzcie6cYf3DhwGAxll+ceiWJQWVTygpS4xPl1iIYL3fwYIOOh1kzsMPOPEYUVofj
TXK+GLU7G08YiO3BOuI8jDuGKbf1BiyIwfcJDp6LAk2GIfnaiL+8SGWqHkpB9xYJ+iOq4p7xDtpS
GLeKBLzQVp8rzLAbZ8cssenyrHWf68x6UV8UfLLHTdzD59PdDbte6CbhaC8cp4aQCypmbbrEwA1G
zJUf5I7jToguMuUE0mc36zFBP76dtVh/CYRxcDWw0pEZXVwuFe7y8vUxxicGBPi6KZ0nnqW3+NYg
d5Nw3/cj8VdjzwE8Z1wCzgQRtJpuzx5rYibhuGFGytjwWerzXVHPOe/23v8qV1NPHNfcxPbwOtje
wehkYiXdPZm7uweY3QCMu13K3gKCy35018KNg0lMKT4NK5nS4a+3lNosMXVFEd+A04EV6grSKd6m
PcqQVc8SF+XzSUjpiYJ3yDywY082g0NHRvAj+ZH58ydp8lHjxiWC669EsNx0i40LO0Xl511fKxic
Hqo72AN9JEGoQDZjBRhIhFNxIeGbL92FV3305A2SUXx35Emm4lQG7/ijy1GCspUONTpqdnyAP7oy
BVI+m3VlruJI09j/nU1x8YIffVjLXQu0TRGwmv6RqeePVxHeS0iRuAwRyd02JLNJN62rOVT307W5
RJsnca3o/XLTrkVPoaF0ieZqD0VkNSLSWesQvMsDp9Dqu74rdwHKMwkqejnDC36yPJDSwrTv3o2X
uUAVwzMh/kGOI4A5SG1VHl5iOoRfUBkQqXs6cVl1DjKGV4C1NM1wWu8z+tlgTIletUxZOBbjEB0R
6EB9GtE+a32/Bny88+tkxdBD3xE8tpWe9Dwhg5m9b/Chd9E2y8zhKiHguOtBY2iqffmHlRp61pWR
b5nzZ7XCi9Bj/M/e7Yf/nDXJMT6ayHd2uzU8ZR+HJmz6vWzLBqAmU8Xb7WJLjwRjlTMtZN5KZTEw
rDxmuQJPkZT1E4n6Yq0tDU1KdVk7RP473PswAfPMzbFmw7+IDjlC09aaJUWJ3dGmkJJ4sO3hTaQx
di5KTqxpzLO75ft1NPD9klPDq4WY1UfT+QoRVcEDRfXCDBR4qpv+3CV12Vlh0eJJDxF0QnFvnHFR
ibUCXgku10djBIvMSGiTXUUMHLgMjnw+eZCUKsHppxomCJhJG2QyF6wpH1DLQC18fsautHiY/lpp
yO5c1yv2YA7yZ6XUMa2Mf2Mv8Acw0q9KQyAMq4Izi19SbS6mBkpPpYkwAG1kG9zZLPn+kyi19vM+
CfFtNVq4JJtHJGYuKwtoZzd1WPRK6JAbNcv1MCZKu/I9Th902JHavKDMjz+ZPfWUc0Mrj0pr1Ln4
7phvT4mS9VgVRu+2TiuFq3WuUfkXPBPRDKgp6DUoDuLhTeVGHSWfG9STZXE2JmFFn/pWFWxPZ1xB
IheePVBjfJ3wmGjbK+/AZc0UagFuZc3uSJfIvmfBrSQHTwR9kII5EkYMR3Xc7+VeWyg1IdA3KeLk
v50IZ+F/nCTxLp52IIV09cXQ82pxY6ME7vGJP+MRNNxhBo9dCwit8C7BgZlE+In/mgu1vLqCQA5k
p9B+ZlOrsQzm8ZbbExiWBJ7sUSryGuiWrNOh2QRTWWUtFpnjEmNdvXG8g0fomTOdMKMmLSu3arZm
fdrA46mSpREhZ70zPPI1uHeqljdtkhAs8l+E/bvN7LHtafQQvdqX/xtWzpiXVdv1+yHPZzE2Zv0Y
i7vd+ckMhDcfFGDplkt7rQwSMB9ukYwdc8PJq2TWWpEyT9i1etrgGHJMugaB2mI3Xev5DGlr7jIJ
EK+s09Hz4Thce4nh3jKWslVlfaEDlnF40XSeEXnTTVNq2ZZ//QdrfK0tQArdfOyoQq3k8217hHvG
Duev66gx2lxG7jrCIpn8Io0SnWoya8lIEBXcdFh9JXPgBBZ+mD8IeLPnavVEeg1LIPDNwqMJTwn9
KQrpzU/Il5FPwL/5kNRrikCupfxCv79v9LbJy3PK4evw/vkUYr3YhQt9urw+ITU43c0NKku+Z4jN
jpaOQJfrQuffLNjI0SacP2nKxNs9XKAfUVa0PSWw+jCLhrC9qLa1IljlzSo730U/mzm+hu3SnM6k
keJQihmcMFEqum01INh4+I12INkjIpeKXLVjO5Jsp+L0gPOFdnznvunpw909D9LOi9vyB+2igZLW
PvFkfYEg47OhmfMV77Abui2C5sgZQJHbUFPn2fcCMs9MqB+mlse6EcAqT//Sa2qXJXSfax5O7NAW
8c9AUC8ob7yytePLaRG7TughgWMt45WNfQrf0ZLEQxOyRgN1sSBdOGVf66bA/yc5ctdG4rDb3hYc
iJOo9/hZ6OoR/PAj/ulnjpDnKn/TPAj0E8YuUVx/eJNv3GNKyPj6EitZrZyn9v+0psKe0G+Gmg+T
kUXkE2z6xCVO6hvxy/DZD3C8P+dl2tjh/XK9dtBVNs/+IJ1gL2MfZspHalgyzfPrkZGQ+dk6IKyA
VZUHG3wWRfkyThJVBjwHWdpe+HbTRgcInKEIHs5pZMMH9UZsCQPS39j5jRttfw/Vp7PpOP096ZRM
2Dfn8gRpvuX5AWwlU0x/1/L47cyX8kwO3Wwyl/D+8YHlvil5HPR2I6CDOyoU2jMw979UZd69dc+j
g6D3J+Hh8xsgwKpYvR/PjwHcZYtHYPz5jBONcDl5/KJYNMxzht5FhFoG7FIURYY8F8kMM6mamucA
mj9bqDQuvF7hKSoK03nI1HSf7/I6NCkrCQXT+gBdfKLWCjumMQdKK8a8P2lIWAZE1CXEGfcReBV7
Ej45JEUjrfXm8J8spYJpjIboX2ZTvGdfuJXZmeXulMISBQEWhOpXqhBSNOmoJSry6t7lrNa82KNb
GQjyCdxHCNlPNtVLYYdzE7N8H5AIYAc0a7sINmTAWOd9jAtSLTGsS5xZrP4UR2LIxYZL39Zc5Zxa
1ztUldDD4kuJ9TQbvWC9EJo7A0Vx3PZxXOkuPVFBpLAp899qcWXw/hR4WL33Sw1wuMBUR3+ohge8
CE7ecJshgoKsa55bWUGFDypVFNg/t9WnLf6J+R6f9BcEnZ39zScCsZUWPZogZGebzP/+YmN7wnEK
Gum7kNM7XoZ1sf7FGatZEGz1RcCUsA614eWG6upK3gMwRAFzLciJwgOhBIjZ0TwhsD9CH9j1EWG2
/K5bcmjJu+mgJ+zSf+LbzLk9o10gjXsaptV2ZuPhhQNSjm/HSlMX/Dh4CQTZsKDETRjP2lv01Uf9
xsvVf3OK7Um7RwgAueeM4fDpsEA8Qi/VWZPmQTstccpCfQwj5emvHFQd7xIr/VpE5fxNuv04/luq
MkXo33RQPOtF5ccn5Iz1UF/BlfMruNcMUwGkRChxw2dbTEfAi+V1zWRBhrJKoVEETN8kJXSS51R2
ILpK4sWTQxTBsSzfvMGa00b8xvqlbvaak1z6vqxbghR5WjQtd3jONPH//X1QzZ0jUYuRNLIZHQDy
kUb8fULiKOsqz3DiBrDlofitr0/fIv7Zo0kVv/AVa0GULzk/Oy2zH5ooBqOE2pFQqa2iXXuuzRKp
A2Ejy/bbXtpPxszgB7sGD8iIfbNE0fV0h0gT395A0x2HwV/Es9mjVlBTy5nWz3sCzzfKvKG2zwOg
dLRvXzImTrf2Fl1ClnVwQQ0FLsyGbBN6n7ivF2vW0I6kfMVu9m5E3snTVHF8qtuxGaNKUE+SG46T
FCXchc5NNdoFZiCgVxJk+zrVVodlzftOBTGDuUfcIsasL36bpk95xAX50EHqbIq4It+TI4MoSBaY
LSV1f6W4C3iSiNbWb6zuUl8LqBuYa306JvoDT/wPk8IjwRLYptAqVRppg3cpkti6WY1WjnCnt0hR
Si3qoIxr7Cmaj2TufPxL8qZ0w9rqH9yJ1mKNGf5L0GFlhBO0wsjn1ZCCLCB9RHcYZEWtDh80JYAE
/uPSJgfX3zzK7L2UsCiq5xlqI/YtOEfZdKflmSEmsgNRz+e4mfOmvmBnGw7/BVmogw1o6rJDbsxm
HCht+wOYtuha/z55DjtgJXGenlcCZmkLTUy2mcC+p2geEMBCeHf3TGC7e9QDTfDdKLtOoikuzUsg
ghDOM3paoGnU7ItilPdSwlfY8IUfluDB0K4kiQrWSXfNoLyLsaHB/iaEmHRVsM1XTKM4ImrJ2NJQ
dVw7AP2bshCE+nkmLHe4nVpIm2ypx0qG9l6J/bxF/xbdov2MCAyblJewvLAusYbJvj1NFeHfTLkK
ZeOTKSv1ES9uft/aBy8QJSJkolTfIUcuH9EcJ+8EOMG4ZbtccXju3N0h1wz1s+2VPzMIdyP4Csy6
76i4HxbJB0L9QnW00CuwWR5icYHtOUKEcrbe5F2DuyXv1Z1zQWICrV3rfqgC3T7x7ZZmVLNQYBMX
4O0v0cQ1r6i9xGMUvGljCpqaiKaG2mLnRLfgy1Uq5mGVmPHwraKpPYYtmvdYPlyMLPm11T7Rzj8y
5wCBZ5RCGxbyY2P7FW6c43nf0fCJO2Uq+3WLqUMB2wXIGVWimtkToxredjX3p9lU6hRBAAZw6fG3
rp2+zgQcRaP3FPH+V9+cgeqaVjHMf+1VmwLwW0Qr1HG9mH5NI4/wvigHT7vvqFiRs+uO2k2bGFRl
eE5/QDHuWfK7waOkXNtZJx5z1vT86B8UJtrVhiYTpD2zaKfcIMrgRkcZI6W8eoNgMZr9PU5laEFr
OcBYfUVQV6tZxjvgrEYU+bha93rLS1yDfI+dOzCE2NjkbrX1zOihZGLCCDphEZFYvo/Qsn2ftL6r
TnmUaXotkz9c8nZMRDxHeS44qhM76PPOxlHG9YjTrgwSsZa8R3bTgfJ9onTXQyPw3h88Fvwzdoa5
WASoYjxmEaSs9y0gMZb/7zNzZ7T19folqhI2WZUmrv7KvCg4aSSGVNUK87jAVOO7zr94WhK4zb1F
19pPANMjNSLfUCIF726nQ44qWiKkS29uMgyFpMq43Ru0pFf82SH5Xq976OPtR/MBAoDtOqNydHnJ
rA1g90RyU9ydxP2bpgrBkF98vk4mdux6ex0rJWGFxmMR3zxxVUN6Ikc90SnBVG/858QWE5kdFYpe
Ik4DSfjCvW2GR7Wzi1J5vQhZoQ0oxpuDjrL8kkizBBtTLkTVkr3E1CE9pl4juqL4neMUNqyug5I/
hLfORFz/GmArL6lWsBAJPyAB8Uo4HvkcTKP3HECXCGnwf5QtxA+uJdebRLad3bhn/doeus6KmZ0y
h2qEj50y3FGY8Ty888TWwVaE0JTDuQbEqVQOReERLoNaxDEPLTofWeL+OuhMjIV8AEEzVOK7kXhU
MmYS3roEwZ7WqSAM/+8adBlvZF7h4ZtWYMbXffehi/vzHW12PQtCJ1MX1oTquKIMZW5DB1nJRpsp
poKpp53rSUjoIMUEHZgT8c8ed+knIgtrIM90QsF/bUUky+bWwWD6gSCmcPX4LLMIENRnem8omasL
+La6D5C2k+3yT5JE6PW/h4GG0+Y+81OFgCybJrTsJYoBwZ+6bnwFEIerYhivUAK3GKvJPDHAb5+d
+jG2e8RBw5urFpt3YDwiy7OEcjKxA1JoucMUGu+G3R95FqrR+uLCTz9j4cxF/hCObQDBsgXQvUpK
FMs17XaBGKbmCK372VNR7r8vfQaLA9ag7PeRr7kR6L51phiQYIlRzo3rNvzMx8K3mjxpoFOk2ZvQ
QT/4poCKrVCzezu4T0IOB72jZ7S8Z6kwqWBsPNN9pUapsxAKZvuAxhMGK2vgf2Qq4JzeAjnTVAiD
s1LF2OpQq6TP3nkFDu1ZWdtewftgWfQTc/a9I4RYHknOjHPp8xw++24QD5PoXytppRZddlKEKkyP
pnGVZZW9ZD36z/IQdc6XASf4bFJOn2FZKEWLF0Q7Dfu6G+ize1TZa7Hj1KASQj/pf4K+jHJvdb4i
oGD7MR3LXGLzN2HAcVTCEqQ3Aa3LIMbW3EPu1IDdSS86VfG0xV0zXStqihfaQUcWiYgmJLFy6NOA
ZDwtCIrnHeNLXu+BQBrsTZcmHM41Pb8zW3xnMpiyRTOSMZo87UROcr2EyWGqVva40HXc9f+c1bj5
vr2bSs+3QvTDaxVuxJFUNkR7sD9cdzlfhKuBiLoHuEkllFE9AefGJdjg6uzF4qnctwJtCXmw/DRO
1j254z05OcJBF26nvRe9OpMjVeebAQXQWf51cdixqqxfsWXBiKnIuWF+o0xSBPxVK11mh3VwtcSa
tLm0uGB7qYyFONUOHF2+/jb5bw+aYCAbJqbAlZ5WxFwKTT2fcJmUiCvfCJOwZQ0+875obU83VAaM
seqOd227eWHn6XU6dQcvRzAL9boNL5YPh7myF66q6O3XCsExMxJdNFlwChW1eQhEnmk3/uws0jRe
e04BWjkoEb1SJ8I00xZtI3NRHDrGeAaz5qqBpaQUQzlSawFMEpKnb5xwPV80t43BrCGD9J4zbvlu
+dLU3yxMurEwKDmAsiw6+JY44PAcOzgRxVbVKyTV9owvDMqQW6ioYdiSP3TNWo+jR/TEtEDlTUEH
SYIQsSCX++kYDAp63irnujwIgQTAp/ive888C0qLqB0/wJEjfT8o0ah/o7nWhzLvfS9vt5qMWEEw
0unf/j75zPIVxXfITE8VYn3p5hKUdIMBXPIpKS7EAv2pZsU/u3/yjkurEbiSpD9fC70YM4mKXzYZ
jPyClzd9j68OmtfjidD67vxNBP12NnZBB1X7gFRTnmlRchYwWriCIM/wTn6qVXDUtf+dOVHiJuku
/UO4AdxaBbS5822ohLGai5hICLPBArQdEm3mk4wcoW78QMynSxj0d43NHISZ5qg5ygkF6z6f8r7R
bZNmAfZps8WjyBbJLyPrTwxTLPYHuB5HmMLMNqTtKLnMtgF+N0H1vA5ATUsNMQpUGJtS2cXXylfW
Jr5buCCHf7ozgv9OyRALKAzlP9EA8bLxZ3taZlQO01Zaiv4+axnxr6FDUG4/bZAe0KJZqbIssWnk
Rouud0zyPkwcUNbPz3gbI+XfnRob0iRn5oQHDWCTruqcLF99QFNKz1npDPeV3JD0LZwEjKriAXAM
pcpH3/ksOL3a/JEwsvnlR7vXbF33woAQLCJtG3LeqTID9LtvLBKqoE7Ie9SJdULcU/1latadKRSv
CtiIAShYFwyc5tyieQsZtf10LUdDjWK1vzyqWUBPAFrvjjgOmjL2YknDdI54C7CKJdViyOUJHrwM
7rIrZ+4VOZW/R6QuWLLpZ7MkwP2hpkGGckrt5V3Ax8IVdpk5W+S+Bxa8TQJx7JFu4bZKXNe862Nw
Ad21JZtaWhSFGWtCRvprsYvAuV9wp8dsXg9uXAkWpG1BlSZesvUVmxczlYdcOT2qk9CWsm6k4t39
d8pB+dURjQp/uzV0bn0LBvFE0Mr/YCqgsFXMia48jN9uVOwsyQueF2oG1RAZJyGP+PjYEvusy8VX
Z3A4+8T9mXbgYsneReZqX08Aqao3erD98PB21nt2INoj3x3oo3Bk2kxs4tF7F/UtMGB2JGStFBF+
2iDOa4H3qKkjjX50WEqG3AQJlSQLPZnUTKN2Bb9LxQRpsudjua/ol81nBpjDnQ9GdHkbYvSzb2aj
xlAlg1yo/FRkeofESMvzhtqPxGb/yaOYTB8dzb1mzeHgN4H7vsxCW/3rUgEOeLwlBdw/VS2qrd4W
tVfOGo7MxxecG3grX5zY8ea4GSDykL+jJD7TuhIODTWt73iqgmMbvSFOxcVne396pxNfi9jb2dEO
6yGi4LMeqP/vzFdpqkEuIi9ixJ48wgxr8CfOzY5ESXdHsCfyFwiDMrH3RkArLwXXj3EPUep9Kq45
p+CLJPUT07vC8gK81XbQbT5yXwQyAqG7JjuGFPhzowZzgrE+ljhau6ST81W4qfoK7mYEuNfufb9L
TLs139HlrviJfpDhVOM+4WGZ6lFCuTgSOPmZbiWyPy51K1ZDAhoQjgFWWwtgj3J9tK2hR7F18luy
u2/jgAMO20Cli/hELidkKrTAODgwv/6Fkx2vlJoRpf+c6mGZoHJ/RNkgc8+wPr+eDDT8I8Oqm83B
/2anZ9+XPo/FnUzOAUweliAqpTIzkWgbEjXbvMsNyxMFSiFT2jYL7xZmOBlXYbxVsHfU62bIRM43
N9OiIq8OCAaxeZY9psx//JQIUPXP8v4zqqZ2IOgElqQELmsQIZ8NW+ssXihv0GAMC/dEpbcdEE9+
vXNg/gHzKIL9b2kErpPtJQ3hPs6xODpDqOFyMYvYr192qQhtQC+0fDXAh2MfqdO7oiHWy7BEHJEI
av9QWCEdocxoWBkyi1QWq2axNpzpQKtHIYTV59Y3XJlKvtz9Z8fBQuF3CUNMdlH/YDmF6fi1CXUX
0JXjPEl8oekAXBdA9vyvetkRltagAK9HGnh//WypNr+o7f5htE7/2QJsyo8Rh+hI+qRPXKjOaJpv
VKSW29Bb0dXCpOpwvpapQEIG1mTDKurjXdGgiZno1/aowhkT27B4GOGKrhDOLEpyoF7OWmYjvCbY
cFFf6HCGoDSWo5dgZi6sdsUZcrBPSi9pCk2lu9fUfcuBEtmdFOeiTNWx1ISmCOxUTNN16OAE3ntX
2d8BlYKFpFwAOddN/1dyDzH2Jv1+y+gsMr7PXDRSA/+na0kLs9T7KwzOowtePcrOkpsySuvNLIgM
tknqA95tlJBLDef+tjOdiBVCwwoX4KUt/R+hrx9dU+Ms1GtErs4pDwmqHULTi1hTM7HMRPMZaJSh
G0mg2nSt/kzumzol7QPwVVfbAj48yCI3U9XeU1+SGGIY2uzAq8N7H1lrZ22g3H2Ra8MeRnrCzl2/
dcynqVLuXaBZDvVfQAPuANmnVwHCoG/+rEQuCjoXNeo813++KxCnkm8fPXwJ+8pBJ3URh6HqLnmE
Ma7PZuZjoAB0YiJ9EfJIzbaCIGCXGbLMaMa79yeWafww92VdlvtbDfuOtbygtxz/22xD8qpqVmNb
4NghMU6Vvn9DIzNVK6oRHmwnSB1U/QjfjzUQ79bFgH3w/NDOj3z4JTnRRgPkDZ5HDtOFm49BAVoe
CnfiYeZPWJz65jWHpIoees2ucmlXze016H7l8K6wc9XQhv4p+2rLhsjR/wirswnhlQpO6ezUvUEI
6pZywi9gH9lhix11l7aPs6tfQyCkAvc+0HYS2mKJggQimeuExSRQL1uV0kUN5/JzG8hLIWnKWFwI
p0QejS9PaaQ5CNTov/ImIgcDD7vWjQlDDViPddWAbDPAwO51qh0SKnMxtgtpsf8AHJzak+K2cpYz
en5doj3sHD8iY1KFoZSZd439LKf6oNjFLUQe2fk6VlM0cgcqAwN2ozfdnn0gqVBdTc9YolLpZRQL
J0s1VewUtBOD9yLIJo51THzlDGIOi4s/q27B5zC8KaozpW0w4zTr/bCS8yI7bcnfi7UgowNS4gsZ
jJ64HZR527XXXBYLU9KG5Km09rd7vh9Go2lS/PO69+IDNvzgbhE3AKiINvsBUZvP8BwqWuHxyfPA
yR1VjFR+hkILRv0Hb7GoYr7KCeomn35ydqeu4qM0e+Daw2/4k8dNXeyOETA5NdQchIVroFV9QqCy
ZjqyNTycmslUfzeDY2QGoEP/2pGWVVa27aBwPII7ICgXUtKzQMfjnU/O3YYYnozDKO/SFX11C8AD
/8+DgBeH0blei8EYoL9Wv/ho5ezTGxXcDSC0fS5GC2fURemC3oxc9DSI3U6QAn90WPs13ruSsrGA
SbMkhDaapge4ZSGeFN9StUwZ8TwvDeWrLrAnFC/tLOJRbH2W+i9qaKIzJy+wHnQcDYcHoyaGBEBi
zWZOjWRYB7sGOOgaw6oes6GfEQcX7uUYm5WIDHPZKo9rsiiDZqQTPrDttGhO4a8Gv0Z7/2SUAObR
4WTELz4R8ygbq7sexRGVK7vA39kyyynMGzeC7PhjRnzoL5Fayt+ReJAr/iQoVRjJ0PT6FlZfzeO0
rQQsLt3MO3GcFjUxd1SOUIQB+qgCbuyg/8daxpi/xu6ONZB1h12x0wJoCr8m0RK/V9NMduP1oYZH
FGDKcgkMQZ2WVgXD2CnWlqLUL0yEJUanku4d5V7/8ETqWurFbfX/MeRy71J0hASfKbm6aSMtS/9h
IBxvrwLJTMMG9PdfYsJPpNzio4XY1KBuB6UJWHkz8PG0Ft8CFiSoM2MltSvSb1P4uBV/OdSVsnmc
ofOxommrpbsqDBn+A5C7vwVIDLksAGeT0p2PZd2Pl0M3C+YTZPPKtOLPafGFcRcZEc3XHj5MrDhs
IvP2jifjokp3PFLosYTk9/3X1dZN0AoG2ZJVdNYOJdIv1B+g1RFM4lj5bD57axskp/V2yNVemZCp
ezCt20qeIhM4eAmOtYATGvjwVoe6Fc3WheFU2zWAKY3UG43Bq72/ZEQwqZk5+Xz/PBEj2ctgrAaf
M8tK23GnSigx+1JJIkpDK2PEl8jTqsigRtzNFpoLQLaH3NNeLC5ZLDAR81i8p1GKcmp4nhYcY7Mu
O5+GGizfpnuRWnyF2a1SKB5X4ZqLWlNiPtSBZ22whr+sHGBMO5MGNqCEePqS9lbCdaho8F+VUN+I
9u30HPm79QDbBLVc3aO8oFN4m82mJguC/HSDPHgJOheg+EshPqPcBVfs57TTOqFIF3h0YuwSnnWG
TaSmzU+SKB3hUGYH55+cHtTYCycDfIGSt0bUQqPQE4opsqepbIW+H60rvIJgA14p23lQTj99kzEM
rTlYPHUX5kAg8FEK5O1v2C34XEErLotV2Rve3ag1uBR3lCx6r91TIpz8XWMnY32NcpH2WwKLu6Wf
JppgCDXSas/pdcS34fEQZGKd3Pu/J+1hEHx2mIVnJnL72z1zJDfNNvwNG1cKAFEIMmYo3dmF037j
O4EGsT6O4EBYl5htuv/bpNPy6pES00WIj0gHbHlBI1er2DlG86yCniNvMl9/Ro0sTVOg1ZKWvEDz
zR+LtOgjClA1n2B9fbyHHRKB/jeWwAZppn+jOOrkXVcvk8ikq8FPSKe2CMZS2kpMzaqWoVULUCQH
ZBO1dLdAg3F+LAXcMs6xHf9P/xmu4/KnUUwippZwcASCQ+uELXNUUhVkLaTexhwFBAzzqWkYUFv1
npYRXdMiqHJXddkT124rhcQDWoS7PBweF6a1sC7qVEdZ7K+xKckkEzDRnSHASsxoiej1zLf4Yj+8
WwtmraNPgz6PNewW/LOI3EpGiaDt90a+qY//YABJpSVvBytT5tbsfGr0w3Vn8QQaMc4Wd+XGcnGU
EwtWOFkjdAeyUSbD2v/q8uaoCWVXiAoJojV3IT1pOD9/R9jrYwWkkg/H/piHMmD4TEKvO7Z61V8u
Nt5SpNiMJszf7OBQ2kfVB0Qky40ePPmqmxJW+QYw8pBgiAdbBfKHSv+4OTgYtE1sD1EpQT/Gw0BH
grzI8Ta7BDKlY5CADRcpV1QN7fbv8wmGZZmQbzP94FK0eDudWct+p7OzZOUDuSReU6MrRsvF2JwP
NdMK0FqQY25pZwHj8IgCtfu/84mJWGSFauFvCZjUPKE4Mk7Iz8/XWHtziEEYaJc10nWhN6JHkz9U
DLrZI2b91HCfAGM30jtYzy5XIbASAdvKHTt+Br2AsoBWwGohEOIf+sGpVvC0/lE3RHLGG1kPlqr6
w107vOSOwp0xXGp4ij9cQD9h0XyrChyqCJyQ/XmTnBT5UKVvISg/F2Ab6GcIvAsgSgqObvchYSD8
Q4jjrRH/4YUgATkCtIqoRakHnZrNDOOHz8UFScjTUNslOixasSRfKsMyD/GzcbwoWFphumBnXAoN
aNXqi69wohEfjA3CfUi+VcnWPkqMgMH10qbvaVoAlPosEnwdr/BCRb2F4JVNdy9WBzS08ijBMnzU
iFY3zPPlKtMl9QavrDYv3ck6iiLkRzB+odnZCdLVWmynGmfOOWah62z4ewmqlu43/PDWS/SKqt6I
oBEBIpWJR4O94rHG9F8/p+jgyh2Pd2Ov0ry2r0eSxrBMIAXGQfXHOJ3zDwMQt8+aSLB2J9q04dQu
nvVdf2PUt+Iel2fX+AihQR9mA8cPTQTrnHWHwT2KvpFMjEhyokXVsoYvif8evawC/Z3akG68vLGz
yajDq9MtPH+aR1X1dPdMLs8R9CBWdTnM/3QQIMWXMpQAxNIH6iG4NtBvZt1TLh0YnXASMrjfbAKm
8WrLoNAVfKOpBSgx5ZKKcUSlPiLen5GOKVFT+nfYgZ6HhKoWXaHTh9GQGw5x0EQsQE8yxIeAXx6V
FxFXt4SOnWqn23tMJHHzmsXFdT3O415WX/ti1xBFoaYaQxUeB/mMP60mi/VEPHzHxz1mVVZMjmkc
g2tfxl+HGbkMPZcqddnvx8RJH36ftPwBwZWLp1F3btEiSM52r0CKG3ALC6tzc5ZJfUiXchgxU7Lq
k9XPeMPlcVhix7/B3dICQZtKKbbyEm6N/Z5sTgvuXxO4TnecK/1HneKobXKs1RZuvcCVMYB6IHjT
sWjl5gdSOt80LQAZB8XwWxpTVaFC1iC+Vvv9qC0NSsbf/+bt72orm3q/HrJQhqUaiPOc0qMJCCgg
lChP0JXJ9QTM+aXQkZ5bjMLAd/8SX/Pysc/LFSjrUnMxDHQtg9fR5WtmqyYIBvGakPATXxOSGvVX
dFkTKCt3vOth8UbQfUiggzpEjicjfBItj2PZvAHS6ia9rBeUeA/IgCFe4NApz9bPUdLd4ILGMUgQ
zINYfOpd4dDOuq6Gv98ziQn/zafNwgyHIPNcCzsXCBkU/6QlbB/mPSyBvxL7jWP3GfNwRmqsP3TP
Ity84OHmGa3Uv6Omqudg3/P90DKdINVLCAD+kcdHmuSGpEIAXM6aF5jW96S1gehVEkbh7CQKmik3
W/76mqInScI0CT8SFwPkMmK/fkmHVtEexWu6DHMRt8KN+K2DCDlJPpanH2uAxXPSSLY21GoFTJoj
aHzV6V8EE1k9R7bm7c1/LZbflE9rW77Vj/FfNJqUpOK/5e6lYqqsr2JdcsJCl9wb0CoUg9H7pq6k
T2P2WGdqSE8z4VxWX3wAK3wdrXVQGwUodiM6yZ4SlE22p5AJAo937+qFOW++rUH9+WGXwsG6A7X0
i9CVAFvKFsZ3BPB1WrWAUDxJDth+eQ8ZLa4+2y5r9N2EQaYuLKM5GnSHlcsC1F3ysZ819dHwn9ye
eD4MhN9EOfu7OZrl3EwYlWY6Zawogw66NjIeRJtd8KO8XzxVUxkUkrfm+SMlDrvHp+p/WHUTnZdY
JdVpgmJ+hsZ9Syl4CDlGEnlDTCbI+1SNzz/qIpB8265BTuDnVudmhAMPc+CKftG4iJ2jkaKKYPVV
y8KFty6XO0G7S8y2aanNzVvz/p00odZZ4B8VI34nZDoFFcgkjEbNFMcntPGZ7skOYPV73akr/oSt
+tNwOIiT6UWRBSpvvgakXNMqJ9EbRv/9uI6CpmuhoaX+NzHJmNIWLaIbm/tlZ+Sr8PdI2ew/roCB
NlLGBH4rFPbkmy5z8x3iIHkSQEl56EscJHOTQUpnUdkCagzV3qxasBVXuAs97ouXh3vIamRPFUge
xjfaWNhm8Q6tJf+WQlGzedZ7JDvJFargm41Gk2K8JcIYe/CmiJ/57A7BvSmFDY94UioxZWx0yLi3
9yv8myge0KTqaNVdZJRRlpA6MYElszOEGPxwFxYcvsSerW9hTPb6bvObbKRcd0+OEXYoB147yVL3
QUkKgRA5coczrTY+MPy0q5T76RDkONelD9bwkZu/KRfD2tr2nFLmF6aX6fi+5QVJsX0k1dd+BuTj
BQJnvT/FaxzuOTQFrn+7Euywt5e/MsoMiTqFx5Nw4OtMgiKCttgVJGQrh9oVKT8+qP8TsVa/VAv2
d35+2eq6A2eAGBQmFRlpMgN5vsEzE1zfZoub+YxpkT6tk9cYwQh58uhwqfOpXKLaJe3jgR9Lggbc
SgXZ8Y0i4LNVLhS00Om2ZPYlxcNUAOBhtL3rmoy2iS5ZUOr560Gen3J7O+gBzjmdZHYSP2OY/YhR
j6KIBJs6miAc1sJGB7HLJodaJg8juLcazYJIGR4TTqOD57HXJZaol5Wlbj246o8hmqC0DiSWzxhr
wmkVIkb//24T6UMmvaIDoOxDwYnaBZ78U+F0KoE/HvfsD7X8vVSpj+y5axAQtfaRV32DnsG74itN
DFPJOPYHyAA7pRmFxWKMjYxtsQLxljnqy+G7F6OwLXOsVC3n9YalIFXufsYpspMKXZ4S/qDOtgMr
3SjAY+ewa2flcuKzM67FgTGN+qLO+FLfhwhytcEBVO+lT6awpKfth7p61BjCPQDm3M9Snq7qmEBr
mn9XD01fnF2KSJ069R4yuwIAZAOwreH0BUSosJmM2+CoM7co14QokpovCyPIBnXr1TealQUkYXXb
iY/n99nFohCfxoMAFKw/boTw9WyO3R17EkO1nSL7grvlHnoWYS+u4MTIqSzmqRZd0AaILAF+kTkU
nqFpFIxgZwkPhuQPv8lVj2OHzTHeID5J98odfMTbusVnJpspx4sC2XarlWCRqeo6GEcZEZGdy1LO
pGXuPccEf6OnsgadBQl9UnbndzU+24Nf3k4dA3xWSAzL/lXo8fqEKJ5Kslp1HTvIYB7FVefJp7J0
6pAy48rvOw9/Wa6+tAqCl71yxDe+OJmQl6F3TmtLUbOefjSrw0mF+rYCXuBFgpbGXop8VeGtJx1b
OQLZMLl7PinlU+dBkCfHfWnD77q8TjT1sPT8cPxurSS+NshXc63RhT3TTWiWoV/bKeeLJ6XFTMop
jAbaMCO0aGu58WtGZyaAX8ScRkGCMytz7ujmYFpM0WfMC2UgVzzY8AT6wb+uMk3ih3xmJ0rgrN+v
fkdUz7fAVD+hrPJAWfAHo6Uq2UqcIDlXaVCHqit746vunzJW0Qcf8T76viGQ+HHspvzhbrYe1ZmL
Cm2Xm7NH7786bKDbUhzch8c6grPQsjyDHN3ppkUi3zTLtDG8Z8fRyN48kjP95XV2W0kBylPNi7fl
LZExp85xiSSjeNSWK54dBkQdemD9UqQZLnjDE7OqkWVGpD+odwGMt75uUOOgZYWMr5T/YpUFu9sd
QwL6DbJw2pTzjdLvKx/6amrSAlYB2CA6zcg3kB5l/ZwGSdIjCEOu/ZniKunnFRGRvTBbP5rReJml
Gw5UwS8eV5I1bYNNM4ykAKOfEEwhtNNCEbzUwaN8opqQ5evVr52eBi1wej0agF7UiBlbSFehVCIH
1/zcmQWboB6AuP1xcv6QgTkwA+Qz7eAh7uOvRfz1nEBxxDAxo7FpbnJoaajpKxiP7gmBlXUDff1K
5DGgFMRLeFIJw2qxA6rLbSvE612iLI8XJQ3cFgmo7oOwXRVsj+jZlrYIBTp3TqDrKyggWTpvJEk5
OhgNvL/phETdMkWTD+jb/6kJo4UthgH2DyMcfSbpoCrMBuaSlty60Om8OOcR8OKbDaMOQslklGry
EZ4hem8pTBt8v8xqxL2gc38Sco7iNzr42MZ2xtPCzqwUuegH8jMTCU6FBuJxRKxsNneAiiyb3WGI
I20hOoW9R2Re2C0A/cXkD4Up9Nklu14b5E6oMIUqWpO3ToPjNbMjvTmLjBaOfBFdqMfQCKZM91Rr
pwSq7q37lt6X97AmY9YmnZOQVAx16xCVtGS3fCJ5vSLuQ/Bm6Qs4ygj6Cj4c4v8ZP54Zr880lORh
bT41YpYb6WZh93FDlzoLIP7ZdMlmUFgZyLB0zC62Ia/zZSWuQrt0Pc/qa+37do3uhMVMYEIN7yHK
TLa8X2EJAskx5xDcm2mxW2ghWe+0B7mZPUsDmIkKYffvMn36uDAQLHEEP2AS7KOLujBAR2bA/Q09
+CFPsuLb9jsUjtN4plPCI0isbinzDamGqEuENn8pyyigXoXHhBBQ5A5IaQCtLo65naVzKKFHb1Dv
NJFWAhnPoN0VcLv4SIneI1VJyxv0tcHVnU3NkGr1q1HdrE13tMzvgPYiEdwg8nkpP6bJGyMevpjK
sXAQ67+lNOx7UpHOU1bu1g3en05m/veyNtJQ7bOUyDmD9loFuks7og63SjcFfmZR2G0WBoGX3u0T
w0Ev9Qo+9YS4fiZwta1QB1CjATPgd1Qyrw8kNWwKa6SUN/s+NWV+kvZM+l1DdXZ5x13EYtRUqEgH
K1r/EuPIssc5u4jabZnCTkaOQKUfKIpIt31LgT2AmIPv6BFk0UwS4viZuf3aOlTmOjCrxN2LswBq
Np5A/jYHBkstop8YcTnq3vtKzQP87Llk+uCtjl1O3hFHnIN19sZpZSAaKyFQHrjl9isQ2PuETHem
uQC55fiJGpEzowXswspsCDFkRsv+EF37jQgUZUjUfuEixVi7qDEx2c/zm2lP0wkONrzdueaKQFJN
to5pHKRlK9hI4z8SNswS+fVuz53aHuI9HYvgV/5ASJYRdxlrm0/pDneBadKTudVscTtbSFIpEPxY
T8CAB1I59Rt309s5kX3saw33doUlQsRymAcH5IaeFUtmusEodxfzZfswL6++ujl/rOdXSb0oal6q
ahh2gv4+eqUzTDelfuaxNy7PXZ5pf6jKAYXuKhanOHZWFNgCOAnbmj2XXhs0rPCYfzbJoQXV8aeN
SBU4Gf4deWVpfgyYb/SRsZ1SRatFN5K1DAOSLC4HRmXoK1fDxFtb2CGkebn7ZNrFIyz/3XPAa3lQ
aLzfMWza6to9JVR52RPumXKB4aFwovQPxjos0HYEikNMwYJdnGNXWVIb1YZcXeNm2qjDDS3Hu6nO
BRoLifU1vxHTwWWJzhnu63WH0sGeUAS5s7K+/5dbrhzciFah3hpKlb1AwArtkhr5rsmiYasFqyqw
IJR8ebfWaNCsx+MXzlKhiSrGFL61UNlWOgMm+TFlPwkSB5K8JTkvzgQmv53hjm9FQ5ldChciHDgR
IDNdpi0LUStfdziuoPwUpnDYjTnMhnCrmKfWCIF8OXmIsYKf21kJlAQyRV0IesIEd4GgHevBOjgY
tN25IQYmK6A2fUHobcnBZSiY8ourt5jmCwONlY1B34I73FU2vuIcMm5xjhu+LlrMuJRkMaPZzLVm
Qv7WEOzSEtIq8ETpqw+i5OSIuf38CCcsy2G9YmT1ZQztvkw7VZODw2JrH8mETeQz5uITh0hfUQty
YGRbq+IgJ16NH8UCKIgbx1kgp8lQe+/LwC2V309RatzftraFZRVArl78rGstllCGI31UJ7Mq79oZ
6tfQhL7Xif1lkmd2Fw+FzlwARGhtnyy4bHPleiWh9G8yfr2V89NbXYscniegi5Mo+w6M9G39WAFo
5Zvzy53/N57pdnEt/9hGVdSUhR1dAQpKCrpxwRac4dMuXAlvuHFKCcZY88gAQIKwrS49sT0fiBf7
0UvgNT7rkGpuiFRabb7+5q455Q52RA4thBBuFjyzWkLpWUGuj66sk5RlkDW0hoB4+pfCGMR9l1hW
+6bc97uMmvXOWNDwbrGSI11OWV6i7TfHSMN6bCvW3Ka7iDSUqz2q3keGkHOMnD8oyEZ8FQED7Uo0
LThZg0pbZuag4lcIJskkWdhKw86I1V480MGiDHmZaXBhbQtg/uVpNgJdUS8sMZ4k6v5UooyDcpmk
RPqRX8H5AyHQbWFI5OG4x/HdiEH/84lLlOmlYUR+owNgSAApSRvaYbv3qAjfXu7DN3nJGw2Ko65J
QgWGnVZSGvRoMvpPWSr4DITJ3/7d/fIULusBBkd47yDD+NbtpLr5s0+oiTlLbi4PuaaJ/wt8QBiW
L7JC6zzqoiZx6QZOgt9Gsw5LwxAmFKjmIcEj+WxFIpXPi8A3NnYxUhbImRb9cGEuravkW5lhOe1p
qA/BBCoomIJa2tTEXZALSuWENXpEGVdM5/DGL1NWRJsqyyOLd3VyyjPEpzWxK8aumpwi7HkH/Nbk
guYoJHRPGjysdk7XXtKLscYbCk7Ook/WDpVb3gv17B72DwCyYnpmXNzW2JVqK83JdluIa/+8rlA+
6UNCEkXPNawkcVLbyC77PEt2vwBKnVP29egGGNh6heMRaIt6UMX1VCGceojAkf+zoGvHH+az7M1U
Uv6pN6+qeckwQa3inHpRreHdupkE2uslV5Kn4ImqH0glq+MI7z4eEdzZnzCDdQ8Wd7+nldUBOynf
8IHHYCZcls4VaSopu+MTqmMy3beGjl9Xk96Unk32oNpox/sDEiH/GdMOT1xn8fE3M1JD5zTVzwz/
1T2dpDDQE4wLMXn+vEpRm6TdqgHvFHAUCn6Jt+Kjtb6XnZKzuJ8AaR82e2n+o9M0h7LIu9YCqcup
+kBWYFx3gi0OkmVcJBzzKApUA5Fj44GkfamhAg3BYfSBxGIPEEG/iJ9fAH02dRpFuk6IS0S4XWJ1
tRAJZG1RRioXe9wn8h4NPLKVNDzg4CiLefqBhQ4NLni7fGH32Zt+Sa1xVSwVUu036FsRfkWfKOGg
eF8brJ+FRZnt7W09FTG5cubi40qSbOSlKE6SZz9lX5gbExL6R/nD08wfLP7coofHUyTnUwzCuc+I
57l6jebIthjyS+T8D0CkGu50gPFiR7JlGkcNdsZBahkPVxzQjsAru+BCKamOeyd3K3OIkR3nJhrc
1GEVfQ/vt4PBaWigtBwXJt+4Qbm4rZsgn1+FhZ/Nmu2GPX6//31Kz9EH6jQ7rdshhpawzaUX1CTK
EWXDev/LsDIdSOgvPZeFVeeCIwn6CCRxZS5AQ+LCrccHzrEK3pXS2d50qdAElhvk6r3HqJyl+gvX
cPFvMbw/jBOcb0XC9wU4vhdSDGCBLR7hP+fK+25KSAT+u6u7q/ZmoPHFW/DLdauCP+Ru5943m+mo
VJHoVEuNbXa4dApYRz6ilcu9TjPXAa2gXGZcL4QwXSI6n/mzp96ue9/OQTFvb2vnVPrBXFXnPb/P
mj4COJvPH1NGoxt6yQVH89RtKtn/Q/XHdLm+KK9DsHfMS9OuoqrNrLqV0s3Drh3TH1Zlb2mSQFWK
mj0TbPflPxBBwltuo/iXDOkkJLhzRIU/959sP2D916LiK2doC6ioGHfm7e5F0l/BQXhWZ6qBJFK2
ftkCCrolrkbVAQa7wLfiK0rVuz+AzOODRsAHS570L7wzUGo3NQFjK+DzIKhAOo2NKaJQZPH2przC
/6M2aW2i+ozXcLNtejSti9A8TN6JfBdl6Bn5ZjHGBfSDqPeYH/7YbICTV+a59sO0+UUKFPgPVp8Y
5PhFKujMwDPL7IIUrvgUeyiDZGfCTvIB3cabq4QrYky4Y3G25KD/gPwQohC6oMNJbHQ+UhKD7DXS
c+SDpODdxNrHhJjNJ4YpcPWKfz+1qKvMoHGgCrwbER6KQDJKYdcMPTLCsnUJrP5q5KxoQAKdV8Q5
vNprYHDQ12nMZ0Lfa0V8O31Us3+9gsFh4nBWt35mG85NUFcNM+GiTDNaV4PyrGtDGa2D8wk1drsw
u7JAOLXJuVcypx0vcoDDYLgjFBNJGvEAE/o7qYxTYY5rPvWG6HLHkCe1wcC/cD+xk6GxOjkIsqlv
y3NBgrlzsZ2mOGiiVP4t23ZdgRDv6lB+gEmm62fKDaZWI70s3PDKuJegkJ3IHgrgptJughlw2KN+
eEBfTIrb950hzqAR+pCyBXrrXuEqNiTBGblQ8JDZxHbOrONnTOCGHk24/eC0/hO6Zm699P9HOydj
G+Ro65DJbF1C8fYOVr1cqBO4hW3Gp2Jt5bxkRLdCpvI8qYpPIAiIZWNItrgFTEsBuwJ4f9FTZjtC
2sxXNYx0HbTx4HfC9lYDls+sXICM7UPjlEmQ06ik0IoHZAZIN2fK3HTjKMl74o2QrrxRHY9twgOc
T5ow6F0XohhHQoFw89qrN1xU/tBCxsHlmMzdN2m889rzsV/ZMRfWJk5wNbS7upxTA0VVVjFYcPsE
UEZ8KnocFsX61IPqhXudQ2ZKt6qMwCOiVWiblV6OhtJa96ak+YHuyAvVUKsQ1e1OVy0cPU7EkH0R
WZLt4D4qkOtsCSxaGL8Cyifbe3RTQX3RnQS7R9EuNSW1z8v6DxFzB9Czqq6HXPe6YGPb4SWI0ePi
GOZMssVahUUqg/0+TvEFJiB8gMDrbzDXodZSKWUmGdx3IsWSFJ6qtHegiRbpi+AnnkfkbPMrHlWC
MsaA9Zt2Bv3f23zineWVKnrMSlgcOvkQIOJKnlBXd/oC5yQgqMoolQsGb2UXcbQH94Lm1BwlIzR+
5wZ9Gv04K29PdGcbhs1yJflIZ3ocb/gyTW7qyRMEhqXTiHo9mc/ZA0WZeANT+tzRT+aefCo61ui5
iK6CVVLBChhNGB29AYhJ3uIRJM+/4Dthl1HEDJLapa4Wsr53cxPV9BMa+cJK7AeaGSdwPnNPwv9v
omvB1ypbEulaEYRVziIWbgvCxfZet37gtFszAecdfWl2WE6byjHpmp5JrL0xAqAQd6sLuBlDneJ0
oHgE1NQ5RB9uaG8tr9K/3q3SqlseSy5RLEdljfbY0Dpu/0/Zg/74AuxghBXdPD3rcJ5u4G+zHNRN
XSbZZe8mGxhBJWVUD5a6NFlhk4dgWH8l//asIQwZq6lyLk5PclnZQ8ss88NBCUcbtXtLK47crScT
qSJvmXOpp+ITgQUn02h8gcQfXgHNXAHus73ZDan5doEmNzZxy3hc3uVQHGhICu5kfv2ajaMoGjOa
ZzRCnrJFqlkVE5d9rI1IQQFA0m/ZETbGlUyNVh8/wKmOt+x6DZPNfGxisTN46niqeypY0OORiDep
Xd5E1cck5JYYso2UuPIhoCxSiHhIwCp9tz+yMqLUwWDZ9wPC9M+9xJw7OchKDAFn3bOSy2gZ2gvx
D/tT79n++SLt8o37NfYh/3AuVqn/9HuSienXvKbY86jhrX+cDNr706Nk9lPHCZiAkE2ZvRvqUKod
G3w1Q0pxYzgv6huzTFnMxlkls71kW2kQjrYkUGvuhLT5jRwEcoS2sZodua92865oelpOSpkx9g2R
6i8b8zwZrvqyTz5qsYvNCr88LwWIrPMaoCQDVAHTV9v1+CSPqB6q1pWujJG/ZaEeKDN5w5lSmAWe
4tmDhoFso9bS/3Hk5SJKBWqfA04LsVgBmGYExSMOHyMtC5R7O7/bbtuxe84s5EoWcC5T+01RjvsD
XPChtsTKVOe8doTPTfpEI/7IxvxQzS7VNrBUmCKABnO3q/KwdTucg5YJJINfPCnSTfetjc8YWHHe
waegA2aS+bqukmBq4lc/p+zRPBsHtAmqCb3HvZG83gtYPZ5rRlfQoK4qn5tCcbX20ITWqgdm4DEt
3GGMeMk3P+YShitmGUEGWxOWb0dYsMx1YqizY+qcTf+ENIQl0/gMgsl0teS44XbRwtYak3mA7TQU
FizI+A62xBNQoDM2VwbFY/FDSxzO8FBIaQkMdImqbOacbjSlBlLKdKBJnlomxCFQRx/X6R5f/Q0M
xMKF+GAh0pA9yJ5y8RfgUgcz78Pn6p0zHAmuTEy2CPB8NZYtB7HdDwQuM4q51vwnkEzX22fBMj7b
NLNdw4yCxPZ+hTBZHNcva/GpFtJVa/ehhvjTKR+ABMPYMDGk5ozqpJlR+CfqmPFEgXGSQpbtdEx/
ergQIxOA+ZUXgNMeUNYw884sJxHP54HDmuxkuVY9SK1zOhRj/eDH+hNYMoChXrcHYVQRsex8HNAG
1V1IENVAkGlgmaZgT41Dk59Z+wLspc6NLymytCh7SrYQeY8Of2r5GjvKUDGGR53K4kQHAFMOjmQ3
kSHmCTrUMUQ5nUGrna+3LoM9lGXKxqmzz+0SHMZWPZBuSnZJKVJLKlrZ8Qbf60PYxtaDi0h0xt0+
fFRTtcGp48a3JbwRcjyrglENAb5IMVnlbqvm20XXsux3SW4/zPnf/+O50aP8R3fcQVvjaAQaGCio
D9FL0QF5hKWnjavBkIvt2L4kT06cNSZZMV5P/QAObWkkMX4ZEMPTIPc31qbnk8ZtCFbVW6cW3YvD
5q/z60015GIhY2ffga2kEa64lg2iONe5of+MVZUAta3wyTvy4PLDcV5+pAflYDTmTsnFOMq5Nz7d
mYMMpGj0Gshpmtsz30ogVCMYeGtuV5a7kU8L2iNPHHeJdIaChpjKnrmYq/w9ljNS3IQCw5cnhOYr
HGbHb3IC/Y9Ht+NwRQBqLzBFY9U1ofmdni4BP6yNtGRiWLQ5u3DsUMdGrzGqnf2NjKHQm4o598NZ
YWieJ8il1MvF0JkVDoFKxfyQ2uEFj+eooN5KbZmrpctKTK8eRhZWOYWvNoR5+Ut/SDVxjCx2WemB
GtyKS/gpd59k3gJRzqhnCdhnoaiXunPGKWiz6FNoiP/8bxFeiY5amzqlIXjwWmRg80wl+O4k1Hi1
HSuQptmKEMw4/vIvE4GBzbHkmF24EYruoZJ/Orv7cJ4au2Wxy/QnUT6JauJfpO+M0oQ/dJWFbUYm
FOjO6q7h5G5C+9rgDArRsdcR7arQWo2+2jln3QpDSnB5MA6baDkyHH6hRfpki8fXdKlAOssdK7me
NPtBXhIgXWZxAfiD5dIOn4tEm+dt7bKF52GjZnLL1yRYotN6WjqQVbP88pV8wTFiKewYdSeku8G5
82IFf4utoBzewmghwk4H53BQJdXrUgS/xm7e1HDoUwNwCLmUBID1S8Skc58j/WdymghvA9XQEK0I
UmzyjcJisT+OJbrd0qnYjGLTQm2P4mMcdlC80E14wwbIl0pCxhSs3jkkq+nx37WAtW/yAIKhiyZU
W5Gh1plM7l2Lz1HKCp3bUwHA+3P4fZalEyznB4bbNojmPKzWIc5h7RldESttvwfgxLb8/7V/7YWH
BDzdz355VDAE4gUjsQxZDc6Q2PQIza7uWodAqmLMLjRKcLz8KicU0vtRPHs1NjkvhFVIBm+mx3CT
y6q5p2mJZHGBInrVFyQy1GrmHXNrCMLTNPj2trZk4pp7+iKV5JBbqsGO5RQ5PmEuoLhvCaJRF79l
NEf1LJYDcib46ehf5jBM8SNeLivXCa66oxSJ3MCc6dIv7PXYDFVh/Qke1JZm0roDO0/Xu38//Olo
gffJA8HJhRqp9rHf4TjlMfAZ1BO0YTgs1omZr8qAAHvVcI6L5XxdAkJ17LvlVHLQhYNWMFt+3im/
0H7u/kU8YuZDajPSjMc2iBDyknSOVsBVEYxWJut4xauzd0HzvHbQpYhJFKqWac7zNvY/ZIwoWBdQ
RRGiBRuSACfzQnHv+NefaTxVdJyRqpnirtM54FZ5ItF3GnB3LUZRtckBFfBbYIlcfpJiXHZp6FGL
LYCC341yypxt0YTGy7kXpCdS0RPlc1w1DBN3lYLNYhIe6ZTtmcfIiubqRm3rqH4ydA3tgRP/CD91
+8MMNTWnEVnRRbQsgBc1pxgWeT7DbyA8u1cVamSjcyRAnhKbN6gNDSf6HotaI/Vz1+Aoc5dEg0Mk
7dm/OcUjLhx20SOr11pffchETCtgCMSdDx0/kJ8tqiWx2C9P+/kY6KJPIk/ZlvcdIzf7LmGIQNwX
lbE8a/jO7yrqYCdhgHEHIpsQIvRqniv+MdDqkNefNH6LlBEI055gUXKWDK9wQEi5fPLPZ5u35wqU
TyyLKJUvDeNOclbVVeYNeThSn5gpIUVRdHD/wBHCCTdpjzGzfrEx35BxYVcwS6/6iQExIKeaTYjt
ot7O4BhD1BeoTRBHa2hrCmoOo4bNsyJ5baFqt+eA3pRJBccda7p7OUn4fMTaBpV1zny2jxnam86N
ctS21eEbpBcZZOB02vcVzDALzijgF3hkZv0aEcpDe6b/A0g6s91qTmvUMXQpRFYENjlMAwao8SF/
7dmPURc9HTH7JzpevnNv5XtRnEeAp8wXu0ihbdbSndoYggb8MNEVqGjC3k7y725QDbfM9Em3VByR
eq4QKE/ZlD1E7gUi/ev0ZYVUfbw1FfK0dlNRNg6IC3gLOuTmcF68Ck8EMPUCPssFoRc0pk+4FIaB
tL/c4Q8IatTbB0ocYqrrHfZ5y0I621AZWcBAFuQFoKhfd/smV9cbyFey5m/J8dAXG6q87w54EmNm
Ycnv4EutmPENJry3r5cV8sppk3DM5VUdU9C2CsQsP9NMAMhqKaos1rLQdU4PKSR5+fVPrf8FSlaU
KBUtlgqQRGFbHUhg91utbMQHaPpa0nsOtUZofS1ZN9a753rUEk42E4cCsFN6jN4FOcUNLwN9bckz
siajvgm/NFsgk/PALrd4yoHvS6wC/fKIjFzsNzJpJakNNHM/AYJsVVb9bKD6Brtu4RyH6NdTWeet
w4ZYkpZd3WbcrR6yuI6SRTVUoj2fdjCxBfaqidkaGiKLefEeJxRfzfK72EWPqQibWN6Q3cQv9r1f
uyqM2oAN8vmVB6xSjAFgObzMD3wCYoVfFKy6jibDJ4ZW6M3t1E/hBeTppuc6icE1HBQAIZoKDnLS
w3Lffzy2Bl48GjmzdjswsR97rW9/b62ADIw4h/PvRlibhlcohyyZSZ1fvY5P00T7fbD8KbgUya7l
tZnIwNo0WUAskZ7oTj7ITfWAVMC35Bh3c5fMW+InF3jhpuT5jgmuY4wZxaTedbuAf6kLLA+YwsHS
QRr78Ol9IenN8BFVN7cOFDulBymUxUxoYVVIgcG8kBSvEZXNCTM7qT5xG3rR+ZNOElp8ZBIR6Pw5
10CGUwxmbIsNVE2QRVe+S5QzwPcZdvKBh2xW4fS58b/D+1wWa2YuuWeIDQfArjKnVbukriyeV0SK
cUZ9SjSlhAJ4vmMrp4pKzMybvG5SzTFkvjLR//cnjxOJtdmrf/5XgoL/Jf18nTNoeuR7b+4QmdR8
wCvbrhbO4ChYXAZRX8Aeb+GQCoytfxecf7I3YzRWErhl1ObTc4DYHSy0LeMTjm7eTi4bgKjozW42
8jAS7uhzZqa5tx9B59/JM0L0lIvg1cAy1NtrS66+A+L9KZR2/DpCG6ObEEY35P6TDk7KA+qUwTq+
KuCfl6C+LzwdiZRkpiP1k7XAuEA8ecH3blP/6akwsNhBwCpAiNDqD12tiz+8MabZIRgYou9G6EMJ
keISsbMI7Ajuv8ffoxev91MccGUX4dK8Wqd934dMV19dKjQQLNtvKh7rUKsX2UX9hmtfbra1XEFR
dQG2mxaoab+30BLlqtlK9+UcapgZUj0VddblSEzN3GoVEJdOby/fxWY7YzI65lM0qx1lZ9sMiC5I
tLblFwp1zt/2czvdGOaVAHhZCqqVhOiiVFHbG01Wh3P/5sUZrpIEd4hpVDqoJDEUJmcD6bnrxuPd
f9p3500YDGAYQ86HSy4Kkf2IGXFP9EIRu8v8Ff7IixEk/uE9MDNm3F+U1JU9nwmtI6I3Wap1P/kK
Y663m3zFxaHmf6aQFUWRoKexMYGdnxr9UxyMT0YOGH3VULhTb3xG84zrixpqv5ltMepUkrQVJYVp
7yqWxPGKT+l8Xc8damBQSUYCgYPGY6HCDRe7KZAT9L3MdtieGSYU1XGfrI5D+YVAWdoDuu7+sldA
k3aybaquyFcXH9jEs/Ks8q04eRfkMGMpPfyrbGBHMsaYkQot73z1p3kAUM+lGNbyGxa3nnnII/xj
5PcB9z5MFIY6bvXy3uzpy1a3+DVmbSS3UHnuPVtQ7PZzVU3g5vsC0IBo0NzgvUlufSROCYfsGJY2
3ygsgY5/BVHDEHmI6gGDmxiG1gTem3jzjcWKGc25oEcihWJiaQZ+wCcEIpiCa7zBBPuqFB7+lvMk
cI5K917ATiwoPvrF1pilxSS0NHVq7q6bZXrdpAMLCyqx5fZNg3Ppf70+/9w+EMVPOjYSJvNvv9ZQ
Jr003d5y9DyBDkCeH1l37ahPOYqqbrM1OJMRs/2rhPoJWNdGs/xGKl1OKe0QP+1hvj203yKENgQl
TpVZtH3qTwo05On2tK+CJdEfqW5GXMqHEyqEDphDDyOFCZZp+M1jtNAfpP/0S9XRfSFzoGd4jBc8
f7WWoe6iILDAY/iNSv18glsv9/N8M1b3Lb18qJOVaaKpTU2OBsxSxje3/VM/ccDWH685+t1OP/UQ
AkNahDnr6oEkJuiyssKB7vim7B5jFA0d2bMLu6d+cGUMMpEH2je9DgCj1aH5jbcfpwNO6Y3gaLQu
LfJZsCsfyEqb4IFwX+SFoW1GdjTE51V8uadgREaKX14+xF9gkFuy/W83dbM/5MiNM8Rgz1pt63mW
BL865QjJt5s96+8oVP1j4KCbp+9JNAMtaOoVj62/L5idD3DW80uMYgV+yxfufWgSn+S69uKYGhlU
/hOpzNYR1yVCBBJretBqxZFJ7IiwXMRYtbSZdtYX39v38v8vqoEiLTUl9WuZDTSYtbs0ALPFVu7b
2NlBH1WKXyT7B1tADA4kurWuoXUIvphjisfFKALfOee7WLlDy851GNq4ynmb1Mvc68ArwbiBNAID
sI8MC27asGk3EaDT68ocCn3DN5Vx3V60rCveb6qQxjf8vZTKpRdHHSJdVCwKpKkiWIthGYxUZqI3
G5gnKT/krtZHSW4XfRd3FCSmNIs7qpbJBcebSMzdXQ7n8/9IkgCrurUhiqFAhHIsbtGp8DwZJLTs
EmV6inZIezWKVdAuJUUxk4wwbWrFOgAsIwgqqsvkF6VMk63ntrAakvWu4+O92QZKX31lnZa1pYKr
/TdPUQNAl32RtOObnNsfLeh5HztsfzGUMX982BBmMHPvIn+5DqHKWBWbCScrpQi8Cxwpn8hCC7M6
XIHyAQDiBTzFhK87glLy+kr6TXAA2fIwLG9eQIgsnRCf+pFA0xzrl7eAjPKz1adSho0MTcS5Ehdx
4Nt8vHCt2tYnNGJ65KNMiXIbp9KCl3uHblg+xx4snfaTzqNEAzy31bvi6ylyWkErPMeCxw1Budtb
CGMvvWyfzftqqTvjs85jc41p03dkS+BxMR8HPOK6qpOOrFwezw4L/A3fa5a+25YTmebY35N4HSX4
DkiAd2M13dpyvCEkRPqVlpmkcLhb7dELCNr8ItZqpLa7U86kheSdtFJIhSh0vM7BdrDXMuBbZhdJ
5Hk+NvNnPUFolY8iZe+AcL+wokhFUGvey+TCq+Mdkp+619YmvDfP176t13dO6nfHWTsX9G1dmiyh
SmrN9Akjgv+dXTUsp3zNG1lqAKqdqS5UXvy5Q9rwwLZQ0BRCeGVcew6dNKosomooFd5FP1jse/pW
IAZtMUy1a2RX2lOdBjjc67DbQvfonREHk9UB7dtR0BVm8Gp+YKLdYGpo6/IXwRXURbWqLaM6PznB
q7kQDMm4Rdix1i2nq82NyyBdq8rjvzs2SEOo6yYlMAv8Uc20E/Oq8ej+qGBbX23vHHcM0zDmIe5Q
Zp4mUqsL2uABBREVwKrn5esAK8KVrB1uymDOOpm1PtyZHqi4347MQBvvis1CsYsSkoIio4GG7ahF
p1l8jH+cX4fmp0SfUWIkBp1sBMHLuE82e3+Gle8gpahtwF5a2Q/4KY3NLDJjcoa6FSaAyOSl3Lcr
w7WOpLwJ+WNAm6rL3chsRe+SEE9cGsM5Sw6IUQOYUzl1tVj/b6xFcOnftVCW59OwWcMSMruhL2Kv
3PWq5fhOMQNA3fCH5hYdJ//vwkOwCZpnbPvQgqNfBQSlPbDsqjvuU8fAOl3G0WiAqfdZTaspHjtm
qk2BtLY1Nteo/W+r6OR4D2cd9ofiWvyWuorl5oIPo6JprbDPbh4OExlLdfy70UeEYEzsFvfLcgU3
mrwbyDY0pl1u5O6HHps5b2HQrQq3b/vXMgtv9cMo7iYeNFBBXF5djKEoAyh6Bed1KlgVpFO3Q8im
pmS1qnuOnaYAl891/qeasI0I2lBrUraZxt+5qu+eZ94DV9BE8BCy5KaYWZWRrt9RsKOxcvhLUvqV
JdrEAE+Jwdv5DInODQYUY7tmuaQsLb+4lbK+LbjsHMqC2liEl7R5hjZr67QKKyDoW95CgfGR7MkA
hlL1mi9jUHjRkVifAprWEDZcmrsj4RXBW8mhCb1l6GwDOWkXXfu4O1Hdof6DQSkN8FfyyDSim3vB
QiFixrG8Ehm2NydiVMphZHDT5ooohq7JzgeBM1w/i4K4vYzX9YkeavbLz1y/fpz4T3F0OXldR0UQ
WhGZ3S9u+pMQGQhvKyICq4cj9G+Tt4g0cGjnq25OXe++U61EA6o/Ki5Qf0ui5pV+JK7fMnzlEftH
Z80yeK4WCJ8A0VvoF2yFAukRe4fpEbu3BV8G971vEXbLN8z3WoYx3hhKbYnR1/dIL1mXi97EwhBN
1EpE5rtrWaIe32FMm4Lhi+nU89Si9OBrTxmynhOcogp68agOTVPruuNiKe2ZWj69R5jQOFQBygyY
Y6hdRnHdtVRtIsDI+fILl1yTwUCUAGIwD1DXYiTozBKiRnSukVuWheikgT445/rLE5uoXSgbA3Cb
Lw3EOh8wFLMNnNOxhqcFiT788Uo5/onQcnk+J9WNwGvb1ymAMOd7dUhxlFa9hHueB1s2DkIMD10O
ECLntdxa3BpeF1mj7yp3fxHON2frjY6aQt6GjCkTDGbQ+P/fXS010jWYenpam4Tt4sEVZZ4vfna3
1HRzV3KrtFFPG2cBreoihEjPMruG82j3P2dWk3vQYKIOZS2GArD4McfbBAyojPhpsbf6jzea6u0O
vsV70Z1Yv6jcrxIBwqSFvgklw649cZZWAEo8Rr+ZnTN3yrBuYRvTrql6u11oMdhjPw6vSPBKdWoH
vSkrkHCiOTseqcLD3fEUmLvSkCrz6Fz3jtW0zGYl4LGRcvCwGrwl1Vohsl+hMxw9T5L0JLw5Vsbd
EFyH1CKdluohDvmPO41RFsvIy8O3EhBFSXMCgObp1sFPIuEbZVHrcHad8hzoHG0q/ZS5hxdo4C0G
unWFxDV3LBHVmeq6Z+MfIOuVTuh0waeyElyfidj2A5syxxGFJuycCDa2DZPnIWot2N9+75HujUZK
XprcvbS9BsRU5vBPw+YLiDI0rHS748zHaWCaJ0VG/uqhNKU6hVARPZJHyJnlmuvwhLsCCX0FKp9w
ybNAHE3lZLsM6DBSq6dJJkFzKNvqxLw7H/9mtyZcVeM1aB181LgMVClKtm9bWj3oaUPRFAZl+48c
tX4PCoc13DHg+fZvwPYXcQZ020+2hGLWQJN5pUjIIMqwGK3eO+LyEi1VFPnPxQ1bJMVU2A9unmV9
p38Y9+dRnjrCrStxa133VcB+j5dpCh7FnK3M7EQAN6qD1/2cF7dFKVZilxD6ruRV1tbqIV5OtEFI
z3gW7rL2Ygw/RuNkyK0Y+mrEZgN4qRoUgg6Lwgly2Ggl/mLk/NZAkSJFYIAqRCaKJwOSATXoMIWv
+r9oHyY9b4Z5TpenQDN4Mqqlo88TcQcCbna6p80s2gR6Ib9+HjO0XKX6lvJXuo+RSpXc1pn9/FYn
vfqLFtdBmaFXLYQukKVzuY3WBiEhB6btZ9UUNP5EuBLmOap/pKY7wqOZ+jDJRvBlYb/zTMf13zyZ
q3jDX7cXCQj+Me7gN/ZmdxdCnAKBNX/tA29OT3jTOoWILo8r8eZAyMVphL93idHNeQqyDLdO7Umv
FgR15JBnxFYgveBaP4rJ9/O5g1kJ7oUlv+cz8vDK7ZgzwcMocRZMrXvdhIryICzYWHfZjoe2l95T
9DrYa3VdE7Edx6aI42SNyeUncaxl9Xkw7ZCz7RlEM21lWOE9/hE1F2O91BG8YzMB5uDuw8EVfeE+
DmbXlFPOClfYQe34UjSp5pxlNWu5A2k01U/oK2ldVWDe1vHU326yU7HfTQ5g46A1y7nvSCw5woop
taePd99oeAsVvhKLk9Du9jQgZIz7Zc4eas9IHELjesSYbwMSm7F+pUe3ysCvBRrz6aypnryu2sh5
mQM00jLeHW+kYljShSa1SYO//j6jui1FGY9fQKi/I1u5nxsTlRttvkiiWU5oxnYFOSr6ZFwX5/7L
LayI5LfenoD/v2WG90iFdVPsz0or8Z6msCJoWDvPm4b6Ok7nzxOd/ukUkHBmqToq473rXuGlqUCZ
BVJG2FikcmZkbcodB00B3oEfTlfnRM7tI/VoKa0G32qrdTQ7KOjth+ab8Rn5+7+qk+4K7cVi8oKN
R4TVecQOW7svPcVvQ4+bGrosy901LGUxzdj45KeLHLAKrwUYC5ZO7khIXDcOUNzKH/bxu3GJIjBu
Kp+Dh49oy+ny4UFvexsqJWG8Nd5SMusCGk/Mx8wnMdDvE5hCTIEA98INm8e8BRCLtCCxgpBdp9jS
X5iAnrTIo5nlTrtHN2BSxE1TOxEF7B+HrgsfPBh2eKAiwhVxYyDZalUdHfgTBrzztu2u1ZPEm5w5
a5+Pz1xeaxxr1RzRfVvECigPz5y86TsiaaAtFtuz8LGE1IXNvMt5AsPkm6OEYEdv5/6O8dofIa6r
RWf4nyGT+chUlH8Mu6M++IWBWW/VKG+sihQB001V4AydUlvW2Tmuvr/ufGEdHWTSCmROFD9aWSiY
z/2Rc67P+X4UjVjsAJE8ljKJoXo0urn2sayOyY5iLzJQuuZKWPWoPvDmwRO/6PNgBp8s+W2J4YOV
oATpB9GJZpZDDw6opf9KXsAttl4Ddvx5J9p3Tjdk9hJwETMdsaCC9laiiCBzjpkYty63S0xumIL+
bvpq375pFY3aqflwrJkHfrjdcYI8S6hhbV7Jux+625xH9MNHiQBYuzaaKbnnt6YuJJj6iKc+7sF7
A+U0jxd7HOZvdtlTCT779kcUVrMgODSQtJQ7/LCmRkUHpLNrN/AdG4qkYBICq/TwPBAUb8BkfV3q
4ADIVDd/q6m3gBJx2e1Smhg5j8aQT/vT4dji6tvFkjMp6fd2QaX2brndT2d2/oq8n9HAZBf430tQ
wspoeCC54OCkOQHQZ21de1aGZQ7H6OvSmC9cUX5smuEj5b4XyXDJLtCcQgnoxkqomgW4GLdMLVif
8AqM9U2Rpm71wi2d8CCbva2oueE6yNJuFBB1bYxFmaFbpN2NZTytTi/aqcikEAE/XC9466+CS0YN
ubH4OV+BIfLa4KzfdXoDgl6BHV+4VZyraP24c00yC1Z2vD6iEHb1Pm2e8LR+pVl4FFK53H6yDfoR
Ouk9ezYvubqhNYLf7Pc6JItPPQOL4CjJZSS35qandp8un+I8Il/uoduhyyP+FatKJ0iJuNOD6CYO
SQ1WF0EfKIqGIBu1r/EkgNMFjSgyuiiQJjPLNOlGKZN3RIWAOnB6SH3TRb72UjBRgPdo8D082c5z
55ybo2uYmm2rFvn08PA9TNcqpcK9cw7VFpbMTx6eK/fm5YA3qhCYvCezYd4Ai9/qa5IE1v6wxQmk
WjyADvWl2QqnZ6xP7a/W8VRgFw7QQQZAWoPLE0HH3TW6hPxjtV7tqJAA3af2FA3PwtUGMKqOTjR7
VMAyJmqkMrAl1/ycSj7uuAzWUZ3ZONWrMKhcO29Y/BHvp7Gxv81wZrEuXMNlai/DfZSCn75A6BzD
JFPgZuxr+clbsd8tYj2d0uBdM2fagoBtURiL6HmAjO13Cc86+ExiGyxhdVamGdofHl2cqcIQRjOL
zg9R1UbhX3B2gLO2GRFsKMVmJpRUJTlnbluiVpMJFPU+2pG4GxsC+SAnMMVKbqn5tN1ZtF5T0otJ
diF1A3Zwi+pbLugsybCgZlIP7r8aP863qCD60KbCgDgktpxl2IoHthQswExAaDrEWiRFGBww6ZGj
bGUbcRnebxAqsK1iAguey5F6Yu4hs95A5GIwk2G0mTWBFfUQyYdb6uVxBSjsJ7+4cR0fDDkA7/qs
YJ5LCCoDE7586JC1btcU4N8DjDCqKJQdamxI5bfQLfBUOVjk53BkcgoK0IK1S7HqIxljAcqFiRUH
ApNrtzAM5SyDlcR6ZfybQreRprUiD733FOVQ1wHruz4caOozqKHJSRae3dd+8WMkJ3o50N2f7GWS
yt6HmwE+FjhfYnSx2d27MDUpGQODbr6CQbJaNJl9rq1mz40e8ZWPMobnVLfEi++HWEtrsMXavss9
+ARVPU8b+Y+1W4vwZp+gGexJTX1HYG7haGMSLsFmONWDFTb6ywcBRLhaCoXoEOjDzIhFGXXOcCbl
EsfsgPRDeChhfAGoqaLoJC5/Y1DHum2n6rNl+awqiPy3L0l4yvgOVTMUItcp6VQdzxa5CPRTx2u1
BrOdJWMOw4ZYLTnZWrSLimRpVrhlp3ApZejg1+LeL4h7aQHy0u1qlHjhGNYEgyqM5JlMBWvZFFi2
/M6+fh9DZAkD3KZO3ftrBdc0HZooN7ut4eT7jFcf6TxQLIYy/Zx70U4xwOra6/7gdmrxLd1OaLeW
9Y1b80xFbBr/0U/OzSotZkQJO32LQnqA56aHk2znvQVeiz+tMSs2X+MrmVE2F1M9wDJATkv8l4g2
ZsYf0oSaXgY4mKklLwP3ovHszcO8m50T+kfHRyJgl5JOwSAG3ufxlm8AaO7T5YJ5UZw7WAeogxjP
/hR7tapb6TmxwUH4hJYI38z1eZH4WZnstVk1oUEeQ7hdk2OWSmqCfXpLL4Vv55V2DOmBD3Fbb0VS
vPBCWRk7D7BpNHbe35crio74WnIp9Fyu/jENwaVJX6RyQ5XF5wzfY812LIXkLGTAJk+nRMRjVb9L
413KEmern3u+i9KDs8I0vqEVOmNdKCRFzX/pC+AqeyfX47QTXam8g6xr5ZfxMDfcQILY5vpCrp8T
9mOFgHXDv/U8RfnU7WzlYO4+Wl/NAjeGUZI9nctgFQv1mLvx7BcUraDqicsw3nQReH5S8520Dvld
QqGB72xLhOVHcDFLnN8eZ837OkCd4JO33Bk/uAGv4W5YJf9LSJzNODviPDQTpuupRcNZaQks3roE
zVp7jZe8eYeeuDOJzUSk6EPHFGKKjS6DulCgMcLhjO2Vp16zp38mgE24aRHXFHHTLXyYCv3f4G95
6nuxi7DFo3wP3DbqOz04yk59ze9r6EDvzBxcTjuWkeAStYIj4sthkoLSW7LTscjnQFsoASMHd8tR
D0hj/+iBWoqkZ93QyVJjS479BXVyEynSb2jJHiKJyYIIpeUldoC3mNIc8RxYGLwzk/jn4YLqFsAm
aNfU/Q83+KE1aJ+71AcOnizlKPLmlmuHNNRYQ+hwgeEGF503SkHNssFrDGhu0t0I5cBiUVo4mS7x
JzTfeda31UM/QcD4iiO5UAq6yzO+pKpKVIxntIINRyBH+20K43p3X0HWCS61kC71D3XMZiLMBkvD
E3A1mfUCI6UBy0ouhHcDxWueYlGOB2G9i4OKKx/xaIjMJmlJUDNcFmesXfNLM46VFpkQ4DIWWl4/
DiIxat8nhqyuHhJWaVq0v2sHxp5Dw8CI4nTTM8Lv7xeN9p4cwKO3TM3Azyhehbo7L/rsda1UdBsf
bqJljg2erUp1I+Q47ZgFZutDmuRkeVKWv7eN1LeQSqfDQhi3v6L90zU5i4qTEy7g1U0dz6UNmAxC
ofltZtI8QCWXRQBSLqcER2cF0q/5R2q+LI2P8QbK2g2XeevgFBqG7RKjsFvQQFogCBYUzdGe06EJ
aV/A65RuvLr/ScxCjavPPPW6THAsLwpwVU6bLfxEVIgOrthAmONSvXz2EF5JpEHhtcxhLv6TJpU4
3C9FluriqanX0pUHrgWXIXcPc09u4zsQGCkCWEwVc6iuQwqQB8oHGcz0APeVcN/TnAg8cwCyvDyd
v2n/GI+c42d6WJBCAbHdyAmLnJx9caSAJO+8Opl4QtH9UlJpo41VQaxTJ9dupAE3KMfIwIPRsWPc
O6TiPw4ewF+7HeVy1UIS/gKzp8dHiFStBm2M9W6boqaF36s/Vopvi/aR5vvuqabdTuAGkYjCFIPj
7xuTLttivTk2UDUE93fUnwbeOVKLzRviKANv4uVmK7py5hkRqKWBHkUlZaVOLlKnJGhHppg71fgo
Qw6UIiYdFK78/Ps97Vvk0cRgliaeXcD6VC2/poVSEE5l71SkDwuA3TKlSDI4IgbUVR8H/F62A2/D
07vj52bNfn0kBp8An6OXINhVgDPmXJtHHAWDuQGCaCu3n0emgjL3XF4uiIQSOPtM0GoLeIdTzMWM
DXxmTlo/F9ZSAzzfGaJM8X/Ka113augnYDOgKlL2+4n0fdK9cQZ1z2JTXmCvdPiykovLvrvvnT88
bAXDTGJkyHpUB5w9khIeBFqaFqbeTZiif2geU8fT3xOK8rgrKTlQCFRGxFpmUBNQ9PXpBQ+zSm8Z
XBkPDG0yRstDvwAa0ia56sBGGEsk2WPTzPWJBt1GKXZFJ5nuCBoTJNU7fq3w6OLT8jyFVAEgE6kB
F68g3Hhe4ztm8TvAILCRlDv6QsWJsJZkAGfdJDQIPrJ68EUX2LFJMKhlIYDeOnPmv/T3ZhfC4Wq7
WmKT1eHVtODOV0mvdxdHOCs+gKS98oiYisgA9+WxcmQ4/tmkVp7ybHpwOuQG6GSB4L/58W1CNctK
6AcTBERY2HbomPgwQCg508E1hr/LyD8wrBKPUpZWdJfSOfB/ZB19tQINS/J8rlEoY+7O9TE0w1mT
0cIFsR9WH7MLj9SMXtxKffvC4Gw6kvF4Br2Keh2yPu/RwJMyfhnSuJavnJJsIyO0y++S/kkQWSg3
QDpzy97vOWjjpyj3vd5eI/Cq541w/AjwQZfkq9MfA1xYOYSbbo+SFCUfg86tCKhJRjxOxBo8MQqI
RHUZfkRGHTzffgc+u0zhfwQ8nXjlgh+ICyPupkGmPZcFtFfXsM7QFbj/ybrTmAVzlsSZyDwTtK+C
UhpokyyyrOZiLsMfD9He1NF+t3q29kHGZYGNvHCL1I/18xQ25I8Lj3ZAQk2hgGuAAOiBVI4s89aq
Rx/T99pg7vQfpoIrK20Z50Kb6YN6sjfsFPqbXOsdMZ2Fg83B75GbXAz9qfHJuj2+D0Zliw0nk5PG
NYgfAu9kYelaPRIXxuYaE5ANV8r3ssVlv1IRzKKfau87OZWfc16pH5imQBruzWIXQdVwBlGXJEiP
z7w1mUu4VW8/EePXwOBUCVAyyOwZEctJZMCf3L0Jx7TNdO/+h7fJrxUfvyhOk7M16Ebu7GDKX2OY
IVZbC+YkRXWemXbkVd4EKuXy5WFrHYBsHi+tsCbDiQppo91o3lT0FDzH/8JVmM60gsnlj9VrgcrW
WyUOq2mhVmTX+rUwWc4/j6FrUMXvZ/+1esqRl+TMLIwJ/5AJ2b3/6jnsCsukLOV0f9oce4KYYDo0
CYsUP9jcAvOlu70F61Ywj77OKQwSFSgKhffsheJdmPDhjiYG7y6acw6VNxybKmwOaGt9NZ9MZAhq
O/BDIAzsobGLwhRuCp5jWI5iVIXfz2tbKHRlU3zJZn97Uq8zQDwZigHcil/EGAj77KAZrr0jShBh
fWmWxv/85MxKZNhqd1j/PF63kmo/vjHDKskqLarvtxhj2bzlTZ8GECPfp93BGgbI8zqGzgDPBAdp
p9T9KHY5CPXZpQWJamI1AJVnZvMI2m1/jzw24fRq8G+vlCj8fYKbhLxOp6/QLxb6/8r9GvaDsFbX
4Rm8FwDSfbQmQf4SeNYIrz6c7O8/X4zmjFBRthubArfeInDHUemapioynRIshslYl4hE3MbHBJDK
2iEqSfiGFBajpR5jYspGZpCI6UfTGF5n7WdnHhtj2aO19Y0m/ZmJrtTDJ0724LKR1eOqp9A3smJU
Cl15CKO8HzzjSCLvxkmphZUDAh+80MtREi5P6If5ZfhcTfN9DVTYEOazFo4oHtiURhp7xS37nhM4
rh9Jnik/DUTkWhIOn9/omeOLOrdsTos8cSToAZgNCkTJFnBlLbgzCAmYWxM+oZ/13rG4yhsUt1pu
vl7YAAUsL6Hxg5JOuQinYAl21z83WiCiBjD/+z0UcVbq2jO9WOUjhpgz9EMo+Xn0sxObUiff5owH
IJcqX2XEdtJudp/hyhIw0LTv/MGp1Xwd4hl22ZrnzUEBrVHHGNfQocNGlCArj6KGxbbHym2YDicW
a5gIuwJ7C7q3iN1Sq7uEkdHdnNG7DY5yeP7CB/wRY93tV6a5LtQyPZ2T8f2wNXnVANKRnfriSpxw
0BmKYeyaS6lv+lS4KGsxZ6T66WEgzE5GnarZqg7jMA1T2SiZVpAb6tYPP/sCbZh6n6FfQLYRLJe3
T/SugfxKbktDmpwCkMF2fnuc5C11uPtmD7443kSEuRIiZXxWiDA1jIHsmFBcFGoV32DWXEWv/APP
aR45FCjOsW//mX8DIqFMM9txzQH/XuCoSlzg0is9cpEnOFQsCDjpz4r7ExMxycSPK7Tl67hxm9or
/9qrb/f/19DAM0fgiJHIpkHuYV2AGLMrjMqidEgLjZM7FwcUQKY4AviYr/kQBlv1msSdDt8VuU1M
EyORqJWVKxwpuxjI6yl88mc/Re/ant1o7PelflHhTh4r4WIOdEiWQQg5VNPlHJgKBHX7GBcyJMWy
+Ty3qsSzcBh4+p6BI0JP1jipnVO8hlLYAF0Hznsjm2prx8rXdDxz84hONLNuRPN4o0UlODTeY6uq
Qj98jxq+xLL4wpZhIJgCUdctKZMei02/uh5D0YkPzyr6mbvRVUkJPPJCls2IrQkeSsZlhehJ6vxt
mwcVkEeTmXifUWg0p7cC3i8tHJZmDhKU55cy5iD7prfwb2ydzdvgoB3hClD8JtmYvXrfSi4lYgFl
NyZEuCRVJszdOPum2TJb2oEtkXPE+7EoJnzjbOLWFQ46WIc0lNwbSjSAcJejLUyBrQF4AG08fwk/
vtD4cT5E2DKueUdu1gT1gqJhbbBcsM5N6nbrUK24SLy4YrtREbDYaBTr9G7DhOZgTfV0i2UbppVj
XxsxYYNBiLZO98JEN7XiAxke9xy28ob1iqekxwpegIJfayaiq3orKuCWoR/kpifa1Jv4wl/+7CJy
ATyZIWJETL+WM5flAqkFvYlg90tBxFuPWMA61zcn+E9Dqq+eqe3yWwbKLVOOwL3R6+hu4K9C6ZdM
eLB8fL0ReZJUxEdGYk1BL6dGXFrrsmUqsgvWDErSIXxykXE09HcqJu6Lh+pfSds/TAN62AMw5TIK
U0s840EYh4b5XCA71H+qmjmg6G8W/Io4HNK+6c18kxN4yt7XpKC3QbjeJKU4JkFho7+saH2DzbKH
DHTKUAyuBqpjREYnztsHRZuIAVQQ9FO2An2zFMm0VKp1PELWyVA8lb5GxvVUqBcf126bGbUSVlzC
7jeRezxxsv2DqspORgvBYEaA/hjMmaaXl1SxTuHFVR0HhHG6y+ynyB8UJ3KzQcKh8+J8GhjlJfcz
iVzTC4+w2TFOZQvFExJb1y/YdWTLIednx7ZH4Wj+KBPfSpDFR/a/q+uUoqFprjGUMmYPe2+BA+1L
YBP91ntwWL0bZw9OLqAH2pjDAqV1TGL7+7PpJ1i3V2z05YAGjfbbU8+fV5ZAJ0rgaDKtcM93H2WR
w9lE1//PkOJy7peZBrscYcNo5NgX+Xn9HueL2Cxwf81akiP7AqwMQKTT3PlJDMuvhvi3fs88dj87
ve+9X58COeDlWlAf3EutK6pdKexPHStnN49//o/SEkU7x5iMMwFkF7tfg7dGSRSNCu5abdycKg8Q
o3MhslX7SU5hD56lMu0FxVJWttkZXUZEDLr04Fp+mJfMTp/GY4U9jUy6QmKH4FqYoJLXZ1nyqVab
6wrW1pnTDX3S7SF85hDEb/lIrImpznDdq/mhpYm1Jw89oYBWbUYwjiksHdmngPY7EYwgmRGPu0H9
tFykeXjhfMK/ViOB+pjs18xmfNhdlz5rJVtuATDUJ7XOWdq19ebYaw5mqvfRuf5YDs8wK9YxVJfY
m9g7+T7UTmPko3k//7F6kTsE71tQVzgOiDb7NRtXljrtXUeecha6kHpWE3g6ov5iNhpMK61XkgQC
Mi5tjleL5cd1NrjEVJycMoODdqHdoYlRH6/yrgfzm27DWLCZGoBvXpCPNj4ivsnijPeMiw2VmHfb
aj+2BgREyjIayISWacVRi+xSR3KUPc9wLS7NvdMlutTOhbvymM7g0CbiVQnpTxqfipKPLNH9ha71
3DUa78julLdP/1PIURcuovlk9L78GOP8R2swFqSKB5bWJyS+fOLK8k3SfQ6Rs5wNYkp9SYzlcj3h
mVJDyQM6OgCSqh6WlFnJH6s9HQIZhCc/LJE60E1MQeZwjI5eTzJL9tT3Elc4jxDrX7eSSXV3hEuT
vb1JRdaZ5qMj39pHJgKkxj8CErpSshxWWu4TupbhF3xyiTEbc/wNHekTT6YWFMN6XJaMVgYharIV
YdQn7PN0MaSr2jFQRzbv2MVnJDPYQ1W6egaIGT2yx7lKYWpiOFy/C39m569BmfEAA1vQb8jfwcwk
SjvS8rjaXQ4JkCtjNtl4GxcFUJ//8cxNrRrweTViUEXwCUxKaZRwpmVwDqWaleDUWVrgR9GwOBlF
hPPymSsbAwKCZ2BS51ihN2hYbgHJ8k99o9Pq9N7FWQk+j/NvcKx3XSaE/Sk1laShWT/f7sNXguro
6TNf0NtWTB12Rx6PCZ7qUTbC7I3xvSgh4bZTSiX01HK4BODV0Kc+p0HwkHawZvGyr167ol+D9y5y
/cV1CYunNOvNuPirEBV5GEfLGmh/wPXkYlaEklb3TQyG7M03x0HNKYmRAej101BcVhVlkK65WRuQ
VeYw9fU9phSv1LvLUiQHzwO3+s13kEOMo6idhYLpeIDlW+cgbAugl57OHXenCL7ECUJN8T1/P4oo
gFXsZQHYCFbgm6hyivWarMyFUg8JjaxLFZ1cWyjCIrNcXgKVEc9PSe95+Sm3eZ0n+4861Tqtpc1w
MsnWEhafseQ43R+SjMdalRrA+PqabjSkCEW2394z8LeE7YEVmV8naMLfgvIMqdMXLruh57azculY
+34Fo+0UtyPpRGqCFi+pea+/1MWFh3HHsMnMAJKDaNje94mh0YeBQVygOM2iVN0WC6qYVi/rqFfk
4jm4mEvQBl3JOhc2VQgnke6D3Abco3VmEjy2GfNMc9pn1xFHy/QYB0jHWFOC81viLZy3SmxX9I8B
KYa1k6Ptz0VyzfPnoHqFY+lhowN5pbC73pNoiYdz9N0v6xpvTEsxKmNi11IQShU3SUQOW14yL4uB
zoGXeaZ3DZaB2X0hQlXi6JKlxgWEwDACvA1K3RbbFWwUzjxVV4cy/dqIk8XxcI00h6Hjbl0zfMH+
2l2fPi97UWRu7xpMwI+2BlgzpxrgJgQYmj8MvY5rhiUVOhro15iCjDDqx1xsr4Mkj6HvL46C3DW9
jyHlgQfMNKFZVQRSjgg16OaIl0p5MBA25ryueVCSsiJH4Z+pz7AXeGMXSoeQ95ABrfWnzD84+1AR
Vu3x3O3x+3oYBiGIBBedgrNyxvNvPbLHScqsFw8XD58NfPdzgBX+rLobmo88uWDZiyT6HGCYhAYa
VOlzPG7vxUl2jU/hGeK4UooB/o+g0NO+4JdJWYYgecq44Ql2ZPyKZuWaw5CQNcwdFbCFIDqKq43b
rFoiMDpWKvrB/ht8t1olLBdLP2uih0ldG9WLtEicNaoac0Nxa17q95lVzQ2s3x2TVcUVZ8ddFNTk
n8mPTIjfmIIpZDlptScZSkj+j4P4EyJ/8CqqdOozp/AZUZ31+uv8/NUVKiUhS+bsU/tqV/8f5MZ8
/h3ne83KW7bcc2Ld+zhsFhKBh3cnio/pyzn4YPAvtwAgiQi6Yh5ZUYPQGT3Zd+wO32EiEgV1wSxs
yZrbo1oazWMQNU/2Iz8mw/DLHmsqOJU2Ai7IzDlHcHR+OxRs6m5udA0+SQR9Ee4hKY5ejcrKP1rj
EsTLBDgQI0stsM7X4Rg4ElBPKFYV7VvXuK1RbiETKXiU4d8o3bKHJDbuUe9zIZkMPq6XVn1U6Qj+
ubWqCpP6jFMco9DhLu6fU0wD3KaWSrKgcc+xTEWLSfD0UuB075EpNqkVLRFsmwrb7hSuNMiyv0Uw
4UCpBtV6KeJZR7B4ZPiUxoY3AG61NEreL6pOjHZBB0x0WS+aXCtAnzQ1uU2NMkjwaSgkT+WfLNOK
opWu8M46N7pn4wB6NG9OsrydIa6voo1qSQjB92ZWEQjPP+DHl6IgSB9o7b5BO7QLDFIfsNRCsL4X
ynKZlSTO6a7uA+Sli1E5gWGSOChtqSU3YxpMzgBrHJQMMtCkCWhhB+UtPg9VPo5zsY6GYQA4eaxF
9JqTDC4ni4V9zARP/RyzduUZpIIHCELiMTMo0gWonXM6KYMcgSiageLDF62JNufyHJCMnUqHecjG
ACoViM7MbaTGTsSH97KYvy869ykdxv/zhI3WxGIRq5B8cZuCsLTDrtbobMz46bV81HRyDXFVYsdO
XuoACibGV+SPNMfo14uIHKliUmSaoGZ+1ae9IQn3BIo72qTajuaQIXoYZBKSZTQObiu2H7dTxaQ8
GcClWmdaGspIayNkmDnuRJbgL2+LId/6ONPxJxJstFr0Xhfd401p9rswbTYHLQbnH9L0sRqcGHAZ
DfUWymMvEL/XyvDHXdeRQgos8G7h7TW1Bpu0A21701SdDC8eUPoI0Y+7CDC8OjOrzUuUgc6d5TlP
VGJUI6gTwcJORakvOOv6xoU3qUQNtO4Ox0H+nYS3yob0Q5ndzZv7BE7+4ZNZzYdkc7HXa8/A3yLD
AJuR0LvSwS5lgxfuJ9Q0PpdbWP0RnFj8WLVLdfQW5C980koKIVVde/9meVd7mVoVNiaJZ3S+CZ2P
qDk9OO6V4FBavFXgr1eeDJ7LM4O31uX5f5MDiAVjwUQ3y1p3WxDSFoAOKj2CIvRzzgRCTdy8pfBb
sy2sQydTPf+oA1V/xdQOMC6MpNiA6DcdF0OTrlaTGrpx1g2ZoMViX3qmQnoS5BCG/y6SA1wGA3X9
ZVk6kXPJ3BawXK8jDfDdnUg0t3kwVuGfgGEwZg7aomFX4SXPbTR487XwSUqgYpzx3+VcnP107QrZ
J7tl5Yhj0G9zWmnV4RIA2jFgFduOBAThIyYDZAvbjMEl6868KKDQlWrRQAnZyQLSi/tgHJCVjhFJ
gGHXEFxFH3NF3eQGV/Nljy7ZSJCNfvyHnuJVe1x/ozvvz6KG1hNUwFemz55DhlDxMzfrQq3NPK79
ulex6EUYQdhbi/KyDJENufdtwyo3NSSVrs09KwZ3HOqO6U9YlJ6Hj2LDiMe93Ma98s3ySGo/AOEv
0VKOclZPut9uTrUg1c83UeN4cwg/FrW4FFwNUtssScG4Z+gE2Exg1jyCGI9h+bJL0nKplpu4A4wF
FUB7ByGZSc+F8sz9tFdM6qHThIcA80EKueew+sbCgWS5XvlbCXbeCeppNAMtCStW+vF0h8s+VcYS
LrshtgYzDVE85bjAEA9Bsf78CsBxLxUwuEXEeIDdumdYGdQfUve+pzSqrZxluEtcc6KfTgVgSQ+1
Hg6PzUsn6+YnWaeSMXoAga5o8yoyozN58OPqLV9Oh+7g7XQbVnW/Gc+upDg+QT1Sprm8VQxv5itP
sokL0YswULDDTFoDefCCK2vgwKa7EhY0fSgvdgWnS3xztJnSJ4t5BdG6xvjgkDjK6XrCkCuoCtVV
z6WR/Agx1LNCHusb7qNql4rza6vjUIKyAiYPa/IgCAhlVEG4rjFFeIxzSxUp01lE4Ng3ctSju1Ij
kibpq4Cx+ZLrdRBkAsB7N1KazPwcU2VL8m3Y//nSy5uTnxr4TDiuT4cf+NQLN7HYTrb2Dt7cm9a5
lFGlaVwTAwp9b43gD7dLE3TpN7s77xd10Sezo69qsh1bOBdhYd1NNwDC9/i8PYhZ8k3+S9pjJutH
FplgZuVbIayOJBEnMSIo1iKhqZo5HtAHLv8EffKMwj4BPYWEgivzmP/HOZpnqJRMEn3sNi2blcMo
17l5i5TJP2xOADHT5CjAQswo6Y1q0CthiPDG5PxZq6BoHqxn/+pNN+3cFwkWw/ECggNj71oai77p
BkRexaQg0ozeeeTBU4WXgh1yp9tUIRW3dDxPsPeJwWOhQSksRYfzws4Ghfa0PyJ+hS0xlgJ3/p4h
XWcGZ075QOt8pEw6ikHTw5mqbxYcZM9DalJZaRZq3SWeH/27MuDQYTNj7h7R8Hq3x6Ty0ZBl7Zi6
sDC4nj3387JB1furPT0KMZCfKDO017rVwn2bQNAfB6DYU7UZTA0UP19w5vwc0EJ1os0GQSWzCND9
npC/Qj4YxDLF7ZBOly8JCtV5RTwSEDe0CiXbnY/fHpgNulitZweY0DFelSoRk1vnKQ0mnzGvpkKu
P3R8DCUgQr3LlXF94vwV0YWGhzAO/lrL063FImsOAkFXIOXM67gsJsOLMVoiV+YSb/oseiKf7+Jm
eF1iBY8n+SF0BTZghpVoEAeb+ZA1RV+PpTKIArWg4MMWAumTkqSLbGo7hY8lC2tATkEtokUWbTsk
+QU+eywvJq/NgiWqUNGP9FDgFEBvnyEZ6isNr2+3J7tyOH/XyXjEOiR0SmDhmHUPGZycO8b71JV7
yHVC2K0m447l4/BuMU2fKyXA9gE2iQa9LR5szJjpSpaymCpxMs7soBLvgM8AFHy2XomGdTEkcFX7
S5UlBxqBfDjTPYKe+8PjotVwdfpkZhpL4tjUGmwr2Q2cwCKFTzElQCLIJdAJm5NFuQKNp4WGOIZs
FLOwz4UJUO8FWQy6fySC43PYnYgHZ4ZCXEWpyQeXDYZYfmsrhkyLp+FGY40PYM9qVXD7EgsmFh0r
nZXf2V3ddNp/taqt33fE5enRmDjW4ut8ZLf/tMrbgSzMQf8vgCp6vCzODmHQZk6XWr0gzq7Td+Em
UyW2zPsdQBIhB1qLh8ckYWa4y9QxyzdgoFKtDVl3V4nJmvsf2T9liZZHqNiWNF+OVkcuWzf2MDC5
3tiKSeuMEDTyf71eyGRwcVAWAYjTbmHegeiyjCYSLVzwvmcJpCp0KIIQfIBiiXCwu1QVITPLaM34
rLTMYgUJR4F1d+nO2RshTJhG9Dupqi+0keihiMAp4ioRtJNoWmLKxH0X5vhYvZN0CilMkaMlgvzJ
2IAhMr9sokU+N7RZKp63z1H99PtezW71ko28NEK5hkQmH/wLi2s3eoI76aBtJw/LlVLfzSgjX/zo
HMzV/tpMBisR6E1MTvyoq7XZic9jXX8Z72thO//mwkVBi+lCUMOtsmfvuvzh0skv7pDh55oVNIGP
5LTCUCFP9Wpy7bTjbrolG/BmjltdI7uvB4gXmv+/b5L+U6yIXRVJbcI3YXrR5fXmAhtpejCWG7Ja
rHqB4QY5hTPe1Zqasta5bCrPa+ouygUwTW/s1qg7EnQHXxQewig/NnzRUVGGkvMeVn+mgKdmDX2+
wwX9pfOsTBtgnVi73zYXLFnuM6JJxalY9Tb42uvB4AeCv6eOCNrh0KU0ZJ8xxEkAeAcUi+irpQ8L
84iyX4rT91bwSQCpCw57s9QzEyIl+Eokk3p8qzOhU+tx0/77TocOTbqIPuhJi3AG8dxq52PEqv2v
aW+s4gj3SRGmzhV6jkpk9eVC5a/5r07UoYvMV3+9DdNaY2/crUjUT86AVbV6gA7z5BZDyTGK5CO6
AhF5MFsfXx1w8gGwRdF04uxTtY1yqOnUbosgV/FSWUNwHCRkL9LxqjMIBOitKTlnnExhhwT2N4C3
bNZp8QkS6zrsGtYsTcCeGcpj4L79jdHoMHwGqewUNlgH3sEBmNu24MTfj6mzzEcfd72nRBxE8mUy
lUwlpvJEx1cO0YmN1QJe41zSkmqQMaxPQHx17eBbcmMv3sxl6upqOMHwVNbq8KiaTJu0paYCJ6mA
VFU4U+HSjHZE2bDobwMMqyqNx2Y0FrU4ZAzRVyvnFH9MbZFh6dF/q4uw6Qxm64STGQMMTfzejSfo
BLQoj09507QTE/E86qwPXeWpwMOXzj65I+FZDZ03Jp22RpGujEmWVznFGeQTH5U6nayrue9IbzWM
rXPlTYmKpo85ZO5Of7ZB3KzrUb2TenY6w69gOCMRVK4tnuPjHU+SJu5IRIA555+gJN/H6EkZvSc8
aJt5zW42RLTzA1HIhwvGGoMk9xiS1hNmEPHgiJ77vv/x5ztC2pN0EQJ4vOEvne3qBD9ElcZ5FIIP
M+L13BC6+Eg2Za8HOpdUnzYvxSUD6v+EjvdxMDEabAvnYT5TvKw1bW8PEfoFqHz8a601YZoNdkLl
RR9WS5S/GT1Viv447EgNIcqwa0DrAllshxhqcAh3huxWl7Rt4CbghmoCq4pVq7edVXvjIkK5XvBH
ofehTlE3Tuiad2uqFHOHWCrpl/R58YAeTRFWQFFmb+8wR6fTQ6/H2dIQaYR40uJutuef9cRfG0th
k2sJCm6yknnwpnH7fkakcB9IPA/gP48iDlqcTtQ9PuzcoUVo6BYpd/78c8HvCViRIaWSygT9IbAE
kqRZGHz/KVDVuQm4KJMJYx2oiyFDT9TNOQjX7ftxy3F6HjMm6hExh2JjQJMJslMLlNpLBAvHokBR
890ZlobcahqBg8JGUPfVjI4C+B0/bSOJ3Y3xxw4DfX1yE8nxBmlCxhhn+Mb4MvA/XI61WLZpL17R
gDKODwoIPPtbyVsThMXHjT9n+vYDVYX/FoBe6Fg0Wrdcri5LGLXxo1FZ1pHIugw8RFH3wP/ZNFG3
ys0f+rZWBVe5RUnGxLqF4YTvYV+UN8+vWp3/CATO/G/B5E2Wg9fISZ5KFJ8fD2yHi+L8etwQeqzV
/cUmTxVgk8i6onmxVgJPE2SUVASvkXVdSGKYd59kWBVR22uFbFz2zlRzSj3VRkaIqNEOpSdNj+sN
ZNZbwFzgDPvplItqm6cl5y2dR8qbQg6Euvs4m4kF0wjQ3HHPj8DPPGXxXSdEgl305V95mEgFmWw8
CBSpL5NEnG6vgCauDep7zNkA6lT8wxnGxpefWBMGpk9ampKANRxloh9fHNoQwDJtGOWqDhN8I4aD
Oz01+09HXzOQTPwRSSdRCV7CbtPvbZb5/fajpoc9sPr4+MjhlF9d9wrpko6mEWfLMTmmXD25WqSM
gO1f7Zhitpd+nr1jLm5OaxNumJLTSt9GIYbOmpugKqBgV/GurfKEJHQsTP8o0PNDrGgLZPRDo8Qn
oSUPNEiyuP0oQpwcSr7QinhEfWysaE/XgR1I64G+6e/3hW4HpmHznK776MlVrqQHoLrWG1+470ck
7+M3c58knsz6KcqAYc0uzUjLXzkDb0ag1OTM7LSUGh2jUeFqNO8jiZ2EQ5xbtk5Q17xx5g8ks3E3
MCNHtAbyLaz80HSxWkkohMRVoc9TUbJ0nsYm6n07NqAsSS7DL16dOmcvhnaDGxzzWoiIeEQi/bZy
c7EwkHELekx6290LrDkdurFYVsCFW+kM/Df2K6FWtD+9GdUVYyc52OjJXke+Ntq4dzR7CHXKVRQd
Jm35RTsrl2UsBqMnqycs9thE7KdYtjeOgRGG0q2efvGZ/5f1P6VDD9CNMylLh3OHHFgGnpCl53vv
HpCCRG6vlSAZOkQpJpvfvR1Ip7ow5SzgvhfejJX8Rr0Grb+pQ2IYD1wHWw6DrXG9+o0d7iiAozfb
n1ssa9i4CrunogGAjGdFtUV5ox+heQD8TkKRtMZLeqPFMfI16PsoOS2R44jWnVaOFQImqpQUzLfZ
UWct1y7GrxTXpqhB5Jk8fRVb3jcv3MaTurw3VlYmcnQ7jOvl7fHW91ajymnaHr0G76lCQmxOt4t4
k0pLhN1U+McQ5ENSQjLCgltZuTeHqIUFCzDYPIVhTNSJvm3I8ht91rkZQlSySKiul4S+w/YrF8gJ
s0l98JVTq2bJDkqFuNmrn1OZ234QBFdggAWlSOF3VjPpSJxPLEdn4YcOqC7vOMR1LaPLygP7KRqq
v+cFx+w1UJvpu0TkJLJKAi0REtsTb3WGptc77dn0QgpTXy41z4IKy01P466y1IBzYPUFZVrJ1U3m
rc7QLiQqMfTiieQ1VNhbk+RVvSPwmiX474sxTXxpb3vb8VZhVazzhfI1yV2r+mfac5Te4odjCy8M
NYnzDun4+xR4wrIfruo7DP5oUjFjMe1k2DqlWBODmLORHMJa23unAzaI4uYxSjab7vPd56LGzYke
dkSBN99r7uj/MlgMehAnHcQwH4rboBMiDShpDAccsXx6UhAl3kqGKp4pLddZBsFxBkxplbj4yHxU
hNIATdr/0vn1W8mRHpZizVScS1B1jY1ojNjas+qRFnYkMx/eFAn2WYCXSKJq9elG5PtR1WTEKprP
uOkL1ILgrFID7usx7dRvpMGZgPWNRclnzOAIU9adhaqyJPv+Gd/oG13epFtT7gDGjRxehscH1/Q9
r9KZgcvD5gmmQVsjoW3N0a9CZiQEKXs6vBEvtR7uvaKAG9eQhAF9APPqntX2pdKo0fLEMDKWxSfs
aWHUuyQexmfgYy1XPR0DxnZhkLznzzh3z54ln36Nj2a8VdMNvfD+ZRYudthhbUhVE2SkcyzkLoCr
cmIumC2HFgjWtE1iflJZ5TK9elXAo4yojM3wtgIPDFgdZQbSclUYh808VfhJHw64pjbR7PtCyvCP
NSB0CvmXxX5vyYLsOxG8ZmcYHhWbJqMj+IPSAZG6k+efUzuiUbAvexY5gx3ZD2hE4y1bK9ISqbxn
Tw+ogutO2CcvDDf8Aeic9CKB66DJN0zaDHIuncXeMu5J1v8ukXqR2Axvl1XOxJzPfULwoeQU6XPm
pGRVjtG7rNkFRfkEtO10iUA8VMH1fozouA1ztHOyWbvimv/SnKwQiaKO0iy8W6LDtZNLjKBgeJ9O
ZvPs27fI3Cm0Vm9LtyNPrwnhJ19iZR7FaIPt/hZTa8+ijawFTic8HM5f8eTsMC5wt3z0iTfUjx7q
vcSQn0CrcGtgMs5QQIZqeOo2rMknHTQKfhcOZAVAWgmUdCOyS7RNyhSiU0fMfhIXRkswKrb+r+44
voxMME1+U0CPeTOeewc0bkBxkpAbKlABIooafLDAojdypJSAqw1tuAeSWrC+R4y1y85MQI/E7G1g
m3SQTTxYsPjfPmp4ww8mv1X5WxWMm3oZNMYNN9e8pYgd9Lz8+ULrePh6w4pKxFEOuo0o0+1xM2Zl
mzEW6nGKPDXvsr+GODWI/hpWT9WrBgGz6+dzKDry/TA31p+xnkSjVPdEuLjVHEvbvNf/Ww3v/x5Z
8OT8pwtZ0/ruPTLVb7xEsK8CWP118/ynjh6mYpdDB+6fZ2yI2uQ8avCeUpkrfqIK0UeabpyyP4Vn
yzG5TxD3wB5TY/ycnBq/fiDQE9h1+pJ1+/Oow43PZIWo0P2w/D1hwS7A4T78U3b/jKaUzfsZVhng
D9NLQffgdfAPXbTR6k3MVSxsQziJa7sTHqYflW+boTptlsBC07hEkEUNd9JWyQbV2G8S/3dQNlhp
8fgXuLlxoEK8zfpY+D0BxBisL2LDKrC6Jd87sT6CjTSb0jEmgMqG8dXFWARhzKemTrVlHwZa3BjT
i/lunRuu8oEV1XS02j6VAE8E8Mgd2kVPdoZObuP/clhf19MyhiEmcfzDarqapUglNzGD81GoIGEq
94QBCoLMG9mj+WKKddlZxx2PlKuHo0bfXVv/CtzdeqhK76mn8Q35XH4YlnrQG1jbbxQqjTYFqygj
CgdHCv0azSIpg8PBUbHRSeYEelydqTWfcpY8L90WEb3gHJT/owoKVJ/UBKAXoZOyaaaJlZo0FzoJ
8ucg84M4LPCEBtv6kvpN23Ea5H71YobGZ/bHFyBS3skq3ouA7y8dbegq/8GHNvo268/Lb01h2ThT
Bx2JI2Mp5BeVFrYlm65asXgHjfVPq6f3zFDRb30D0btcHGrZ85eH5Vh1I49FM7hOkB7QpUXqhoYL
l2TzN7YEmdxFeWW44hQLwJtgvuZqiupX+rPyL8v9E2hMCiqespxV6/o/eW2A6L6T5aacv9vWwTaU
bnTj2JLXN+Lunip0MPbY3aRYsf/paD884ZzfFFiuox9B24750j+7+JJblBxIMcKmqA5cAvGJvaR4
h5T+809KmzAYbWUH0xtRt+WYa7XNubGixfGvjlW3WAjLeP6WPWNxl2W5M/58hu9LeIpOg0OKolpH
8jlP/hVGfnWFX+qtLiXrlC2DeI9XvQ3aibaKiAUCFdtHlQ2Z4lM/q5i2zTLzRrHJXcJLzU0xsmmm
WkIHo2/NQOiCC+Co++drJgcOK1MHYYXMzBX9j5jjv6ty/Go0VSguMZpHQlkvkzFCJW2o2+ib3VF6
8FapiI2e2o/Z4IL/noP5RnPev3e6i4MY42c5bXdMaSTVv/W59r6+ZwwOJS2pEFu0QoBdJBlApOU6
/eCIKE8kffliYTGGLHcaxHcDuRMjVDGSkK+Ipu54idPuJpWXXer1ivBH7BA4lkko9tXVQYN+Qovf
w+aw+6djQGbtrqshdoO39nnJfMWUrcNGUBTmxJ0VUMpG7I0PQ1tpo3LvksWDiRaq8kvgxFVwQ5Co
7qcg1B+ExQ1YlS3BIKyO/oiX5/XwNB+NLA4r1iXtkL7al5osemQDFSxMTchs3MkIhu7sibfxr/W/
uCMBXlyg2rPJNsEEB0o00HLAZ4pseMtEMntYSZNoC36ePnhD3txM7+2O4yMLo/BdB5zzX4NESNfB
mZVDR057Um/qsDFg1VQofwTtE7JmjLVvU2JJ3+EqrTLk6+OiGsH9Tm7XUEk1BVPfYyTr69C+irx9
8vg9mxq+0ZeuTM+3y2Iz/edL651Tdlu6z8v9M2z9tpjA0WRrnDrzX3a6W4Ng7mwsGrdOOsPsLsw+
kiez0Mm3YBiwyRJZyp0Kd/j18A0W+qTbfdInMpDxV6Uspg/CvvLAsBxrAgGmIDjZdvSqB1A98roT
rXOdRy0qMkKHjBFIcrTF2AvPZ/zPe/94HqfX3dGvA0Q/VQrCZUgrL2F48U7RJyN+O7L7ZKTmcZIv
PmjYGuNxk0vn2LMg5mU/hdvddJoclA3JXl82xZeBmHeJ3f25Ih/430uJFViuJGvTVtj07hbuxOkg
o+NmVjF2A79OFBgcj5HIdmdF2yiTmYuO6/HyUg7ecXsL8ORr3zSVFzTgcSwWaJYyYfQURRPeB1O0
STpX/K1vBIdCqbTk6TsSQLvFAV1d9q4NostfsQRvwFy1j8UU+/k8ZrjyuEeuEcRU5UY/X06Fl3t3
/PN3o8gFtk1yw+Ii5V6ZCVFXn2gz9D4Vjb/Uf0PQirZS2kQpQ/KVpxXi7sgoJNoVXakRBFhvDPq7
DqSLa/zkBPsU7Mwrlmts41nK3lJeAIZD//pXYO0YmxFBE1Q/u0WEqaolQD8WpdlpHhJy1TYAZ64H
Zx2Ha3gv90i8cNn0b+DZpj3ZrFj+VgOpwvt8eToCf3d/TNZ4tu17bdzuvafsBkEKKWhhommS9RFk
/4EcNKSzRSzIYn/yGvbc7iOj9sC2eGcpEM0sSeTh/6Gt1u0BuJn7/Px2aIFzGtW/7FiMNGaymREt
488fNqNZJrWBG7n3KaIeM/VmK5eZK1G5hnvpkhHpVTU8VoCWYREdgAl+09b1LR36lurtzHfY3F5K
Tm9kO3RruuMQYae6eLB68U5n8JxuEgyOyLVl/Ki3L9DmAzrSvEUCcVfakrPRpMHPQM6K4Hk2omWc
aPxxW40i5nWN0h3z4ffyzfhShyJbCf4llax3wrIvRo3tMuT5DqFsKiOBAfrjJDwYZEs/M+rtsyHW
eUonumHcehLtwm4WMpDp1HFNpva4ANwB0JbG+KB9d244b3Fk6Q3MZfIftnPAphvovyskz6Up4x7N
mJRf7xmDRX7uQd7bD3UEt9hqqVyFwEtd8JwH6REHwbb051SoFg1Be7rwbkyZWAGNUkmf6ZtC2XX7
xTRJi7aCkQ/ZJQ19qjvsxCHBbKCBond6pS9K0iShmvRsDGh/jmGsZwnIX1ppZn3LxrDmq/T1TrUO
bDz+Cl+hLBhLJkjWTx80o7AHzXl2rukWKPR6vFIpVC87SZvgmpPxqaxaGlAzcZxlVr6PL3wMGDWi
/ozcNZvkrzqY2Q2NRzTVxkFxDJvakYx3YFkwX57myxMpqbXkqbxVC+yQ6lgcNGInCDmP+RuPll3d
h28/pFKYFJoy+3o+Ak3QneonZP9g3PNsqlkOh5UfUOx1+HtHdguHb9Pyb39sM21NfweRtrqRNTpk
7HI4d4wKjIE39wC6r/dqZxSuhCLJyl/1ipqituumCjbEVxBrYy0OhE6C+tscm49fvhEGXTZ3/VIX
CKHczAJV9JvDnYrVKoiN/JX/W3x8ZFEaa9R9gwyLqRpOCoKZrp5fSRTbElHb0qwT56Q2r20215Wx
HNVNxmIbr+GXEZn8LZ3TbigYzvZCuqK6AfT97n6iKwTXkT/nRb1unXekWD/trs4YY7Wi5F7pTmnM
1RqZyYhVjprLOVRFe+yZsNm4iMJbuCPJBXwdNMEPEUiY4/ProQP5cfbWXA1JqHVFDD1u0eBXLY6x
xdzOnTTMZLYeNSPitVwwRsfZttKkPpelSR+n78eZBE2OqlbXGYsB6YyytN+kXrdl1LHE+RH0qJDC
oIuAW+E6ijhPSqCKQxAZzPM/zQVrpkrBESmJZIQI7r8euYg9WymNu1BiynxUb0uP6VdIKU54KY0v
qkvEWSYczBw2gKTgfSmrDXl0DCGMNy71EonrH8y49M1ZSu+yehVlaAiS/lDCZeh08qOIxRKAORZf
BI82vIhl8Nuh6qV6CT26bFz25vk6J1/uV9w6WmMPcu5iBxRgMlNbd5etwVuiNoygB2WFVwveaciO
JRu4PyYnL9+QUDZGcARKaOHHv3arFe5RiYwzFUFZanvI88IOokeK4ulA6oALfEPZyOo7ywpGk8uB
dPuw3A5fIrVIJNTYSh2dLrP/PCqWAWXjdF5LWUq6JPKazvCuf1N4kWQyDVRSCK+jT0sM3vZIfVV+
/pzol9ziyFrTOdSs9dQUyY4UV0L765xLG+9SsrkATC5Gr4uWeS7S+yVQMKv4aN1JH9Uxh/IConhM
MGQqmM+a7Q00Ai7FDOAsC3x6rnm3QP8Max7h5UqFh45omPgvmYqzpQKs7z3u6nhWtVC+0KlkmuDB
+e1L/GkkmeQCkpuhaWVkk8ry3uywJszhxxp94NUJxVJe31ohn7uOMSVOQWTZjuiE0iJlenxC3dvI
jpoi6dRcFbyl0IXZqM8S5M8jYLgSuco5/+TLttXOnGwzN//H2UBaCmwg/gK19t1PgL3Hr+o2vzRL
6CvJoOg+yOdWCEyoR6GW+sreklwUY25r0mAOGGEOXTHInP2x92l9nQWLHFMbhYdols/scmiMNIUO
mVVED/iWUJw8LzXe2sQ1leumnYT3A06z09ARKKNbFt51Y3d+v+FpazLXuEVHwBD3S8WyGsufe9A8
khbPSMeeRGNJMytcmQ7vz6kz7aMTQDJEYzEuztK2ovf5rZKbES7y6QR4MbQUKM+D2Mb5lgwl5Bzh
QicDiSQTdfmfySGonHZEmds12WaG43pWQTjS/eXYUzLcC2XC8haDXwbQF69aI5flsGJFJrKKvVwA
BJRdoXvjR1yL2YG30hJMspbhhG1rqbaYRShC1yyVf1S65XfX2sp2mLm4N/LHUY89qu9OoAxbOv2E
gG/Veu5H9+dD32cRhyxcFCabM4Jm2X2b+dGi8I07Gh3Rg28pvqlvLEUxrigrM8z1dY3ccd72p41J
ng+yMlsBHIPDruMvue+F0PZ649h6DyA7xC6jAmjp12PUaYDnWKSaPsaKHPYL5GQbdXwKAAz1Yg3c
R2bWxvSHQ6Y/u0cSUJo+OdSbiECRNf+pA6DNv+Q5LO2zdgiJZptGYgo8MmNdwocivaSYGzcpFjKt
mDa7TjbNi7eI+zPt04qqNThE3D0Z3QRThna3WQrKwzi/Ceqj3CUPg7kQZ6B1MMIGskzkOraiSusb
b4znzYxRfFw+IHUkdhwFBaIeiDeatvEhH0Old0tkvaaH5apj44AXhPATYEYsCFT8i5pEdd9o3WRI
HMPFCSiWUtnMPLDho3hLNUNZ1deSd5hlT5wl0pbHktYDf3r8mSX2j7w8lkXBE6VufXISzZeS1nDq
FnRTD5rSWDDwcKljaAoG6nRW/emN2sFdxBcuK43FxrR7v9E1NMYLiCcTMRS0WGVP3mGj/P8C8z6+
0gsYij9u/u1Xw9fI9JmAmlFT8lobUI59IMP6VJ40NEak9ZHQQ1Zn4eD7izL195Ge3JTSYhEeknrl
tCKechcWQjtAZn0AIt5NDMxf5Y1pFiKatlhcQF9/BM18oIpLx1gyZHOdylf/YQCUh77hyrk5ZOpi
Bi1g7D+i2P+zL/em436Nj/yOjn8iTDkUsRcXrPv+wo8dQ7nH2RwMGD45tlwOppH6wfUG/2sBaVyJ
mXrKAVs4+DC+eFoAv8dt/oqPiXv4qsNKP8OABL5V/qFak1u/hmKsJPjCzgDZX6LRRCbXe4gPlHjc
98TkCiAnihUIagLbrqftK5p2aVqT3LJq4yFVqkDDF0Qln+h/mPmr447f6y3S0IKgct46QDL+HHRC
/so1w5dk98zByxRvAVLaeVsB8HRI9Nbe8QbfL8VHJQxdYRjSc3OuIGlyW92W5Nt2exSxfu/1TzIH
UAH2vdeDXdBrOY/+whCmq3M7pi9QDmTL0H9lP3i+1ZH5NWyUx2aslxB9GTI8ik5l3tCCeJqKJv8g
fUzMO5rqv5aYDr+r9jJpsc6LSdNZ1VQjQgWD73GHhPrfzHkZ0gpObVeC1Repuz0IhYI2lnVTozUP
YJRhy+B4t5TSmubPpCrOTb++SfJCBBhiNUlawyVsz2V3qqDd2roQcnMxCTTwb/NIZuWgrSTRryvJ
KpcPhDpLquPYdmBwdxllrFk2GdARcHGIqyRY4u8gyeZO64Ol/nhJtrbqnDkKei588YmOESmcMCAW
UFy/cFD8GmjDBjtfIAnMiN1kCbx9O8YBEiIE4+8NArDxcO76bi7QMMqDoR8plPbximvjhY7HpHLG
mDrGS9Kt594TQvapFR/6e4/ev9EKioIV6Owi0uwhDlG9qCS8qE3znz2CKYoj0CFxeFANBdGHVWWV
yPAint8puF0QBPWdoxuUFJHXVq+IjE7h7bt6qw8o/hETbfGUUh+LN+EX4EFkkuySfura6KeTZLet
BcbMtWGnpGZCstvR6tDW9vwK8p6tcKCMXfDBTbgHFzKDkTkEzNrZNDtmsuIyHNvUYY++2m0bklGo
UjB+a4rt71id072MNeFPdO/bJXizRPJ9I+oD1mWasqoqdH28uCOZSfVz+pIQjEodrc/VdDjIpz6i
dtz1pZmhAuUkWtlVeGGv0SBvJyNqaHRPdwampgwp3GbRBpr9OLGRNyqABLZk+6Pf2DBHmvlRfYGA
bZkW5ji5FVkBfj5KlvYfS568rEeJnlI3C5BCE9nw0NhBoVWkSzhB6U+jYSsEoBaDVV3d8R+vQwIV
e0P9WIZufFL7GtNlQMLCeJCIp3t+OQuvE3ZAXl2aCE00RUlgIX/yqpLUIar3XG8foSCconq606JA
qlXAXR4jsfqt8nGpU+o9ws+u/STlpDFd92N5I4I6PEeWttWCP5q8BvB7j+Yz0B2d57O1/ZOX/SN8
P9+IkF+d7j1Mmblsz22+oQNRsT/C53JJ0y5rVkZjV1l9gjzoYuixderdCJTs+gvFaxXvh4w75r7o
TBYnD8qIT/D4gBkbi1eClUI3vAKiowl1ADEttpkLb4Uba2guLekDoSVjkxUDL+uMIXQLWY0xiIUZ
SillMbIBtcoYk5KvJ4BGGB21mI4HFhJ7Tia7qqyOHljzH72YHKnrxFoYLdd8RGFyr7/Gm48OuJV5
f15YWemcuhqQk94s0QAR7EbGbXFAgpBiQhEO7aKGypcoIPD6cBD/nfm2is38pFGpIT4uTqUdrt8K
miZdxrmy1GHZVyOh51chcOXBpu7iQmiRe3dXSbEMxESECIz/V6qsV8eWOFMkQZ1wWpR6cpbK3/YE
8zPfCxU8xRGNaZ9ricUUE9KCWlHz5s//KoJDw2q6LV0em5URuPiGihzWiHh9loURSpphZL/YCNm7
G+rV+v6NHJ9+qQNKxMYwXYc75/LHsVcVigsea4zaE3BFXVwKEk5mWpCOWcaKTmmIarlU48ykqZ0y
QAVwkiMijrHncI661SjTFFikfajHHAY++2lpQQmsexbhvzYNgd1JSD/KkhpE75LdB1QlWVuZpVDT
Y/Vd1nD7sr8vX5AkAyzIwLOQ/aScJzlcbXMKrr3BkQ2D/nZp0rhAOCjBjo2lnFz8S8ojKGuPxqSS
jzJfMH06qdw8y1yfvHuqfYC81Tq+Sd+qnCgPvyqA4qtIlFbjOmY7NLVxNtWYg1s1BEvNSfSZHaBZ
bxnpCVHCBb0aVeTv27zpm7OXkHLVdayrXMSmiiACdRK4bLBPlqBqUdpRYC3LSxrNlAS/JEgbWrrm
GQauU7aQ30sti859gPsWSG9ppwOGCWRt07eXQPl7/dDuBZucHUzhbJiIvi6dfvWMCIoS7NY76Z50
RqeIW9a17lCnyE+H1KGV10px86VOC4CY8R49pGKMmRZh0YcszyZrVXnfgIdXfZIBF3LfdcuYVMOJ
39yI9Gp65V9hMPuCHvBHdtHT2FENTNCiRdmMLhkl2LT+7kgMUq+8C2gSBa1TwiAAkt3Nw9Mvq97C
B7TBDd4UF9FgXKqndMGUB3MtUh7duTOS4UylIEKdhaZyZi7cmP3IGKlkKVwv+XOBh/W79Q+M7qby
J9j2ar82vF8YhSBGdoCXYVOaWd07rKjWXYEu71jTpBf5lRpieZju/L9Jx30nISzf3LNFZGNuWlVV
6zFL3sM1WJniuefvdB2pMre4713rfGvDKMiKC/yW0u0mSmGJPhY98y+wC4YWfwom8ytnaSakRgO0
4gmOcfu+Dz7rOYW90tVv06q52OEbX7czHVQmRtYBdhpWTehEwlq+O5ilRQNqZ/IDyXwI4Ebtiw2X
Du46W34mr8gjObN7P7593E/Yd0Jh/FNL//BpqpYXLAPbGFGVV+hJPkEH1eNT9gXyscupp/TkcQ11
jA8udqcXFAh5GZFidj+/kCQOUuSjim9Kq5p872qCjser7GHrc+YR1tFCNb/GeoSyO9GM2SdO4ySW
9xnujboznKMwMD4diuXseIAvCix4C7lFIKbKwRHO4eIMe/TB1cl0XAWmyVFrtDDvLEDAeT4NO87e
osDZAgl/JyeMOfym6sj1tpNCN+5s+cYnhMPxHXfjQ18eS+rUPwEQ4M0JqIrvZM/cEfYPs2ThKVFu
pZHu7JrdIU1w/kvXW/+wREco8EQgMBSzHZqgtfLpdshnZmYF45MqWaMGtxPRoOJgm69r3hy4laut
cJfRBCBgbZAxYjLN+u5P/EXu4vXCh/ybGHkBMpwUEJuh85Mh1UuaMzpbf5yA11KIe2U7JQaW+Evv
msabh02V9izR9102YGyKfXgrhA7d6Raok0cSvspzk6e0AbwCQ3Hra8ZP0gEoO34nMnB111BP7eID
zHKQfaZk9hyIgjwvGidsn6Kl94axkh8uaP4+MROR7T8DalRgLHa/FhYYfRRI9YaBWn3US92IYrMV
aV3SGMJwxy6fygTnNvj/KHQXloNoGVaFxCJ3UujdpCCB5mFO71M1/EQaXovKNVVAlp7oPboJTnaH
zXI28T7pxE8o8QNE+oG3k8EGydXk9poCKdLB7zFI949i+S3dtvps2FbWObAz6B3eM+tDlt2Ge+ZD
gAPG+NyQV4NyVsjscNft50IIIjS7nAkYsLAeAcHiVwtaVw2MAqec9ieNf1Xt5iZhzvxGakiDEHHN
T+DfbPLRKcqAfLyQGirsWbKN4bR++73Oad2dGWNN4sSrE5RSqNifiAtIZaD/zOsFEuKhG651Q999
w9SN0i0gDxp+97mMbpmzTZw8vbFIchP5Y1AOtijVyNnhgU2pQYWCjTegMqLlpi1JC1Q51gw5ajMW
pxpepIdN95tkuRUAWMBeCwDQFCHEZQqKGEh9gqQFsscE06KavnHJb7sSiH//ASCZc2uhKDuMQhzM
+C/bweJ2PD0LYxV+CbF8hmjy+DZlHA4t5/egiVvNWh/09LwSN2tcwkWz74gJjaAFbttaofiOWhVN
yFyAlb/Sstp7fjUi9F8KakQKxx7RQDKeRdlWQJLUHJxDRzcfITU6CQHxgvHE2gw3S5qjkpJOXmoR
KpPYUY6YH+3qqZXU8xTxSVr2zaE3pco68mHS0vMcjek/iwiycesITwa2sftBG0gwkPgIN/f/kyhW
e14EaUmCZmsVFEuIuoFu3ocKOajo9sQDH9evcpOyOLaANf+0HJrhFWwc3HhoparEPErSNxCy8UQE
dFgsW8jwXj/I+o4/RNGoK9SQOamwjhoAl8KS36aWyRkCe7f0zLBfPyW5JnOigPsWToQ8yb5iF3jG
FDm9EoIy9+J3PQNhuDo4E/+NcLaw9nql0QTFgz+fh7Sjt+HtVo7qEWLT1F8REMRbMGvteADLLPHG
lE1wItnw5RIAj26xv+LpOyEoJFCGrlqCLPAng8F0mTFlgjIAg6PjZ9HgW3fLr3StmwmrHLmuhU9T
ZBaBG1UwYzarl8s8D5b2oC8FgnTUyS1/bkOgZHBS1W1Ct2G3hdWrMhwUr2FC1O2fEBOOZ0tPOHIf
As4qSK1YBeQ5WtR7G8/GDCxpg9ADUFQlcQe6WVTSQrMdF4Jm6jMslZP0shEn+Ul7asnYIGruBygC
5m6Ulr2leD9dgsa6t0EhXy6SZyqhsNEO0hVZA3kC/V4dstPnJxIEWq2jd/KEu1mJvr/C2eImfsHd
P0oAr339fUw1Pq0FSKqrX9TpQ/qEWth/jo3cAyB+b8zXqIWzDecSnSWJAdb8CsDl0vh+0SMQtvMT
XGgChbcutmy8phOCYtZrwd4BVYwkZvNPmDAfM85HFcU2ezAuVDhr3tIS/nle3sGvBS+kiSfof3GA
BericsGyR2ZKS3+KDW3G35SWs0LjAgXFr9dflR+JGosN0wBvmhqX9uWRwRZKhjMI4Hzcg5G1sA+Z
fokqRUvxmnso2qti5/GvTD2NoE7pvTxPW38IsTC4fx9R+jyHWdQ/Ql0xur33c+KJTfWT1/d0fOMH
zQddtvUtT0ZTnTQOd5T47QcSf3H0AAwfBsY63R+qvX++QwUddriIxPo6jkggmxJcCFgUmr4FY8Pq
ZUReR56swK9BjnXS7eTeAEgbKZr02s66c8oyr3gqvZWt7K22yS30S5AnlsumHIZooD0EiDNH/mr3
E6uDK1epEojtFxizulUHE+7OmFcRzNaRDwZlwkyQmn7LJuAeIirMygFmYzn7n7VBmV9gmoW7n2Ru
xq8AOHNwQolsxUZBDh7bTI3LbOd0MK+tS3JyLG8WqPrxPVfawPqNnQcpWMJPAyTXnlXT/vx6BMXD
B24mGQWOdVm59NZD8KIOjmti79LCvm9PEDH1+ICQ4NxQGJ8krTwkIojNNY3xMEgCci2N2pte1WM5
rrmAgJIbpzwpfZ0HEiHfSRun9dcEwPW4n/c8AyAb2OG+aZZt+x07VWbjLdpFtx+EDoa7nwhuvddO
WBAG1YQKge0JmMesM3lKZMl1u03ppCLyro7GVv4dXZyVYh3L5y/Bu4jFzc26SaMnPxSXHh5vxV10
XOIt+p4Ccol6Yfw/UHpOWKMEZTWSkGj9yaXgKT3l6MK1IalruLHGbzXeaU7iyIxG6UzF6ACzxErv
EcH8kNyNdTi6tA4q1AHQGv+RwOCWUBNlgtd1uUbf/h4ek70XnsSbW/IbUQv7OQMV121Gfkokn3VI
vJmLNDAbfl7VlsxGRbASaNPbDC7z/racJrAaVgr5Id7HQPpe5kXiUyp9mOaKgnSeDdusVXTrea36
pJcgBbmINVOE76nOGO3mHYZYc5bJlzTtNEcjFd+BI3clQSg9V7UHNm0M03P3Pumx8XkFM/91KIFm
eS9nEaQ3YdO1xjMRnzDYexuA2IjCFAdyKOsFZ6qgfnBz0zhIZttuZZYrRmoqkAovV0Nrx8qrJrM+
DlVDtUguBO7io9eRs21pRV39MqgqtIp0+T8AaDvJhzNt/qDiPyK8+dkK5NmM+oe48uLsq84SLaAd
57khx/uOrqAN5x4VJn4CBYfmO18isBP6++KpqVqvC4CFMirKt/wuTPcNZgvi5eQOj4uPKlfK6kr1
WKKQgeW6VR2ZamvNYaDWabtJvoDX4//SybJhFZ/WA0whhB1rxjWtPKXa2XafDL2boku0b7gbqbwd
ENmlYXaQ7I45kcYUNfaL72l38ddiAesE0q3nsKpuTEucbPHjocd0f4rkqc3y+OOCEMTcDQir8tXC
H4T6tjDn5i8cVsQDOXdHgaYFwvr1OwCoZo0k+tSjhdgYAvdKNb9IIkWWEPdtIFOEzBxywnSqCci4
czROEDUGO9l5O9Y0LmrTZHttZj4H32Gg3+SZ9M/KMfR01JkVp3VqYBAMHm/JZVmOs2kj4k3DjH2E
hwOFEyxPY1CepfHTmmVoXaeVfWrX98QXotIuvaXHtoWsLL4Wfte+3zrIOLg2LR7r8U1nZDDCTcWy
UKofE58KumtAqiTvpp6hhD62gssF6mYfpoPKs5cM5wsD0JT+atCR8mASnjh+ngfu+SL1ARwDRpMg
3lsoughU++DGP/ohU0iiSJa6oTzePkHzFy8cXmZrJRxhAZv6Xa+6j4wWX+kZiXPNy2wbQEFX9c+f
rTKpmn/Sr7W9gG/UOFZXCoPdzAkxEPsZ1LFJokFBsjZps279Rs7FQzswtfM3c6rvLFpbXqKvIubC
xb11Snn+P1+Gh2lBXaC+BvCUQXB4At8DFC1tP97bkreMSzZeXwbO85bHtpY6TDgbw1SpmQkGoPDT
tDjDaX7gFqIxOTa0TU3DEiiHIHkvW63cg/V8v4WccePN1fBfAksJynuMjviclFK6VgNdnN8d+eHZ
n3rjhIbnfgvf2IDMDshyQeEAsScIKTE6I/wWbXYOeChrq1CzBX80+1u3dheZnhIkuYFnrxu+EFGt
6PQgPCUU8KasuXi03BRSd+ELF4nHwcJ0dHhLtoL/NQnl5dyux2+e74B9Ev6aTxCszfE+xpVsP/iz
83zP47zVf6Z/ZR0diHQQRC7G06xq5A7rWVH2FJ145ihkERIGgbVlvQwnMK4YcWjF+PDSu4QPjIYl
Z7GNcZHGX+oo1orJBG1CF4Mb4LPtbvVNSvbrMnlaOYvnveUQb4ZQAKIoY0RElYRef5rVQkxjoJcp
AlVHT5guKRUvkss8HiWP1RHulCfvPtv6ZjIbjRYOqW/YAOX/B+t3EkmmIRz2vct68alA+mtEpXtv
VANnyctcOPb3wsdOi5n5wiVCKBSCyo9c8RIkLoXkr+EB1MdRe11LhHUib9J9GgmczRvUFH9TIw/d
q/XbCL4hZgc0QT+MtLcXBrJ3NlCbtynkBVCMwbi9TAELFZuzPX0/GvV03ph7iGFDgnyd194EWv4l
5yzokah28HA4hlls5H+xsGPrcQdZQPpQjmuZLRzSfn31wgE+p1eKZUVV+dTFcfXQnzq2aUjfYPvQ
7dCK7wjoVFiPmwJpV5M2JNf6TBMr0era/oIxLbDMVOAGG/FsVHGwX0PXbIqWgOkCvLFU0Q4I8AKN
y+0MlHfvjputbcUI7Vc4FCiW63oQsys/FhjXZWUGW7I7rSWKt9Kb6xSvZaSX/LkU5IkWMUCVhllF
1SgMYfIVvgLSje6ZZ84HrFsJ6GnG2gFkFPoccJ6wCq+TC1ef0zvXtLTLyU0ap+siPkaeMqQBo2pd
213h1PP1pzIgNkW/NwDeX9LelW5AWoYrvWYMqZ36Rflu30NZokNvO4euV9jv9QFtfEqOSllvSC9y
+nIRAySzITUdD9asXv39yoI/glEyZpbpwPx3yipa+eLg4Njapd3iSfRShj2UqoHeuIaw309BF0jQ
2g4H73FgtMlzkbXzjCVdGS0BY9RfcK4plCIQywtrG5701NphchZkUnvkyqfRPhIpcYF/lgNOvrWJ
i/atRJHAMej5DLk40MIqFsUh99HOIe9Kx2jvde+NV57Xg2zg4ZcBFN0mXwMHq41Wz2X+B0MqFx0R
eUjG0atNLrMug4rEB321egD4rOekHl/6fxSYbzW28c8G8i1zEUp3azk1EiDzhjlZryRrtbO6FTlO
5L9DI7zNSn93+s6BzA52WXTn+tMIJGbmsW/e7fZ5O70O4vHMB2tqz8tBEFuw19Qv32IlXpmQsBsm
k1ri9ofjXAmPo2Xak57YduWXxxevKIxVE2dsOKPEROn31qffRq75yhEGFmc5/Z2uUYaUc6IkqSRe
slJPL0NOPmw0ocZxPkrdk4Ar2uIhco/z0ZS6R7QNoxe2xNUsnIzc3GLx6HVK5eM4KJa51TWlsVkU
Ch2Mayd4lpmw+GSRQc+CQS6U51PUuyyC7vsE+5bm3lqKr3Ym4+bIO8hMifCTFGR146TGQn9l+L3I
MIkFw+EMU5SlDr51Hhk04roJTIiAVIpm6uimAgrDzsDSSM9I39yYYJwe3IiBLLCcCbgJBJei7fJs
v5/gNwAGoYv5fu5nb9dOAWYv+PRVeNIGVX8/eG4dNqQiZcQ8BsfrABj+iYEi4THVhvb4d8ASarCq
2eKlb9BUuxwvWksRE7NRwlsprsiX+2Cqa9Ia48mfOXrD3B5dBLCCbGN5BdmgmvTvqLs8LhLvQxuc
M2aiwXwVhgUnKd5KlfoTgVthkNjeTvKmL8Y5tBv/Cb0bB89sUK4xyEd8tFVabYYBGO21mZBzyqVx
rmTRrggycbxnn10p+kQdO9BO5JW2Kd9AK3hOQGK24WmU9F1tkr5xT1jjDwp8V2x4dmno+zygpdDy
TqStWYyScw5y5p2TjiaGt1HXLMzopjuXQAkroQt4Ak08GSuTRJjH8SIZVoFfixN58AWTB5q1qvkv
joKYT7p/bRglCu7CsiTfFxknd+S0SRyXtBMPxfhNNL9guKRMMrRTfAhVrc3ZDnoZMcYmcYSN1fnq
4eTfBqDtsiK6D9x/SnUFv3e/fRxijhyDEzu1ZGwTZKg4Oiua2S4AnS1qNdehsHCJTkCMUEY1C/WE
KIryNVWGG4FC4oQlCgO5nQp4nhbq3WSwo3RurrU9fhuazouR5ojACsyHabbry/7W1SvSED5EggiX
+mwdsu03QDWc0TmB+4ZcmI3hrHJokpepf5Y0/IEjTLbJ90MqCJJBnJLZIWZYGUx6GJ+9j0nC/FRl
u53M6zwq5jW74PMEwRCIynGbcRQdfkSejT+7xrxEJpmzrfHUMjQbSoLe4brzCszSwacXmnrD0fH3
sTYOeUf4rG36lP4Opt10RqWit75MTPSNoGk8ixQrKvStjEJJGiBQyBEtM4lLXRzYElFor/qcWbui
Vw+GxRcfSg7DCvq6UlKk+W+4BEwrD++DeD2flyUWlhF7znCtpT7drnfSExcjUWxKL7hwUIs0GKHL
C1QRHZxtk8c/vMkhQoGKtL7I08ZZ3v3bbCH6vi2Qv1f3Nfx70e+IkVJExm+YT3vZogHE61z66lRB
oBLTBxQIXLcmkcbaQn1EDo7f6c3UMgPFCJcPQSRqGK2NdIQF0L8JIyW5FzytaIr8lgzdOUs7pL15
J0JEE2N7iU5Iw54qaig+q2+sHjRp7tgQffpErQsW4TiW0/YslkmpXVnelCw0CC818bboDGEPK5tZ
Zr24L+0Fm0e7T8t3z2PVJcz7EPVhRXhfUD63cTppT5mleT7AUssMoJ9x7b6MjpuKt0Uhqe+Jo8uK
CbSpyco2N5p6f9jmF9ONY+J6ku+45QbueR7mJROW4IjeRBLCWdIeHacJAZ/4u2xnV/hpD+hrwdWn
w9aBkXEA+DPNKEdA0bRjT7UFnBrqzjBZ5IkCJ1OeYzivua6JFzVdokVid19tAbNGLdPBtBNfPWqr
qBY8iraw5gBg7o+llpFVYwh9NMTyLp82CBLGrKV56qZMYwGB6BjP62LgHPe2URttiihGoeXX+cYV
aPNw4l8USlYAK72VqJvZGQ5DXsdx4JMDUj0sd8IO5tAoVdbrr8ZVG5TxkAPRos/Q45huNYrgED1h
uQ395hCSxoYuEleHX6i/jzWpv/Ox0C4h0pHa4g22Wu1mq+PEiL57yDMBh5HJT4XeS6hErc3JHQZh
7q+YP/apu17gOJcldwCZV4NaybrjOhsPseL5b+Qt4RxE53EIZb0Mcst+XjTxhvePQhkwXYJ0DD4E
x5hX1SXd24OO/a/8cRSYHMQjlb9wEBJw/pfLJw0qMdrKO4zP8CsvVC0AnjrbHfxzmHE1JhXyaMdU
bb6eKE2oSrcbLWp6x9mM03ezz/tMIKzBMAgWUKBVOvcQtEWMMXlKoSJBwmv16TcmHCnPQMO8mezr
zOmaJtaLWVpVzy9Py5W/OVYkT1I0oeomByrR6RJAY5GhZGoTBawYDB4KufWDdo+A5qRP71jePGvw
4Nx5p849pxCAos5ja2ITo92W+JyBvMzkIXA7UdanBHYpsGtYTed9uoCgttcdV45YzF89W37Mhfae
KFc1N2XiVkVxOhZosDdUxxcmkcPTgpQR10f+EmyArRlgfd7Okj0R55smz6eckc3Tqk+eEPGk74VK
KrDPsddKlR8H+yx2gfnR7pfxa8qi2TqedDsEd8NWrOqViPsChCzDPCb8EwaddqNxK/OkdpAw05Ms
rGex+uMJ6cKsuy8CnDVsO1noLnPJE0V7OmAYhCIgfg8v8BzFtS3ieGW3o+xubXo9tiIwM89aUIy3
fYfvZ6D6tsLG10vkWbr9TaxjMTEfsX6nmReMJjP5OXWBcSDreC3yrXrIUOIrxl1PvsndDcc0kyhx
wyhaOt89OD1QII8yeubfXGxLSNaQ4JxoXafgpUafbZzRrTvytr/+XdBS7W9m0uxncgfvjlnzuArn
xC3vfnteK8dg2gQfmIKRFQuUv9I1p2LGJ4A+PJUQttB/lgTxCH7g9+79Jy+uZ+ai7ZRPzG4K+ET2
heHelcWubXOsgJi8v65F6GjZAKP++H+JlcTB+ftndnNKWMma7073arHh3KESavrb8Wf3X6Shn2I2
Q0B/rPmmXT/plEJOvchGXQEiEgPeE40Akmkcg+YFgt7V9ABEYQxGhzc9+q2ajTbAqNLZNpHWd/Jc
Ahip6elKLSCT/77ubXlRcbcfM2wajTy9NzlANGo7heEYJVex7yXZudRYrIAJ4hWuLLCN9jkXR3IP
R4DqCRG0AAVRvBJxx5Nvjuc9bCx/cxqStT5EPfdsCbHiaRcJptu4qUV38wfC7gZg0F96w2HhlBkY
VSrFy5SL1II7cUkgPdmQrxX+1l8CNkowuaccc/sYxTVSKQSHjm5RuHjn0BXeq1xZARDdej9SwkLT
Hk7VQSH27eGqkxQfzunTPW8AKx4KGSock4L5Gn4lgDALVkYOxyLZwKgph+eRb54xYATYmvLJ8XvU
dRFGzgwJK4vm4sZcciVXtcrfLpBnos3QY7QpwaDTnWHOMHUF14WQaet+JKfSLLvwI6iD6ijFIn+/
YS3lBKixcDs/x9DUPx/84kJPfUGHPZSY7TOlADaBEjRCJ1hK9gD0speDc0oK5+1/Va4aMdWV4PIo
m9doOSt5ofVB/ezfbcmYen/0WxkgphCm0M9wwaZK4By0uxPFlMSD+cPKUspRB+5iqYZBnNM8ubwd
AeR2b5GJ4x5LPOLy4jkXtuX2+n3vTwiDjS2QrtFUAoNovuApWbh5cquDIvzLS1KiimypetgWDJIx
jRa0x1lntQyYEksHDPaqNfQHYJEVh/7fILIf8pC43YUM3OLKIQI/YJJ6GDcEmDRCwE0pDZC1wtIq
3lKB/w7tXMK+1Hcsmv+wQ59iJyKahXnS4nv9bT82DAbIx6L27dnwu6oatKkOCznJ4Ao0QrwrbcQp
TrCCIq5WqQd7pPOcJBKJxkftPuz35NiiEVT0pG8EAq4zFwLa2KgLX7xeIafO4dVuBQ9KD4NtU1eM
jAe408QAJlmLhXmglOy35/ljuveYQMU8a2fwC3AFZPvej3Y+FQuy0epqX0/XgBPGezC94uQUfScT
HwJKEeFiTANsblg7yFo888PANAdi0UFcbSdwd3sPiw4JB6zROjM+TbkX4eiMOQr0kZgRANJm13MQ
enKZJr+ZrKMtAaggmSdP7x0ZucXZSfHluC964B7fQhhrz0iRDeCuqVLII69329jAtDDqIPJj73Hq
lCx0SICope9TqV3kKVRho2YyXdy2UWOdKrRDZYReZfkL75ilbZpvTofEotPS5im35QDcFwVAHik9
6wPf7Xs5O0ikHT0OjHl7/6meSO/2E3CanyEcuhsBw9v/Va4c/SrZhRBVClZeDmcryDgXjQrGn80p
LilKEA76JWCazUppZ/BEJwf1r5nfD51B1UobVkYNtELlycJpr1cPP8BYL1BtZxKWd1/+sblJZoN6
JxUOBOThvaJSixtxnUSG1RGVpqNMVVwO69+hed7tjxmVddDxJ7YKX/4CxYU1Qx6QYq4unSx/OOT7
WK5ier9XpDOvGyMZpyTWONIMAdftywPCpsQe6K8/fyy5unJd6A4DivXNLfsyQlnXyfgsdweGz1dK
6JXEg/O3opFd2tJGufRduCoVm5HXmGetCd60oK4F9j59h6+rnKPwYdjX/MzqPbc5cNkKU/ltUvU7
BERLlWhiNSd2aC0+fcFwadhGqFCZpONKYWUHqPGWjdUS/0Ep0LRDo2oalRQIwrEEwBxK2OML8UmP
PMThCkB1cGOYoZei6a9V8Yu2nknMBKYcOz99qm88PC8scPEydjGboB/ll3WwvBJkE71EznOJruUW
75nqrrf7IkohPtBL227y8PVvmQJGDKB7Xt8n+uqDCDkdNEbt+WRn10Jtfx3njudT88lXBue43doJ
3BXr4sRTqjO++QUICeNAQy0hlKxDVr4VPACsURdd4IllY4DMYgg++/eeFs09mfN7lwcvd0hZy+sB
xzFfk0AR1ymF4VvlL/ubysQkDgh2VUSvfizO2lJKVlGtCL1A68hBt0w4CSAoQvdHoU4pwuNHXYWw
H1C1bfpfpULN3Ssr6szezYFtdad5w1Dl4YOsXIR6tDT0sMyKwPPkmfhBgvKQPeZrShY60D8wHxDL
KZqyZs5pyTtZMDT5wlIB3zh8JDpOgT2izSj3EtboI+uE3CkIAQjksRSgBrkGwXL68GqP5pVQ0k7M
GW1L49g7mdNEngLs2eIZMawQOBmCkLpINQrm2q/FcelnOdg7GXl0H9RDtwZJzMNECThUkr3Cbjf9
atS5CgNs8MuVudEgYUwp9iiCRQE4yWVkvtTfhiqwwl9ruQfbEjZ7Hte3iIYAbJi3ODvzBGkr1pSu
3SjtKA+wHwYimRhnfNZ0vut7ftcoHz7VKscJHHvUmGJJbJwZKlXf5Np8Grz8aKg+BId03h9TEeBA
X1mBE5s7HXDF35MnK2umzth0+34kb5mqkvsOHNsQoYbnvo4O2xtw2FX/K4643zGtpSPkzfde1r8O
ZKrc5KJT8a32ScpxhposdSb4047xPdMRIzRpqf+kZ3c+pHTg48BEJ9ouXtGmTw4TZQQLeYPYvoVZ
JVrGayhYnRZ4uPkwdNTWvwZamSq/u50VkLCzM8wWnFiWAEC0c+i5njTAQT1jMTZQ38IQKHAd9PnQ
pDapne7tgxDGlR9qb7+pQhpVlDZxaZ75HCbzHMXS67j4hb9SvnfzU5h6UvqSuFonwFRu1wP9kGN1
OB3hm/dNGJOIYtOCG+skUdzZx/5X46ud7xPe+3i2xGpkM05kXwxrnd8ag7+ArzhvGjlFkOkP8rRm
tSq+57GdHq1/p1WESJS4T/g463Qeq3TJez9WGcNZI91dZobMZkZxYAvDGJI5eejyM0JwzDUFL3U9
JVAv+O/2df2rrbgg15TqNzYncTYo6oBY14GZkfik1fKRSGx0Nr4V5Cw9TYcyA1rlM1I+a/GocxwH
OH3+euWTH7Y7Z0dfc84dhiu6e0tq5WtcSZZ7yIoK9vDtTgKHQnnq0UYfI9sGINuPSgRp+nFuuNnW
hOkZ47ZKdtHtKvkwnq7XWY7Gc7gnEtqTPgDSk6GlI3fSjZd6tKOGMH+Jwbq0iyzhQfG2NQsMavAd
AyY3Hu9nrzzAGMzyATRPAhksWW9xhHdd4ukpwi3GowHL4wsN2eoz/Q0zTiJppN4EM590ZGd1MsMz
tkVlccSdQwLWCuPI2AvbTcCXyoNJgH3pE33IXq2b/wI4b1NFt8OoZCmTnm+tw0KTKReSfJOBMF2i
uYaMkoL8HqBC7FxH9PQNCVmT14tdFDhRTMBjRM4BfkHEvxqmv9sQgJFA0x6YWkWEFmUwirdjqSb/
pMZTBZaKLfENmcGxkBjg1visAmVMA7jvX3qgJeIdh5bQ7tWiH9WQMJUeoEEOGPLAX8uOcFQciNDQ
6qZwk0bHGCdl6OQaW/uOqkpOF5etsbqCjSGiOtuUXOM9y0FmdSXOtRUwBscbttqb3PiB3DlRz4Y6
DElu0baody6fdtjk7ehD4ZXfcT8Acm1+HlygZvrHH7R3ZrJdMgdj6u1uNflGQcTWtcny2Lw6YE8d
ty5JaKVgbpZx/1u+tdR5PizXO1jyAp5w+GiQjVijK6xu0Fmumx/4LgZMEV+gAU4QBz94stHnGeVf
YtI0s4gRxhiX5E7uFXfVulvnfNIkrg8K6vgt4NO5bjurtMAXhcvwzZE9SkbNKH/ROLWK+ZjXWUcN
xOyB5c1KsXYhSK85rQz/kKcRYp5Z/TovT/YDKPaj6m7dwAXJLv17PuEvdPjA7xcZVbyxW1QVqB7f
MLnPPxDLwJMzdhGz3x2gr6qd4802yDWWfuSVBrmkbd97UyrB3/Kil+v2gjnNBX5ajeMhzPYdk7Sd
0LjAtV+NbfgdzpHTwWTaPLpR/h2h01huEwrBLIXRUyYvrdMxBvqR8INHCRoAaUIlhM6/51NWWlNU
jiJNXyU0SYYCLqGR8KvqrUXl8m2S3g68zj6Th3ILcsqmJ/6ubojUAxwhRYLD23tOA0W50m8FHENt
jOC8X6ZxdpbMfsXskZvCSJ37nQ4qfj/D8tKu8XmwZdfmIPVKFK/6sqlw02iyAFOJooRkt/XkpCbP
uENU1TDIE3wUq4w3FeN3Z1hUk/32PnqMYt948Y2LH8eeGUVgqRXPcWpXvpiKJi8S+wLnzfz59vqo
AdXgzNGYKGs9/UxW8BT2+97UpY0QvQInT03ZdGCQywBwCVUu9n0uf0h6nABvG59uyWfT2vSSCKMv
1127LELbXFCeZMbaFqEsW/JctjFjIv35WwoeXVtheaBO1ZhFL+H9nfBHJPaURANfys5iEBTDhDjS
NwlBqc92la3z5tEBZCwtdBi4RbY5oganByDXOCZ4dUysD+7uz+dOeBT3MYz0QK2YHIQPc8qPMpvW
JEngBX0v7MFn9aRKCBbqCZ4tJZBAqW5T1CnWMCvyglw0ygMxt9o17+6ZBR5orqOYtwtxbcpBh1ss
LSLkcj70dmOEqyOx1X7o0TPxZr2BBg937miWheWYvyOhGsQLMy/jLgiLUEbVJx6WdWSQYc+PEyQx
fRBwqLpf8V1CeWdrBVMnO8/QEelvX0fXgCkFjICw8DeD70KCF6v5T2IM+H4ffkMsLHW9CvkQPRfv
Iy52ARGHguIl9GVt0QoMMcsmI7/s0diCn8DUJTptTWNiqf7azVhAMhfYk19P36ojDP6MQ9MOMDUC
yqAFzLoVWGyva2Dq1L7rK5FLNpfLexFQO33yw5BuBHqLvKxg9BXUuv61F54Lz+Js/ldK64q++xDu
6+CCwPZnDOj31bnZ504Va5Hj2ceheLG8uN8Wrb606r6iufp85M/SBlIL3sgz8f7HNlvIyZIqwOaW
yMdsGTR81jz7Rd5vaWREv1OWNV5XltomWb3J/LpkcditcApqui6xyQqTEeLcSgnW84mWrYApojSP
GHGYrcnEBFZDGVs8NGKsS8XtfLqn+QK5/VcomhDWURcgrU5X8iHsQ2WKiQeLKAj4VUphrgSLREtZ
iz+h23aX75SsnCdxY27C7Zd3ZyaO5Ut864ncHkfUT6XOgRn/jlViRomqPwDJdpiP7TxE0GqGnyR2
2cgmKUhN3FRt/nJqXm/OX1s4NMx3Y7iZdeQMfwuACfzD0QM0RDDePLUxIFMQ74fff4Tln/kf1Y4m
3Eazc0bqJcf6ZsyfxnAdJU875U1NUOUHfsLsiIKIATxgcl5YOPDhatVOzMFiNMOeoPoXeejq9FNI
bfhYHszz707zGfUnsN9dQF8Q5Q0H+hkdDKbHMLFKrvZQz9RdjoOaVrmuW47Vghf/Rok5C9/TDH+w
eg73fZaqx6TGfhyIMpcA0SNYeBb15MidTBEl7HTQ2q9YR46TeHms7Ok5XJ5NUyUWwi3/cgUli6OI
1KCqddtMeLcbNw33vZbvHbBsU6OkWY3h5WF9AkxxCHm40fREol3AvEILp/5R/IFeUeekYx/hON7y
IQNTSqH3QgLl39BZR00em49DVXFZHGaRMt0Etc1MMmVfRN8dxu/22CpBW9GhB6Owjz6V+Pqd9uhH
GN4oXsyjuXL9vvLckATkASuz/qNksiGapgtzGqfcd21A+WDuWAv/mfu4Kw4n8SbUVHmdNuXF+KWn
O7nOBao0i3ER5g8N5Tw/+hI6eRS5K1Vf52aZZjLTxoMAhOr+vSPadpGmq6Q4CaiH6d/vcrE0zGiB
RQJvr6prajxYNdiddZEcYqWuub3VNDw8ZZvdTuUrqkxHJ6SP6KPf6f0ws6PL30S9EsIeAi2LZPwM
m9uSqAnk5FR1oIHNNLHRoumENSfO4rnwx5YapZ/qx3j3BUXT+z5q/H6PICFP3g0ckMxpKKaGMt4Q
JKHBpdZYTR/gtfZJvTu00NBRFljFJCw/hKznqIRTgdbI7QM/4MWF7EqMkGRVFJb8oD8uQBg2YJdq
uwOgl/0bdobMtxTidnuBq4vNiWiA2a50TpqrUsjuZvTmJigBNBTJn9A3LbJ0J6c0wLSv9GNOtrdR
d9EPTZJoCG5nHAAyK/Q6iAcFBQMaIhsWxaKkye2oMb7vK4Qt7BnaxnT42+OaaAcIPWEpc0olCL07
B36Z7DaoDHRr0g5EmfFF4bWLUZWMcibmzHf71eyavN+DIHoLxBRLT4SH1SsjqRjGllbBCHpBVJ0X
o+4blgzdS4GMHRGhxk7rZ+i+kYEnLdABTapbtcFQuWeOiVdmGSrt+/cG5UqVwE9ckkq2/gNgYAmN
18OZki5cn4H8A/7CBsSb+AhxW0yb8awN2pdDbikhqzI/mcsngtp7BRfEaX9TEP63rVNX9oekBDZF
X3nA1kfuJiP60LA/tWPIlTdFX8Yfs32MhjOVtqTSMRDGTNgiA3DUs3ZnZv1p7dcYwNOx4AM3MH7f
bEDr8ydtQPlOF67fld8ESQJ6ivSO0LGCDjnjpmkL3A9GW60F+U+OOex+mHzDH1QNYzlsDA75kSen
kg1rYZItWswXyCymbdPE9Rn0+WEvnymJzddEfKMVy0k27k9X7/3Irea/h+aaJlvTVaMdp57sk+Md
7CPwq2OhGv/m0DxJmNLmQD3kALW8XInFPVWnWyaaX0nmu/WmM9auHUNHvo1cJP/pK8UJpcsWNt4m
/cV0syFHKgx1UuZetMeFeMel+eORDb0LR9jkf4p+xCOESQwkHpyXBL4Q90epOPZL7o2Sq3A6oUVH
/CVn+wbAq9D5Hnt/9SJzHra2FynQvzuSx1jHwXa+pmX2tqWPGUyABqSS2j9T0fwA0jO0WWdZ1CdC
HJ87Ey9kc6udiFRJmH/iKBcFLlVQgYc+JrbuWGDdJdbNn0MMYnu9Xwzsevppe6CHcGZOAFA27Yzv
I4K0GPkvN0hBMsneDj2m2k2R/afEk/vwfY242VGvUZgxl+x795pcDIdWT1bvvxp+xYRbQAsQHWsa
QQmd9FYctBum01p4kx0W/+aFQq93yXNTvf9nwVTjaIgkqDk/T7Fla9fbQwyEfYZthpPupE6X3YiZ
kwSptv5CLITCfboabajIAL6c3dwQcAKAN/EYZRBR0ZS+4KBxw+1ifYKU/CzeeQDXLyH5eHO/NSF7
k4QgXMfTXz+/ieIjX7rSmPIbnoEp5+NsDvERNbeUR6lqSZu7NMg6zJMr6iDnaFH04uJwuTz8oeF0
lof7O/nQ6lklWczjZdCd3Df0scWTChNPIfZiQsw0HgKlbs5PyJ2oxv1cN56Ij2kNSPyIU2bROu6f
c2b5F/z8lMRT2y8C+2ZlqfMTTMiE/fv07lgNGXjkY8pOrU89A7IB3oSz4RhyrCouNE1dZoo2Xv5q
SY3JSJCDrHwXa7SRwxM0fa0G5dt7ONJuLZkZl3jbNQ9AzxwAIr/sDLU7I3TDDuye1d9FrCsrNQsg
IFfy5GpE4k0eFzq01/CJFnqvkpfaD9l5mEqQSRIWbFvTO2lHMuhjntNTm3Lzux/8hYKHVIaZVT6L
r7bTu+ur3X8Fcv1SLmZIBjsRkL45zZ4oY4bvqFN0HXCicuZgwiY55gQWeMV0++EISqLGuGCgG/mo
Q8mwfSzq1qzH/VB0IplmPV8AZl+BxNha7RyO7MsvoYxfv0Tl0nDsszGU2MU1J7thCjsBeAWnfBKx
OSA/4OaWKcanIOhAfhPTl8bJ5A5od2EAIqeD+QOvUQUECUdhDa1T1hlbLEbTuKjRqm6Cq1XdC4YO
cqwLH2dvJqFprs+AHM8mByDNxHTKA6L1xB1Zh39a9vHbOTQTY/FEeUUnQY+sKJiLZXazM6JiG87M
frDIIARRZeWgoB4cIk0XCh9ASB1uUyXrspYpJPuXQmByF7K6BKN9Us0nOQmuAPTIWEZLadc2ioEx
Fpu5ygReLn4BmNX8k9GGqkgSQu99W8RPFrF/sroyPSs5O4o97pBe44ahGuDsjqTgC0sf90IzXUVs
z4GDvM1Et+jQ45TaOyQKKjv2CyCae60K9P0yzYW4cp6KX3XHcvnCDLyPTuaaU+640qgPukIFGRpT
G0A/lZPPwu5zMhoxRRibu99TzwSvPun8PjcK8AQrY6nJKINl/Qqf9JWEOAJg1hhzz5MydDN20vR0
WKxtP0hifYVXIZviIS3P93hY7Aehu1odMGljyML+UqZwvUQ5DEBILi4sGKaFq2uqfzXqB4x3jRrQ
bTQVkZyThbQghVS1ShB5sfSH4w0HubfOL/iew+FKbssd6EEYv0szHnMGoSngl5kbajJjDWHqdoOQ
KpMcEbxw2VsSOrpsnUu9vUNsnb38AFbVEWSJLKOYSvXZJcU6GSq++Scodema5ldvZinQh3tqRYP5
+EHz8x9/zHWoFW3x1B9Zwmgep4bZW+SRR71ntmMYonJrFkVv/fWLrU2dawVDjtZiWiQHMJBhdm8g
KnE0p/SMVlDlSiMa8bpQTJidDTAd4WrfBSOlg6BOXKqoo/sTjcntkdQYFA18djCUbz6C6OMyAUVu
1tM039sa+7e+FAiTKvHoVOgxu57tBYvpx8cM8kfguJ8g2B0SP9iiwIVr+BVanuCVEJjCYoUaaiQb
QnLLTHNkcX2fEnPz3jAUb8Lpbtcn8EBCBLF47RIX1MmFyuzErQEnPL5NrlxCWI/lyOS8BAN93iGN
WzxCPVYRCwn5XW1pd563An6IqLfGgaw7EPsryv6me+p8WQDOxFbYoPVnIZGNypn0g5qAl+8fc5TF
7nLu9poKsSGKONtJvo/Ywtw4KE8RukK4W8r4vcuQ6Lq4Vm8pAWVNzo0sZZZyzJXFItHxkoO5qyeu
iLJgc4lFhLtlFB8lUtMHAxaUBwY51Tca7MKKVs8WbNAEDhm9qA7iGJd0AEhM2tUdHsxEJ/hboITv
ymbq/znwXOP4xjClm56N21gYujg3ibqocsLuepvhozZ4rMzidbxDehEIbUI30fMCikMECYoMASF6
Uo3xqmwOZ6WOt7Sj66Jzu1BxrYzyGtNqtCDnligU+JyB5z1FZnygfjMKUje6FVzmZbDSN6QiL81D
SK8LlYVzbnN9Riutc2U6t49nv4VeHIWbmOFFOf0z5A/exuWInVl2INhgpT1ndkNmSCCqD2Zvxhuu
GSvsi1qmjd/HM/uSTa536kokbRXF58tGFYPpWkE8VEKlejnhLSI8j8c9kt0gERedrTo0HluxDtis
hoSY771rbBep9qLvn8z1L7x30Cn9Cbhuouh3MJ5BgZ1PfOeZCJNKZVzCWTgCugqbIZEyYVJTysxm
UJoxJ81XK9xVf9qhGGCE0CWimEkFLM8jqllx5bLnNN8T/EuSkEHqPC19mk2rV9tqvl3htw7aP+0O
ZD+fiGuUXIvL4Z2DelhVPr/j4Aim1mfhJabRzlTSJWg/JiAT5/AvkTU/oxeiQh1Qzsqfekkxlhza
jDMicxl8W+lToHkxAgarr5gW7gqrw+Ic2rxlZQ23G7AnRb6bwoqlPGYfdhhCe1355xJ6sMZ2hLMb
EIq+NcO7d08DrxkLQGPF6cj6iU/zr1t3qaN/xy7dbn4c/bh0XNHqMFUoN58owkPEDZRilrd3/2ZY
xZV6g5r6AscpOYh+fioBMHFC1BIJ/NziEBCw0IMLmyoGMAyoWrXFYxW3QqSvWoRNsVIHjlWOG37c
UDG2P3A1oSUqK5nx8hXheMEUIaBsPHGbeVWYZRdpEJ3K7HYWeuyaztjuaSjl9YuFpUtzPxJxAZtx
0XjWal+34vRshMppf1BopM7ENX7qJko29qbDiAvE3EERKZkuBhxrSntI0W48UiyFDtSIaxvJaFiv
R8JZoODo0JiMyoG8jv+qNwp/pUctaEy/vXo3l8V1PIgwuMfE6fdx49L9B7IOKB55yYmzUHleqTSx
Wxh3x9qQmVNtYs9ByOFW8zO9hQHcryzM5YnXrZuXuZfHUA9NMFHMiSNj4EnC0jb0pcy61Ka/RaN6
IJMjpmNT6hg2EUXHUn3+2Rz6Ak8juNO9Di3mKhPD3yvVx+Q7X8JOVwwmWinp4cY7Dmf0z9ywltn7
X1i4JcGTwn25WfXrUAm+JlWX8YMJ7Ei9bw1ZGY5BTtJz0srky3WcDSDqLkPJUC3GqF1rlpdVgnfH
CgUB5+RyOZgVt1rCUE0+XjbNfKK8/4L9syKqdIVyhzxDlkp6x9vri9yad7N01G62/xZkIXRDPlqX
rMgJdhnwnM9K4ipdsBuMZ1qxYhDB8L3hh/ZamQ4n8uzGZShSG6wmsFiHRJF9RC7iovb5hWUrdnZ8
tCPOZp2zIpMqdPqBjgiEYgayZK0Wzca31isg1Cw3XJ1eVrOVhKrtA2LwQdTiQLXBlJbPfDFFPfkp
7LV7444WKaEHJ/LLEmmYSNifHwHl3680ny7YW8eR2Y1KgY079ypdaF7Q4m/a2ogwPY5FcEL8MERR
6CaDXVJHs8Gps/rsPb592eaOQ6ws+fds1rY20mUwCsna+mlLA7K/dSMcW3cdwQKp6jsIWSyjQLec
KZaO6jHLjfAeBFH/BAGx+RZ+5XmqOWRFCVPZHxCjrPf3R6uagwjgkB4BiKiAJCNt4Wttgu39XuIt
9sTnI8K8i11mj1/hSrLY/JBjBGTlBB9FFpIanMzdtEnnn9kcqt30OIzC3PF8++nnG9IxsP1OA0vU
2QmhGGeQmaY9+r7JokVsfk7YgeLBplCzErqIkC6VtAJhdSCzUXtXtgAM0gmiZgY8xhMfeGaeuvCT
5I0bBwvajPlYW88thz/ugsegf3WcpyTlcUl2CEVjTcWY99Ql8E6qhkO5dUqrXWxcdAapdzBMhvLt
A5P+JY8XNByXMvhZ6g5WVKgei9farr0j1xQgzR7iHMj1O+uNEVAMVhSoRIu/qGligl8XlJuB1RMm
rx101Ecyd7f4CCabjQN3Med785M4sL1M8i1l4vutmHbKha2LeOvwyTWOt7ZR/uO+Ccb1wC3zomAZ
BAATqbVw69/iUQoMMkLvAAla4aQNHrhsYq02DRYnr32RROU+tV47gzOjNv4jJPeH+c76/ik8XwnI
xJAwGxbKXNHasXtXf0hoHnpA2ALFQtuErYrcTKieHVWXESL0Z8awz2nFpbn8o39FclyXhm9MhmcO
4COnTHmaDjpQDsfTaOBsH97tuo1gsuQMK/OclP4QeNrfwK6hO1vTb/oq9Tdw61siszctrtZsL3/a
Lx+ZC9iO3mUhvxD2Qz8humOPP52qBgaRNISb4e+Vxgx1gJHd2s+HE6n5CwAkYW2jKnWtBf8onJ47
hpHdIKZ7otwtNZnJwtk+GSmbnSpFWkNMw5ZZXuUZWOPoCyuEOEmKPnKeYOkpDNi68iL3RlpT9vQ6
Flc0eC4NjzDoyawYpoptF9qOZbGpMl5lx+2ztyjvEQHppn5kvBm8Nzy3PUa4Co2110+vRDLUu0W2
Qf8aShPe52XdqQBsfMo4NxPyYBraOP6I97cCRfqwHCzHgP4Rnu7XJ9ITiS1NHGrjSisYx54KTjSA
fVGcdiFVp4yd0Wz8VJFoLfaJjmC4f0xWH3+ZFuepnMmzx9B8sS0No5LpmGSAJa/JF9zjDiMiAHtW
+JgHZpwWh/lkUbaENmDRR8tLpCehQQSOAO98qO88vkfq9lDICNi47NRWPqbKGvcE97VutLhFd6P5
vPgtrLqtw8J905F01vtLcQuY1VO8i9adrLDcWGEdUy70hHrWUv96zAUvLmB2gtjB+GhW5zxQPtAu
nP8T6Z3p/4jk/fewsQmIKvpiU1earVwo8quJrWv/XLoqrSZhEcaBWRH/s8uYUwOzMtHNhq6Shmu0
64b6wQiWseQlrNzUL3euk62Y+tphPWmDZUM2YZamydA72Ssy4FcFg+/0dbjY/JNStg0ijo0MJ10g
C9OqPE1dTWp23Rj/vulbMwMrVS9phq8gpBMArzJeigmDn7bEXzQgTSyW5Oi2BnhJUqHoO88kj1bU
F9/fbQcO32+fDmUn8UMpdeDZqlIra+Rhw0qKi9Iy/uL4+h5I7mFR4FE5bM4Z7A8grKcdzAtR2joz
OcRkSjxBmesN3fSa5KT1VLjBgmI3dDvoU9jQyaIVCqFQJ7Y5si42jqfMaEmd0Wf1JRnOHifLJ5h7
OEl7mXRGvHKUz+Jr/dStVh9poHvMcChnVg+osDTu9UGU79WtBPmQbWw3iUMdUYylUekKmri9+TSp
JQ4sD8HNt3+3BbhthnLN8yk5M1oNf44DdLF/ILMNj4dN20IQG0Zbl+m+RMoS0U04PbHiNOLAA+Y7
8BU+ln6kKb4rCypUV73woszojLus/qTRM4OPzLW0fqepPjlEqn01YUTeenG8c2vf+BkW40CinBGE
AyVm6Ii44DA/kFxB7mrUzE70B4qL3MrhhnPmS1Ve6u24J7Z2LqDzyfaV6oFXh2EUnXfgE/jP1ivq
9cNqJNJAD/P61x8bFPUTCTOFcqw1gePPCYVRAtOu/5p6NCr4XVvIJEEPJ06I8ySohF+aGhiJxLC4
Is0dqK6QJ+D96dGxMnJ4pOPP62ULHViFtkJWRnXBz6LcSB14g00/ZKF+UYl3WN5pwIOxjYRHuSMZ
W5NewuONBaLIdp5Fhfu326LhAjuS8GqKo1349IZE+ZW9X5QUtgQBq/cuzAm4XBUvPhzCi+jGn2Th
zZE6qhLjDWdOpqqIPxcsAq/ii1RAmpG4/fPsD46hohMYWAYzVM1fyuJ9+eBabkri8RhwrOsW+b4r
c8rI6sEj3rshWmxnt/4vrx54ykOGRQQX6ikq3vQ77Fw2NCWptQa57wgzJqqnwO/hnCqdNY0tNRZB
qNVV6XwlyiRrxQ+HcMUyMaLkOvfKMp4EdXGq37q4u0dmL5meu++B5YSRCapST3Mw9T185KEWIacg
jpHXzFehRLG0wTl/3eqHed10qs7PNwpXwa02ehJ39ZLNcz8U+ORDffzfqVkwog8LJlaMTm2xbQKn
oPTFnBKSVaRIvRN3JcyZ2mBmUbxPfXLyoR0nkiPboJbvMu8nYXy6TyUtwptOoDOMlu+iCSkFC++v
CZ46OSckqz2ctpKz+8kBB826peViqIpDkjAUetujlTcRvnN5W4ePyyqpmcAzn18FuNmhURYiHmD+
NWAnlBBm7d1oiFBNRaHFTRUFA4f5ekmxaogDtQ4MN/fNOhhnODTfgcHfDia1wfvTYKXW2e3FamiW
W2VzG0GbDbCs1sYu6Bz4WaaFXtkSLcP8Ce6T/oHNx+NDpBqh4VkwfUEofbJ1F81eOr89oyXzUKzU
aAIHIA11kIqipRJiCN39t7481F20YAlcnkXnNuXT5PpKlsPiqiREwkJ3fjN6QfHIkQfp9gbczzfk
QdRDlNqaODwINMgYip2dYCDiy9WmO9GbxBQUa4vxvd1WwmV3dQxaXLDlqQaOF5euX4dvLAgoey9J
F2Z/X+dtiyO49YlHIBwIVqnUwgdQjKqJG7I2Enpu9LcAQXwR0GhgS8739vmIEdwSPraZVXdAIBub
eh61C+46WHdffkhUJzVmMLMZR9i2YZZedWFUBk2vdQ4H4n9IkgMxodnge3igYCiWxbz+F2VNgG8T
7I5R0FbEAHwUxsa6U/OhCVkId85Ci0iiOK2pS6+AJYYMII3zfrI0cryuZSPCo7uoPuIcMl/A86qf
GhohaubiCYGRcn2ZxCMaO0F7ZI1FJl16F7IgcLqNHjSqv1ZnH2Ljk8KUYV0cY3XszRB8Fg7jvRYn
QxLtQTfI6B72oHp6TWkwAhWOlw8DJ2+UdtdFemJES2SbpF+4lhXAAq4fK+oGrUxrEsQHksPiel3l
ykrdvulb3qiNZD/5to4Z62hJLBNKkiOmkEffoMz8G2LYKiI2rz5hXJ2+RTbMrmipKlsPUTKeep0P
DhXb6Rw8WoInhTepDqVrVjZAiFxioQMo88eJVG1nExL24CwOOq3xNsnJb7/NW87nCwe/wSH7tvco
oIFdYag5qent2tFxm4t4YDtLsZybE+I/zu26E6ufYFsd8UXHyd3DBqxd/NOUGg/XUYbNr3vfAoSu
Ll5YNEEDnxnQ3Bt1rrzd416cOSulrW+DLbhSBMcAPJ0WxyKMOCEooWv+0swF7ZDzwcjvlTmD9NZg
faR8EEosBHrD2P00NQBazR98ZpgYARhwUyJK/Ti+EAo+pd4ZTHGqJ4/zo+4ETXf2F8GEALTx/W6I
+QdpBye7cIOdvjosWBNj+h/IS2T4/vwfL7IfZar9Xmbr0ZdwLNYKVurbxKCGa/7j5NzhXVo4SVGm
PBkMmaJDNZoMZNA0HFrUUGJS1Fx6wf3D4MMbkr/seV7Dn7AKutCINyFO+EtXtlSwIgbNs0MQ+Lki
1A9ha1U5Vm0fhBbL+hvujHQNFHFEkxXmzoltCV381NF7LC/k6DQem9odP8fruhP8VPRJtMcVu9YA
BiDIjJvjIJcqTG+xaYmjyEvzxaERurl96xp+dQzvX5hX3Zt8sXfm/Ar9hXpBQ2r51YOguB7zw+UF
ZGBQda3zNt7du6ForADwbOAppF2dPB7erP7QyZd7JcK9CZcQDCJMIW2itivY6IGeZMTPkwqKSiho
FrlpEl4B8q535FlAV3rtg0VlVByQ+4oIxj9xP4ur1GVXjtZbKs7rIzhzTdkxh/zhO229XIgC2ghP
3/oXDqs4PePsYvzcjFLNXliMTTnCJ5E998kYRa/RJJdpqFlEqbgIyJSZjtCFHWEZ1FZcW2QF1QXN
lwvwMngDzaSLv2aOywlBL/H9fwWaXdjKomGaoVAg1Qt0n6QBcP8PR/l5OFxN5qQbZVVPaQFUQM3B
ja0NsL4EVx8bT1DG/17gN3Q5bTPxGg5mnBnNSeqiHfCOmNMBP2c6TnypcvJbm3reOhORfPDIIFOf
zuBlL2aS91rlr52SxRWUmZUhro5DpY1+zExt+FuIBozpaLYFpK4ZRNuJjbz5VsEjg9lseVBU7ga+
v8Db62yc6D/3mUb8bE0O+ZGZAAM3WkEFex9JKCYPf4L1Xtxi2hDNI0BlFNbwUbDj5LjvIrRDQZlC
+g0/SGl1FVYXuftW0zr45218PoV65M9toSqjw4xpGVyx0PCQp1wZQL/aD4XISDZfX0OxI0B2Py2w
Jm0U7DjiBR88nUqrChUudFepaSLF5OhDMkpCRyWsm9i10OwpHXMexTqC6DQGo1Gb16+8OqPY4uuz
Pf3D0/J8OwQsptgf8oAO/XK7yG4fG2dGSvwqp046VDJ1LDujwhHsjUh35NQjrRv14vWELVVvfNwJ
o9o1LoUUqRXmNgTYguK2+6CvgkH6qW0OMWNRnnE6RYoAhpfZsRlMjtNMApL/PTHpo30y1/dOYltr
ndbwzwXRzFYP5xyr+Q5d+Z0gwexqVdDNV0oYIJgVbkWpaE1BQfX3iPVJ2Q35aJt35Eq1FO8spxzL
ri4qZJVCJ0AGdFID6FtCggHT9nzbsmMFimMxKxedeor/We9Gff8S2Ust6cMuorQft3w8gRtwm6Wo
iM8cV0tD8FejXv7uFOCMbtJ9bhU/W1jlGoXJ0741fAPjjCVTr7eSxQPsISbKsFdf7e8Pty74h/i5
nZvZ+vpxSzDs4PDuG/gSveIP2t2nIhvgEZv7nhZoAPv4WSu0tJxvDzYseBHtse+DFiVqvl9pCLzp
OdwzzKd7nfrcp1rMsazYJBx6Z3qWrSOq63znAisbKt6HjGalZ9mNssL5O004rEhxqpyWmclIYqzZ
h6nUd/3bZ2HLSc4hYNmo77qUTfU58LOfG9d8m3MCZAYEV4h25Li2+kVT82Pd6r+0NQ53G4vXfpZP
me4Wfae0TO9H97wpH4C3VwRE4bkcCyvkDTppn6A7YvjvcJEVZ15HB9+XyH646Gyvg52zL/iBlCnF
03CEFQ1kja30Ygr06b5Y/PxOJjh6MpNyd5KaQ9wh9ZaILE/ZVTCIHSU4dOnqPXzkiUjuQqNrCSMx
mCRIGQPkBTs8OghpDZfbzcApVDrRpnBI6pjlX5X7v8mrPN+3pDnXtZCij1s3kmLmxIxSAaEmqI8x
NhapBur4R1JHFqcyZvhWhAdVpR7/9LrNvEdX5lQ2SiY1K2CFR19sWAn05zj2KjJQwPMpI1gyGySu
LyyXTzmM1LSNM0h+ccxSVBgzjlzCks+gHIj2orW+jPxFZD8LW3wEGIAuqPO2D4yv9apNbLm9drNg
eioGQUFQdFvIKfRENt6OrH7mUrdprDoXcUibmNVz5Ju3hGGXIs0MKOvYJ5nRNesXJkKPN6b4R7si
iVbRY3r4Y/p6YyxmavAtDwa3yyrOeccwMbI+kbdvluIMHOaiiqWiL49vAsnVCtHUkLGkW8+7WAGq
kVapQhCFiKtsy21oTIbEp5cte36h/IQTSfwja78BD/qunXpnSOXi9EyCf5iMTwTWnge79iTfUFs1
gtIC5Z4iIrRBqBqe1nRkKHNRl7Fk/G2Leq/+nQN+SQey8VtT+DXZANuSkuzTOPMRUGnRgxGXpe+W
K42UqrARSxTXzqEuhv6MNMVzq8YoaGHermGKkESpjn1jn+1zbcDO40jE54/f9CsXm/aEtwFNZFUD
OJqZ0blwE/enAU85ui6EvWCEKOKQgZ8ov6m0FKYjyW/HeDlBg4ekFaupiE5MuQJEeNSvNoQMuAMU
aU+f1tpKQH1kEMattfXDQVmryISsKOLY1kLFg69/MsLKS0sPUwRXL6vuwRLdr54c4pKX1p6ObGVn
j3YpAUVa7y3GcNzDE6l8JjN6lK4pDA7JIQo7XHkfw4smDT890WbtinN3YscILaro3LswDAZ+8Fb4
ZCph7fiYuM9w8hlzvsKcyJHByu4+hRi6/5KjPxphCvIYh+3EG+oIg92o8daEHB1boUK9OGei0m5f
8J3BxeS9EoqJo0sfFxnMvBAqvMXr2bPfKZYAYiqJssRARVAnfQTZPgM8bbFIMltWYq2VGMWWaJJe
R0+kmKIkj8oYarJCC+uquofeXkMuvoo0g3jArUm2/hYd7JndQr/A6/arlJ8SEh1hB8Xqskyd8Jdv
eQ8vz+WVnAkbqQFPYxegtP0nLbvpPKmFT4oY77Z1Wltk136T7cfG3TtmIppW3OxiHPU8IC9Ac8Hv
QZslNzWLaPyV8ZFbyyxKWYAlg7kaacV6qsftkzLzeMp5J+Qax3uXkQy1ebOaG4EK2/xmKCTbd6KB
4rphF0cW43EP+1RT5yLPbANJ4PRdRg26RzhBgTr2pW34uHoJwZEy4UEOtLjxF95MmzWXDCIsah1G
u8L0H6zrc6y61mWMLUNmgVbHB4HXQdlDKGwlZo9e1MtboJ45nOXK2aEabxo3s9OJsFKRxU5q2TgK
d2imb/Gg2+2U2dEkcucu2DY3f8thRN5DDDvbEHJKw6sdioJgX0vZ26qYQ8T3EU3V0eeOu5ZbMCQ+
Exc88gfAEvocEI7u+tV82JH3cM/QAKM4T8eY1ZCIjUJtReTOW/snB6xZaaYuy6Q45e+j5v853yVx
bTRxPKCxMfysMN/kmyD8Xej4yURSVG8L6ygc640yfZMftG4wa+e6O9QcKt2+f4qBH01pBVr38aLf
IKX7VreX0vw5b4TJ39NtxizwhCBH29k0vhLWkOvuf+7TTJPBBRNUIRICBssEAS1cxbQvoNokPtlI
yd9A9c+o8aXKnXbU4ri9TOCUfD1D8TDs+lQD6dnPytxGHaxLDbb60gL+wFLgBoDcSLGX5EfkVB/y
eT2/8vY8DD9okOyJDcz87KS4cMhw1KY29n2sF8Dt+JrIuVxDpuu72ukqr0AWqS0FmEl01fldOcL4
gvubexv0CZ9XdD7ZJc/bvZFuQnAOABuoVrRAjIfBfs6cCsb4W5jeZlAORoz/k0Hko4VZRa2CpcPW
VNcxPTyhAP0pdZdOIMVr5rUYsVGtsu/GiFuFJWqjxNE919EJ3NUOYYy6WLnuw7CC7HrSbDNjUIZk
1CGJhl/aYaxQpX5r1eVkKYkOipQkug4k+qFPAfI/3YL/J7RKbzF5R5LlqWElQ84NHxXg8FnemZqo
xnZEv7jJWeFKcz2AEWdDvdmdWKLqZN/CfuSKexjz7yiy3H/MD3abk0ZYufxb2C+0kU8CppNXwlXR
etodzqsPm8xBFJCYhXY5xtCUbCDuFej5L/MEUucTeLniJKOKiJ0x9szwl/W9iREVqtngpLuFmpEu
SmR8Tm9zIJQnkkMy6wwRkExeWCbJM42AgGVleC0eKVFjz7E+TWwZZv6quraZmqyAsWElGY75zOo6
zWCX7bp/FB24y48vkDgYstSeBFR4kZoN8D1TOKhQO3GoLcsHCAGp+MRVUXNbvPHZRV1aNejU+BIL
uY2MQowsn+9EDAgjUGwbcscEq9xVOPHqlEsATGt+lih76YesPLa492ATUBf/FacVbYlnLGqPdJAX
1d/b9iZi/4fln9kFskvbm6/t2x0SJk6rZYz7UydhlXTqkr43P5bRpXGE5/8J/w+k4iGeCuesGBje
+mpVH2XYWBonyDwuqVtYmHtLV29vQBt6NvWHhdnaKvnwkEJIOPX3h+gdI1GQkqMgk/cREPE0Ha0X
4eXyMGaSk6z+2eF085M681xAJfjyjkObwRx/6SskGNHt2sxRZMYf5+I6DENOVPFRmXnyt5hHMazZ
JmsMVTk9u/7wgRHWqHmvG1WzFESeYGr5r6Qce0fcJQveF/1+S/jJUGFpCqIudMp74ZD8bynXoH/S
W4rZ2/YWeGu5ybf96oxcFmcayWhbdFk0ddZrf8Fri8afGV51SiPO5ZzkMOyGC/YfNG5QBj/XV8aQ
Lw9XoXwh/tbnQlMv+rxqrdbI6xpNjB09yh48YRxeYeEWdBJ9Qv5dilIZrsh42tsDo99ZiOU4j8Mx
Qls1W+nei2metJ+xR5LPgZqb+m1MNy92U6BEAlPNhzMpgEBOJOfNdmg5LK94u1iMKt7+TE5BXsdR
oe68sR97duo1Gf5qffNWBUxLGzUjkBnUTbJh6EsDf3VmQ9KAGiQGHXhDpM5cU5J8ZBDO6NIpTLDZ
/NRiAZI3EgmcfZV6sX1dhU7pRWDXyQBlYVbDyx8Yr5leoQCmGGMIB14XfiNxZ5/4pm0Uw02vG3/e
RIMMFnl+EhGg6LgeLLicq5+x2jyqdurVaIvzKm2GWb+rqIG4zT6ZOI8x2k+DJHYFqS99oORtscyD
mfAuGpO5vXJuQbchekFE4+Ynr24O4OKicOlpIDfdgN7zyNeTFoj7GFhceDdALnzP92H5Ks9bRiyv
ZJfehFSqvK+IYrCUeTQHsnbkL3M6Amf0knYaYqDK1Qr+9Ick612ZmOG//wIIKNCiKDmEcWxINJZs
9IPSG+DHiJidmCB8LGZiyRIdwKaRx5qdsIwWkml2NoGTINLlnX9i3MoJAotiBjbQ+mldSFzTdiAN
6KD23KDwL9nOTTXZ69oWWNhXfmNU9E+Dy8Dnf1QqcGAl/flSHlJ14shvs8jsMfjorG/TmyisZlbz
BfHqCPQHIbBxbaL7W7Ee0joBEzg8kYw9db+cvxGh2MZ9UHyAmUKRO/kbjNPBvz+GKVO8skjHBn5g
Z3NwAaR2IJub7yOFcjfxvuK0ltSwH1jiA/UbLlqaIxAQX9/EMT/BLPe0HQExTM5IZYANIibAcNb7
/HPc4Ak1t/GhxAulH4/mJ3oGMIzYLQW61RFDvODT7hndBA8ZeVJYMmOLZ9sq7pU6XMB9yduV47W0
axbrUwNAblGSSHCaRK9Ozk4GPzKmNSOhUGLx7xmg1AsZ2hV99yUE5dq63I55xyLIaXEW4YVKjBnI
qfnKAg0LoK9DY4i6wySjdavHCdeRvD0DUIqg+Ju6/IlpZNACRUFfbU09ZLzFmkpxJMxQbTjxgaF9
MhI+EBwB3ELVPIA+AyIAol5/8sS7xskPpABQaF5ZSpmWqAUycgPVV5Gjnj7TF++vFclac9Py1Br/
gRIFMhTTlYExnC1ILtGMxLuGyRccwo3NkKNH/lsHCecE/Q9dl1iN+paxlfXb1WnsfT6aUbPe1IXh
OCoREZ6QVpIu+uYsobbZtBZhzvdHiix+wEIrq+FkQyCnfVtQEs2lQF/G490cfZrUxElL1wrq/ysK
zFwNdopVql6wHb6g4nXmsy1/Wyn+4cSTuGw1KypXSiQ+82RIFVzBq9i2bdZs1XtOuDSzcRDNWrNj
njmRqOJkOJux84w//wpFxZsDbNBT0UthF9nBiAZqK2h+gGjC1OH6/IezKlc9IfPKSv7WJVaqETjK
yue1EicuW4qbqCyS8x0Gv8okFkLtXbid6t7AEflfrhi4kdVLwm8L2fC37bKxj1DiHUqVGjtp+Fws
/qUlHewF52dL5NkQ2Xm066cFg7fFAMJAfU9vxNkdVo0pepyAB7Ad+rKEIzwj0TokFxDMMJwypnMT
h++gl0ftQeKnaRHBR4vA+j3wR2BQaCo0DjUMBHQCcnMEGQEqpdAKsrYPJO7C4whxrZ0OtesEdZH4
gXO+Mr132IOlwfSA9wV0Sig/e7dn5ZB9g0lul0R/lC/kB+XARQxPWHHAcb+C83AOvXT2Dx1M5kr8
vr2613H10Gvbtezgg7wej8Y9apPmRdbOiuNMakW2lO2Z7StVR9/an1t97bDFX/m+tRjMQEEdKb0U
o8ft9z30AubgaDjdzHU/xvyYrY+ys9ZaeEFssZY1wnf8ddcOjCwxllXTvsBsRhBXb2xSfBZ1Q1Sr
A2RqDvWjgM2/G9lvqCAtEK4WUe9GCBHxfgRqN6amjLW+1y3Z0XdtlAuf6lvohxNv280Xkm7cNGqW
Aqor635SRYF/0Glv6P5U7pDUqTV0cmANs1tVhHShiDBpVrfpf1rsKgs9WhLYbQ/6fCB6MpT+uWsh
G78WdvGuaistBTgbe4u2dqYQDhvsUc8O96UQ/t6I6oOy7eQX3zej2cHcIBusi6XgHuFc9f1ubjGy
MSEDnUkNyp2zUT5IWGQJjLOFfi1YIIIrNA2JB5rG1LwxpuhZhIFsS/ECW/vPktyFK70JTReewmD3
Zpe7rOECfxP2MvAkG0Rdx8w51dMp6BoqsVz7CH1RaXjbN+Dr8lohzuZjJgw2rM9U6ok4d9AfcmDd
hR6H9MsI25K+VRtsffz7xQIIwTHxFHGUd5DeFUQm9wgu5oEMDoXDXGt91uA3AiX2DmuoOriaV4wA
vkvls2u8q6bjuendrSR7i263mC6DJ85+tBFCkywxGWOQN2Yf4MHDM8XgtOmmUbVglvPqSRNYqq1O
4/XC/2dPJtkGJSnazS5a/Hxm4NXtRJz+enUtCA7dI9kqKdOECXcige45MzZ29axwQdSmUmPGxeaM
V1WJfVsIleXD1xH5YIEWEktxmlBpQtZ4Z87XdKHJTnPya1pV9knQgjACEj7d4jWLUUpL71mVb04v
0OO/kAgM1I0H5SDYo5Y1/p8AGJd0UntO6p2/qVNj+iLu4kwdbgaS1R1PSXStDpIEg7FU2vdgkjnw
WM8m8xezRqL4UB+QgX7JNKiOpgMuNdBdW2xh4NO3cPVQtBkAI/GL++AbOWsLaeIfhOOE84OTDNWz
PvgGoRM+e5KNeZvTwQEwp15L6uexOk8jM5NhWpug2XgSzHXftlCyDSMGUHVGBPggCyfNkKVYELpU
qgviZk/FEUms7vG/w3tHpUMEWHxyFfEePik5134PmlrTPBobTaP63q/rSPUQTPS0rsIlBCpJSwAv
2xAsDfBudq1tG3oXY4qJO5KFgN+X7KEqytt8LSB1CznfOs92ec4g3nNKm95khwX5wTmRseHvGSTj
wIGJyp3HZ7uDQN1jXq+KX6x+MNuh+3W4cdUQsER+BSH53uXa8BoD22QK7BzTGCqqK1PxHHRSreGe
Mpmg1uh2NPrx5a7sqHd6RICRyRk+gmDd91qZ2b13kv3Fr4Tt/8cVs1s4wIO3qkTaMqaqaUGagLmN
+2TQyZBUk59UsVgQAm0byRz9FUEBqL1r4SaKnAE6T6mgVSnNegNEBkdD8/KuPrZrArcGObryQIzp
EEHOw0d86GffcfqclOEyT0x6pOGmN+PEdgHtRCtHemOlZLjAZVDcLP+oZ/6rgqHHp5yKxsMOQxvt
c5JwC7fcQthnNw1i45foIkB0o9ZJg5g8yNlCTvDcx9HocPsZiA/zgoTzyvZXZapb00QarJA8+3fN
kaG5iDjE+2F9P4nIeLQ55PCTFLsPUczIBOAlGpgwFTIE13DhqkBY8mRZqY+C5tadcy+OPrQZi968
uLVy0KiyEprzvbHXZqullr1sAG0KNxf/teCUVR9xOH8um3AOHvmzJgVB8LHf0MXtYORMYz4ny5UH
0lSikSdeDUpu7dvjUr67v8oXiaQqpJRpmvWOYQQ+pFTEzbHY/F31fnXP/81iANNL/jaI7suK3bwP
xEdY98MOQ6NCk11jxdzlEFUYUpb0pMlitbIpxHCLrL1FEuBhtvDJIIDFYs8rEaNXbNncdsnUtHzg
903aeBe4lgI086wxYsGLynzvraq/g+puJXafN7ajOK9wsfqpZK0tucUBoSHpw1ZbGAl4Dr2wEMlD
PnnLh/R41Xl0pKrRJUXxM7613/DJbzea0/53hGRidhCzOa4pBHnuaxE3Uo4EPYN/czs5sIPvvdMA
Kep4Wgvn6gcxyzsPfhjq0BdKDbwTWO839UDZXv+6jvsenGlQAJx1MEo76wpsukqZ5uVHhdF9n2oM
DhPXt7Uairg76DbmRp0vlhmRRB8aRmrAJM1YSvylPqmdUTFo35u/27mKCd5iip21Ryu2he8kWGou
Ap86AczHXbbmeCh8VRmPSb92lT3p4VqVw7RpsUoc/xTVYWxe/mGHhDPDdFiLutG8hd/WOuo3eVS+
ep0g5FIw5dW3ON3jtDYgSgMsW8tJo7fqgnhgOxPbnUb2Ny08EqZHHLNwQ4fNthGLh087F5G4Iqv2
37YJFkHxiY9GcAM7v7g9yAK+7sraDh+KFBKTAuphGv6mhqR9O91PNJUO9kMIIdN/LP7QYY0Qv+2s
TBpJZIToZDL/ZqOmt0QvXKTOkhw02VR9XRPUo2mO+Flw4foWi6rEnS65bjvOtese2E2pwaTiLkvr
y1gAW9TZeEzSSng7VGdnfRPWI3psZ/wEbpdj5qMUYInT3SLnYNzBgPx5UBINqwZ8Mckddt+GLnme
gyZLChsNFinrdUL1hdmL6zl8CU4c7PoSHPnqt03cBulfzYENkSqHcRSp9OAdWjudTOIBZq5dNgR5
mpSHZo82o2GfaCwnftwdk5PX7YZ1uP03I0MUR+VJTdvYIRUVtakMOZ+Apiq2IU0WotscwQTfbTjP
naClB8VBZHg6flS3ifNaFagAQYFrWKDfhTf5/vYnTJnuItMrFJTtNvTwu4Q7iYw6+xbkre5K16hC
F8VR4QQr3KhhziZCb+vGbN1HG2tLtk3msd5zoCnbnFDDLsAqHpM4QG6n9S3UNEdJRppWvvkP2tXG
uJkIt4f9F5sUzs39DVIcmIuy0URCa5VGATxJateBbn2rio0mpYvSTjHu9TtH+wLlrNYchD6YvFda
oyUtHhMEe37Mhsj8kh7+oAV1SFmGWsu4Lai4YlYquG9CiVjSwVfUAYpp5ub1M4YJS7lYIH6X3bAY
+h91PMstc5Vyqw9zvOOxl6WK/PlzK8CA/nggpx/BNKO7LoZaBnPQ21ju6Pkke3JjXbHM/vbTHeGY
r5PEb1A/0Z5osLY/zf201HOq9s5nZay7OwkgRyDfiwKRZ1xUZWNml8KtaIKo0/Vuj/NkJvDAk3Gu
K34vc8WlwSXmx7XfeUfQJbnDjp95Oqyz3scUGcXgqAzKQ/9lxUpQYoKhM8YbSwNGNNIOBkn/F4ZU
+NE4DxJh6CJuUAdqj0FO/nwmsAGTYZ/tkPerYpEadUArMnzvrOHq/Ah0vlQuZDkvJxZOm5Y7hujb
YNwgrFW8WeeizOqQzsxrYWFcYOMGWdL7DwCRXxjHp76gW3ohbVlPgthDDiDDjpeJvH4b/UN6tm1J
/5PVicru96WCcSIKxXeAmrerVIb2bENB0SjdIn32iw8TffniO5FYs5ei58KtUxzHN9UUqd0nkiy7
9dUGqsGYqRtj90YtSIeguNqyzCLE2VcuWkfcWMI7dUO1qVdPZFyFWt0kfbXWzs8FQyRLa9HVg3pd
9hsbQyh6cZiLCf0s/1GxLesQsl1xIghvKhqeKZTZ344/IaOGo74HUYmRxtOmJWDgpx++i3tg99B6
nAcNiEnEV4BUM2Vksk9wCa/Cquija5bOMNNu8Ht3n4sDH8G3EP58H0cAYSfXutEYnWApibX7PkfE
ebC1i/FTQdMaepDAJHQxBVynSB3ckgF4g9ETJuVwoDyG709l/i7vwGhldwzajKCE/fZCS7v07y/r
avUhu15IppflAm5gUH9o5YjXbVpMLyor6FKytESoxtQqZocd0KCHTSwxRtkc3BzQfviSCaLKnlZy
LBdPsgRvLeh0jFKmSeVNf20jl8tDGv5RMihwgBho/TriTEBThKMo/7k0901JKpJaLqljXf8rWmRc
tDIg7ZA3UPOIKKznj7enFety1MUaTY8T3Lf3Q4A/ae83oSusX0PImR5E/CANXlCENJF+PEH9fJwh
fsC4pyryPEj3zjtz9IaumOuz231HOJzGnC0F8qKCp3oWKUi68GYIIpTtDNHJE1WQKLLVhiP+jCd5
D9ddOKWlFtKbce6p6KXfbakbZGvXzzFhJAtrQgzMqtB0UmwWe8WwlzqQJdAqJ/jqxnZ43fRgnIOc
C0XW74QbEmVIAHrvwv2+grMoivfvUMC0Yl0E5gh3pC8RA67EilvQ1mxBwwSbQOadPl0qh/VdllJy
PZwqKapY8p5YRinQLgiuFpu5vCa0G0kQQB8tZmqrUk6M/CIuIclA7hw+GdUEHkfcebocH6WpO62x
Q8jExnCMYgpIwDVNpD+Cg5D/FbYOnC28dWHbVEH0WEYzoinuCaZ07T4a7ZzXeglRe3R/2PTK/NmS
3DwXKkDo/H/8BiLTxR3nd/H60GaSreEqpTIMM/RvqNl6Y4/XvdDpv7bds8BOhltmFwB7PhZnpXLu
wQ+phtN+hFncamR1j/hK01TYAonvsCue68s7vudOwPySF7iFRf1mn53lWoX0LkY6RPBcEoJZOxvn
ZuR0FTTLv2FV08VITFm7pqquFXSlxK8Ea5sXW2njOkM2w+PkwjcfMfHew3DZnqMvY/BeG/foSTjR
PLKahHRmXriHIt7G5bwi7XzHKh8AjQszyNKtjSyngwo1GiFxcFp9eEy24cdgWLMbvlNoRQr2B68u
e9AYyjQmOfb4fwLaMF8zKkHLW0ed/uajuuerqfd3NCiqF5qm6CoslxnHE0hEMTJWejIkwv8CqA+s
TBGTM+LQTwphMRLgfiUf/r8nTRFlsQqdJImvKtH+hVe6PuEuIMpEGFocJoo8hZBWhtkO2HXtGwLk
ks+V8FSO2/1bgnYk9dv7saUHjt2/AaA8OXdWdfNntsGZR+WQvgcM8aNJ98NkIpXA3jQf9fbTv8Ir
JSLVgi/PdeEwvnHqnWs67ohL3u9UVoFvOXO98wC+cbhW+z7iCee90MZ55Pip3GIsGy8qgnls2IRQ
jaDHBr3NL8Os1leoDjPkumY/aDEwJAuq17I7kZ2ywdGt3rs4ct7HsIlmVhBqUYzhLxfIuT8FvstR
/NFl0WefjfPkudeYBuvs4TMzWt5Orzilv1x6LpMDm+fT/RbKh7rsNaLWGccmMnRAMLnIBOSCxr9o
3Mtoi85xuYFKgoy60zBd0NOc4k7Jw40bgcPLdDnLZfxQVXACsnYPKIJFDR8lD9iQG4j1VGic3K8W
v9czuUjJTKaMTp1NLfYnyRBODTKALVapP4/hckuesauWwtNyKUVi2xW/ANlQC96J4dHrDLm6Ew1+
nQhoq3kJEoqOt18J0bCvfYCVh79l5cdNvglj67cZyBf1SfdpC8JmftGBykQQXUCW4WUuEIMdm+Ts
ANCaWtL8+6ucTV7vBQgKblNtUc3L2YH/fwLoDVvoA91toH0Me0hPrELjA4AJIlNLQY+TbDQYZWiq
Xj+YIarMrNEcECxTkMGrYkWAmoeLe9cdtbObpoADsVjBSOKLxfQ4pEXUCxeU+FZ6TrV5DsyRaFKQ
InGlelaZkylkoXs4vK627/bfNt7GpFb7t+nyEJve8+3Xxp0g1/Phfy1olsfM6A2RFlVPPHr867mE
qO7yrqszYjpQNskhezq8EKWr9mTdExhAx+wyqDKh9UgpzkQxdEPl/lh9mhxSayIwn7/xd5UWyQuM
DwyxrmYrrMX2d0jvm7lTU5SJB9FdXy2yIt0ghK2MA8dp6cn3a2RjimmRfIXKsr/I3QR8drL5aAkL
+/TTtLdYR0xwL4LzBzGyR62bRM4KqPKrskg7GSZg2BQr27KSieS185/rAXLtCUJy2eOoAfxD6Q2E
GGA44BDYjjkxnY60N47WLcAjT8uBBYCpU6IU8h+YlLj4QMspKzuGJGK5sS33TwrtCtfLdFgtochT
3LR14d5qhB93ezFEWCHuGNGVZq6vv8bpmnu0SPyMBQo/pwGJ6VSEZROb4dQAPfYs7p3+Qt3Cg32s
BVDu1qmp9QxKeP4NKQTvTiQmTcN3dvbealbkr2KORM4W8JId9eZOFl79qTpuZTAJRlPq2y2Qwh7W
GnWO4UHdnsHjA46/hYP7iFwxKHUx7zgeeDYkdyYjzvV99LnpCQE7ZcpGpdznWsJJHSghLeUQ/3jT
8CgjWCwFbrz5ee1YSSUSwPKodOFypP83tJiiW5O4reH0ziEH8qxO68dxNTINPSz9INvApziliBXb
nbVCFhgyczlM8Gf5dNPNLid8ruD6Ttvjy+mCrFjoyJfNwPmh2Xj5SLQfhmFU5UcFoOHjF5CRetwE
RoZ4+0ZpvlC1g0dwAwowOIo5l3UZfJ6g3CUGUjQM1ioGjx3gG4RJ3Wh4sjQr2/yRJwtYh0CF6jBS
13ipR/L8pu27GVZtbQKc8bV30HRXAMjExvUMLFtNer/eg3sn6qm+3zIiGIV0+EaHH0idhJET4Rpb
KiX23EEFKnPsW+fzgYHOqkXJ7LzjCI0+2UVaxVorziO+n2ek3WKzSnqgDuBpyQIZ4rppzYdOW/b2
dAD+ZDOohKrmz32BlMWcDlhrfreaEmp6jAh/h9V0itislJOC1B1CwflsVSSdBdZ0k5Kb4ugiBV4I
fTNkwfA7RJgT0a2Pyj6cth6H9TtwGoipMFl5PSkrNimj+sVHx7vaeBGrnXSK2typsXY/d3M5vx7e
1yTqiTxpff24J7iFU55+epqpfzsVyHk1XWc7bbQnM6by8UMpxaYZhL7RQCnWawT/kqbWEwFeriMm
e1W6+Ib0AUi6mij0qkllMA8gs3zAQyZu97q5ZqG7QOj6tJk5G4r+Os8DK4wIn1tKHUybNvfg2h+j
mL05t322NZkZn4tRwHuEqHSvNl2PimZQixe1bMn0ErDYgoJkQ0dPe/YdJ/NTUHYiPaPCRvKaXz6H
ysR4SR/ZCKXZVmWdzh92BNBMnSG7zJKj56K5/9d07+pR1LRfhNdJdF4pFw+/OvrsBCpJxmtaxKeg
Xs+K7l48v9fYOfDxldowYlgEGcl42+dVxDjjby3D8Ygk/g7r3EGqXsNzj/QfTbWWROLIzprUrfHv
qBzMsPeWRBrP/1NAJPGtsyXYNHbOQWx4pH2/a/dldmpSvPGXQuCKK/TCWBB6iHvCTWDhscCvjJ1s
iULbQl2UCfDR9sYvTMdIwsHSRmISvMutq0Rthrjd8BLm8+xiWLbRYB8K17RzdOIny+eMNh+B1Mq8
NxBfmnP6TILYMFYsBGu8R5K8Oo5GwMTslVxUx0JJ5+1/Bd0A0+BDXy6mMRfdqrySKJMs0gM3Lruc
/jKuyTT/CaMWgfNgb/MJz9+uEMdt2Ndy5SgFbTMWZv4ewnmBgKB9B5KRidsxSFcoM9WVpv0toQ4D
FggSWMaCjEsnqEHIe5ZQKhMZLyxNzaG8ztTBO/ZBoxlsJP1Rkx98LraKaIhQQn2OBQX6oPoKjMTE
gNSAF4qs/0Sxz5ecSBKo5dvN/nbVhnA39ig5zIvmxZ4Ej5rmL7YFMRbbmNmoKL+sgu8k3Ri/AAYF
Fg4ngKeTLAQA6bChuVrX79M2iNZBEDR5JZSk6glyPY1aLXtpLimOTvpKtwHK5qqSbD6EgQf4Z+di
+9f4vjMX5OUTuoId2lCnw92QxzX9YSt3DkRmEQdGaLG1+Df10rNZOthqy6SdaH2L6p/j9baYBfZq
Ws1mxvZnJS0zvLC+tGWuh/FkUpoVofLwVvlVHFesDeLI+BlRhtz0Mbn6N9iXV7HNfDfvIofWwpRH
pbhKTWQ6me236fSAiUISi8u0TeNIA80pBThLg7n6XGJgoz7836axr3N9wrAnvpD8mD7CGavTQs79
QZ3IJGcDj7HgXEDbgDxqavvH2KowNT4wupu/bWGVzdkoljH8QX1eFVl8WxPPVAw2CibU7iQr3TQ7
yhZf7fWbzziWmAfGaT+NT+l3tsH2BOsA+voRrQgcVKoDDBqledUrDqQU3A7k7K5urHjrvE39Lu1J
XxaQrBz7/Ih/mAVAaIQOVBtElj/MCtQ8RQ/jE3+0hyzDSzeJ+2WliVk5IjbNkac2s/quXePRKXAD
pT8zttR5qQDZ7PlKWqq4R0+C90TqQgphx6K17BboUckvijO38ytSclq/RO5nfoyzicJon1KvjhHZ
YDkZ2sHJzo/JN/rxUJ/3IkYpiGel51XVTXG1xDntNjYgRrxYmv+VPz+ifBI5WvzKwS4C0dcQI9iL
4BXfyFsBaRuE1EwjrLjNDn3Bv18Qe/hdtVKmFhSHMQMLp4CIXAD9vDeIojyst7rlnM+YRDwCu0hG
5LS0DpuM2EjpUFbXae1W6IMaZtkWJgmC4FvtoyHUmHu0D3v9Sqb1iwft0YvTsoH5yTsuhgkquzEC
PuJgCsNfxzP0kMsaXeygbwmCoL8XFmZgv60bo5R0kVq4xppPvd7pcGnlzzoVrYmvlyh/0rwCV6R9
q789l99fBU4o9xjmRyXJyNR4BhLiXcBMYHV76WXMcg51A5o/Rhwg+X47k4p/0OJoAqwmrS4JX+Eg
mp4mCzcklD+1Vne8aE/oRpLA9QE3ZF+XPWX11lxnTYe7jWz88qZR4h45snQbNGXXuDMAYm93o55s
wPJ8B+bfVmjNhlEL3tTYgwPVmBo1yAc/kwwcNKPyM5lqS1J/he10bFr8LAjMUkitezFC0LW4YIM9
CQ39J3pH5lFpkB2wOe6VytQ87Ga+M5A8K5/r2ECLSB4vj3AWTaSt3IxhIQBKdwqRE0DjkNNNNk50
lLtXeagO2nnz2FOhCZor5nVggPAqINL6IkeGuUplYLRsl6bEWRqvyPCQHnMwDYmDoGwVxZKoxZm7
HdL9QM+S5kblu3EAnK9ZJck4HnhS8NZZAQtApswhllwT7pVOvb1/4zzcjb8bTxjJLoBIQhenaeZv
XmtNwVqzKpx+GSXydogtKshlDF5MBq5D3OGPwp+jJW1NTlf2PGXmHjhjH5V947z5p/mqKmn9CHAr
UfjWI2rCoIZs7wUnG3CJzkxelVbun6q6Lr1xYFn+A+uaz1LGVjxTvGG1TnH12CbfhlZ1RXq3oKpx
bHMb+KP/jTQPWV/h2AZ2tjw8eVE4b3i5jFSKkCEb4cC+cZeWfBc3EbX77TpdNtiGAtwl9gBliUY4
yokffE6tPMtC2Pm+lKwvSNMzSSu/llloKgNi1/vQoaEda9je5CTrtfeATAc4vuNJvu3oNNLFs3pw
gvqGmQFo+rrMZYjmM65geA+cCs6N39Kn+cW03EG/IG6jQDfssUX8gxWib+q/VWzsbCWI6wGfQqn7
cnltdswmVJDtC3NgWQWwgzJ2BH8ZRjLane6nwIY+A/xDkJXAFmZXkqg88TklOo52s/90/UOj8OEq
QeQJNV84XSsO81B+3JZd00L07czZ2Y//446gjEVyqsSTFjMwiLogMLT6h9rRGkMFUwJJ2wViVMo+
GGHK8b0bNLRvR7gkn6jcw/VCqViYTleJ2UbDJmT3+vvWON5mgja07vuiJgLA3x0EiZM8WDqwT0tl
4ZkIA9FxUY1jxintB1BqnjoHoMVj/+Mzd/hAYQawkEo6ngITdVpldkJJVV5jtz7C82o5eXTYy5I9
LUjkMernEQCizEz4bY97FbLZerdKF0ayeW8IOqiRCx5CO4IFmtZzsyj2uesBUpY+6t1ssQVjf+ek
WpbEWRqSJLU2kuRh4rfofOnSA0owOp/gv/J+TNOiEWpvyosfv/6yl2uWValI20TBSRUWKY2eOria
d4QsYAyt1S3BVfKboq4XlngEipGb9UAVHAiZzaqUhDsHzsxZDEg/xmwMEx2sEfit+mheLaP0SUj4
zK21AtpdYHFvFsJt54Emcupo/rUaFyTqAAZ3jc+sotWKFG77XCChFXFCEzypCE/TV3yXRfUziYsy
IeWpwH7eWKCsPSqPVH9As7izSUtVat73PtEaW3yo9dOPFOkVPh3OleoFq6stqjIiT8agCTwHE9Jy
3NwPBhMFpLxGapg211Z0G+hgsqoKCsgQFp5DUpAJjzhZjbxapHk0k7PIzkVpOF20lNrReUJeu3BN
FrDFlhOAuVjLP/O+gXOtwU0w+EhfVihHD9yJtfpYqZZA6IXaw8dfeYOGqf51/C9ty72FJ6O9Su0V
38dxryF2dzGixCru3upKka6/IyId/f9i6ew6oE5K41a808yHnttQINzIGAwc3iWpmclWngdaA1Ev
Ehh2tGCUkUFcAN6avujdXN61A46wln9A3IO9rQ80YylbCDw0E5acCHxj0wvA1uebFgIvDAORDT7G
/cCxF/TY/spvIB0oVV0aOb6WLERSYl7jKtbLxiiQ0yWcfeY9zmi0NFjJxc0+OOjcZ7JeS39ifxVN
nuHFeVv09D8cDJKHvZ9gLZxGnxvwn0DW/DDNJcRtarZQEEsxu/rUI3ohBw2yJRUnj0HDx7sJuLmq
U7t9Im1n47rMr4rNtEALDyqGjQzHWbncx3Ls+B4G2YotbJSgxtT6CPHBSb4BRQztNkAchnQjFls2
K0yW4JnqPvxDZTy8NSbIlITqzyIs4H5TWJVLCpj0OzD0zJiVv4u4QMEYmytV4Txuk/fD7Dp0EtWh
oVsFN3AQmMuGxXe/ZXJWnPYnujZlH9AxjBkP823HDr735AqKJK6uq2POPdS3du7UAaihE/QpzHrp
GOcqiw5nV3vw4dZ1mYQ7dRDGL13kTyjj/m0P3diFm9LUqTQkvGUkwpcxbMGM5wek4cRT8c9g9xC1
lt3qrqXNluf3EjKVS/OMlo3L2cDBRSEF2rJXZEXu+xO6kp0D8muFnHTKCMf10kwPE1gtkMwJfvHj
W/q2RiR8fZb3mKzTMuSubYsT+7Cuiot3aDi8Regbr51Q7i/P5YST0fQmtYuFzBgVOR7gWNmye1YS
JIV0EUPuGBvXx77CpNIbt/Fh8y0RJWTO+o9sM+Tm6EJjpMtyOTeGgvZccUoOIJnqc/LwQDE6uHYR
eev6w9skXrYYhr73lOJy7tKwLBmF5jnrxrlDpxACkBkTaFKsdpph/xXOlCSMpFY5POPqgCjFlA3+
oRj7ba+glo78JQkc1uVhK+NDIBUUfIfVN8sZdIlqAq7+Lwfy62iej3gAtn3XeWvXfMtVnVkKGd6C
IlFSaKxUqa935lm8r1RcM6RlAs6elSzRqWTQAgEelJuaixccF3ovkdNys2tVIP8shhTOrlLfy+9N
TtZ+gQKtJVoudrh9CgS8l2FoqnfFWggcQv1dUwJAmmsTYnuV+xWGSFJgmkQkmqJU+qbzaDSipirF
gDn99KWEputrZn0wKVRDMxzY8tx8QXzz4bNPf0RZabuGPp7XLlx/adDYEGLAiCQDPcFH0NHuMIkw
3SuF+jhky0+tofcYGkbRAKqil6nOnIyfiAz+OIzVcTBlOpkQKqvxEoP11GMAd+KG0aM2SQ30l8xn
0KnbgNNlvIoK4jSugOULCq+SugQTA0piH+tuEHUwo8ekVMme1zCKrzsy1RxQxvKS/T+B7OFCDWiF
qTN9B3GDT8MMVa568tLwlgN4SG2DOENH2YCwnVdKub51YoG9gj7WtkGY5CpLI8wOhaMoHjCmTxWH
+DwYBsbIib3RsiR444nrViF9RlpfrnEfM3gZ10QVHpwJCVvfVhR/yy8Pzi5kLuDqRk/DP0RRo1XI
PUHeVXj92C5SfGT+7GNw7IqQ8P9qQpjPGdxYga9MGuMW3bE5m8lfPMZN8+A3aboWPzMxXujdxV6G
fcsuAFm6kp4tRW7LaF3TOcPyaO8ZniswjduQEievggHbETpvWW59sPAcDyxV80mVmboHgtHmXEsN
jTkycc1pIZJzEbnsthohLeJUmiptn7Hh6K9q3/bTWtnmE1braFg0rEz/heKPOXZZsqaEdHnRzUEH
+nHVan6iW8SWBDEUk8Yn0KaE2dQ6yrEHtmUdc1ZLxfC6z2HqqMc6FjJEBi0MZVgIlKC89V7lcV5j
PgDuEq8aHt31u0gizDjaONQ+da6/b7f5x6gV1NXxpd+659FCMKBL9u3uiFG3frD6Z/lC448QpSWf
ppTUK2oiG7g/XWoiD274COs/UPH2afZ2d4Efmzw+ALJwN71JsVBD3A4TXAI1uqUsTZ9EMF34LPoy
wS0vHiirKVRKHY6XGRnEXWUPJcAX8k4ZTCTHd3YUnXE9TmM2oEx8Rt6nKoJPWbTVz0By0edGjKpV
FgS3NfvYKpZVamhY+IhLkBW8kG+Du9UfBeh7U1A74NoXh9XtkZkm0QFwUFSmVZjDdEFdk/8QLhj3
v0xAF+VOK8ygwFBs3baTNoEa83C/Kr1WbRujzs5cHT4/SjpqjNCpXnzwADSkeV0jRZbqaCYaQFwq
uOaACfg0ULjQmah5scr40ECAViMnxEvbzkfHZihLm0suTP6wvUdYjCXtmSjV1xUJqEXFSStQKaln
oy2xP3+7NMcWH2wUVvq3O+kbhdAJ6s1O7Lh0Kkff9Cu2TRn7yXvkDFCynunVf6c/eEzZqRx7jlN1
ypRkGaJ5V9GB7cihLHLwFPrCdMwG+dUohmwKoUFpiFgraZuHNRsSwDNRxBKNHwqcFkP9JNKf/A6Y
vmJ2Q9xKnDMNMecIzABMg9tEsxsaB5HOzx81MdP2uupYJ2SYxrDHBsyS8KckF7gRXxRZ7aYB6/Xs
x88HVhXUHrz8fweycdpZyJuONS4UBJBYqHMHRInN9YfsT736Jc+Cych1vEG1tYJY7EnqJ9GZmmxe
D6C2VGaeelIHk75iydUpngc1qyBqVt+hVoikWdQ9/+FZ3IFQ3z5G57gCu4Rjo8yfVGFz9iF3gWLF
W/ieDm2NcWi7Z9D8OT2HVmAgbHM8gZH92qYfJ4quJPd/lzQj/DqFta6dF+52Ow/UACf0eR5e2/rd
lEYG0GB6586nD++OS0NNr1++DgKovegezbGA1gpg5JzHumyO2of48P219DyVUqG74h64Qe7xwdOb
Vx6iLCWCJy7uu4kWblVprguEMFEz4BHxOeCVaXlo463uErrdC9RVtTZX7qm/sBwneAjfqD0S8kuM
jTQH8H3SVTpMWO7/75L+ziXpEMzzQOHvwPPzFs15zs7eeB2feGlve4XS/eS0Jxlmoio4jrzsr8Tq
70u76mO4WSS7PSXpsMv+j3EI6vnrGieo2p7R0iOAQRlfmp3cZYzH9wIHwo8cbzwL/+gJGE9O1UMG
WPtkmLmZazynBdKVZAG3rzoVB2IToPEidDLfhzEFPMYAr9Mk+oNNcn55JiA+jvXyc/AaxpVOd2Z/
TyTm7zKg6LsmU6YRb8pNb7Ag2q8fpLFU+8utJxs8tf6GQubfoFUxXfvHIsfMS6g0UjG7hr/uG5//
yo3JGE4hySx+zEq2MdJ2TYTcupbZZOtDgGO+aI3vr34Onkh4NMkN+LRy+WLFefNDvgkmalvYNGRx
K4PMkdJ2Q9gPwIGsi2vJ+EesqAho4zVQKnl2MthGVhw9IcZ99cSyJHPl9GHP9v+/O0saW/ISm6JW
MOPOH7U1zgc6wyL5LVEpfiGS4o6pImubMMm0oet+JL7jYMDOwiJE6LC9ovxxQT4J43j9cC3nLKjD
v7o4EMIEkTdUKtZvJmEOQxUC7isGHdSVrWcYwwL7XjtQuy7LBqfA9ngkA1TFhxVBlFir6n7muohe
0wCc35hXov31FcKljIjqf0K13bpy5ev1g5f2fsKizpNFof7kuUSgMMHODidg/Ef1XLt8Icymu4ay
lJeFTOEjlJJlfm7H8GgrDhr3cXBrH6Qvbswg4B2p5yGxOhIO3DWo8rx6t+DB4IXIBy+b2V5Rb5jk
+M4/Y0pOQhcgTDgsXS9sUhV1HWv1MOuX/EA+D10AVavIIgHkKAOuOoSRtc6ZNr5mCJt3n82KuaBD
I55r5ANuZINVA06F7ijVfLyazeW1h/DrLcNDP245M9zu/14a8w5uxPdtg3zzo0PPamOh8q7D7yvK
1505g7gJjxiUkPrd+x0BVrbAzmKr1qZ33b00cLSrBsyqYjDJ1Ryb//E0UMZbxzQBBMuH5VBeAZD1
s8OuNSigmyY0wyalsPzhdngx35BFaQ1/oD19gNdjKyt2JkCtRIqL4Skt23pKr283nov9yoE4IPij
6MBkczwuvqjYiXweoEIZbaM4XADSQlB3M0L7HyNaIwz5LbqpGcI0POsCz2IvUx9jgNQ29Xj1PU3Y
T6lULC+Ym6DaRew8RFwhTAn27e+sEnUDPnwWDJQIpiao+ZT/+y13sR51b+1e9G9rlgqdYvrxiU1K
IHyGUqJC5oAKUEkj4++bqRk1rnUb/Nxsp+sO6IxcJ2O6ES2AWW9MpCB7MTaLlI0KDuRaUJmuIQ2J
pjrsp/+YAMfDteuOp0cW55Ra1sdJ7PrI/LVogtA+teHwbopuc8psWi9IgGxycGJ0Oxft7UkcT3qT
e9jt2mTEfJb/Is12G/bQDcetMjIlWP1W/Xdw/KJmWn65ug/j1WtQr74frmjEBJ7xhL6vlhG3TGZm
gquIeI1NRwT5JRuz98G4ZUizjoMpKUX9I46EFyx2Vw/vb1wfqzwCN+Pi42cYtM3MFPRvHvqB33Ev
YOd2YgHxbkK9QPvPQgUXb3n+V6KxGzFMwRuTVxagQsZO+oknEY1qOKQMbORNJHEslrtVm0pop/Dl
4RubdHh8gZ/Q5vcUgGV0U21zu5O8hH6hzpIQxKAg5Z35JN1JNnyurGeoiVnatwJh+YZpmWkuvMtf
bEsc5zbSWuRtA9HJn44oSRHDSCctsfSfIjxPd3povDz5GJIyM8Hu64w71xTbMik1OGWgMiGSPSPr
bQ1Vc7ati9yfhpCW4m0bjO0M3ocTLuWfxkwE9mUFyS7LkYXpa72etQ+AGQ5tHnoGPIP0RCu8G53j
83AK4yb38Jdhv1JhO/M015dAbBLYnXEswyxtQirz/zc8l2fOaz4F8Dg+ocV+rUYuOlQnbHC66W5j
b3gOgbXS3junn/g3usBLbMb9JkmnENJhre9sjEwafT//dSNKFjQBtWPr0KTpwIopOX/DNYuRMG2o
YD4FnwOXsbdYsa1CDdW7zuctAfbpiJ65Hx3g1e0NSKPSVJhF0VbFKAuNpKC8Hrfy1Du5PFQsc2CU
7A9AQK4fxxkMr3TFej9qiORxqCuX690N65FM2tcU33hUfx8wmo8wGZ8/ccsCgVJrBuWzKiiHcvD7
QGundDmGhQBKCrvdPuKTf7ZHZjlh89RIyk2KAra2uoevacq5f6lU8dashtIf0+Hy8uyvY/56TpI/
wWja916Ni5doFuWGVcOnn7D3FOIpiMNuqU+Z1p6quQo3fb6ef8yjdDpa3X+Zj6sdanUTyVdQ+kuO
SN9/AlW/j1rXYi1pBxv6ja2hX+OyjCIT8y21auas/bmPXY6tS+8MtEW2bXMeppsXVMIwd66O79nJ
K626P1DO6qRK2h0JWYsT2JAMHKpGpdj/qRjatUrQK/UX7D8rkRrWPBT7m3b6klujs/OjEWjOO9pL
Ln/z0mryrDJcFa+MurXeqWzatwHHR62pzM5LYqUplqxpbKG5MCHVxE7xMFdPk8o45cFh645Xlupl
7AFtvTd2Psj8dCsNd1kNfaqzX7faGV1yTFZyjFcjRR0kSFspBcgW4C4V5+UyD+RUf8zJb073CsUJ
pkfwYc63NFvddLWB51Uf04n1vckmqSKdXA8X3eIlAzNGynVxiobGG9MIf8fjBj7M4m8Z09L7GXB7
VXygff7alkqATCeggBRx5gkzTy3rRMhd4n+Uf5fMH3c5u0F9SAU4yqQ8Fkik0X4KfZJr3s69YBmA
I3nm7CK8YznuXQTov1AoZNX64iEk2nOIzm4nld/v+C32q5Je/R/Mdk2WJ++6DxOP7kavGqsRNE6e
heRZm1BXFqSUvhx29cgVE7qpm33bJFizz9i2Bs310VEP3Pl9rKSH/HapyFXyPyzvRlHeKzpqRHX8
bN0T/s4uzA15Hxt19l6eHn6i6LkC3+1F/vF7EaLe5ojf9HJFLKNM0yuFA+VMDwc6462htVehV6SE
oG6HLaVPtPMsrZ/dFqqVi1PQVPfehDj990Ul8YwQ5k0qUYlmCuErh5wS7GRnbb74Cd9ccownCwTH
no8tpoYK0JEPiWViW1hErjtdpgD6OPw82Uq5Bs5yEPnvFc6eHJf/pW+8pPBosHtAXDLUiS2C7/+b
BI2vNGdp6veRkhdPM8fbNHYa6CdlybCsQd6pbXrV38/iFIDvqIv5NGD8eE++2wTQx/89oORxE+dx
UY3hWU0bI1y7sqYA5gB4M43936Xv6/e5LNGLV8Jifw7/KKWujSd1KmhEzXqd4CYU3rcuopEuoAt2
2Lq+OdLSh2J66U+GKFcggJqLo3mKF7T/H51PH2Vyi2G2LKiwnLqzJ4GhLOer56r04qmaMdDii257
c31G16vDI8iF92yN2t9u9XY3rMn8KToetVFKGg1cjjlMWqkZ4nTPnnmcdfWTA7H8+YX/8250QAho
I0kv+fKVSfaRc8Hn5ztMNOnm1d4y5miBR6RUZVf0qgVDyNawWxHxjiNWj0PnXZIff3PSQ1xzxSrq
SZj4TAJMwFkqq/QovvC0A9PLF7/aDdIJzrcx99HInUv65FJs+/IdpR8zopYTb9ygFRmdW6GNtVEQ
cD9Xbcrhbe/N3Pjyl81q07Wlf1s00h12lJSkepeZHj2ohVNlhbra5GgI3Y8FJGZiZGvuqZs6jMmA
SjGtQY/HC12KWB32D0yPmsaypT0ezAWk24mc3gC+FwFQVdu4TUjtk+gO0jLqZUdtQ6ZIvt6VqbPh
XR8asDgMSwtDMihJ8DJHFpwPBQtAnJIAKorjsZGACudk/ERdWbPJXUPiMoj5ksdXFXGsWXbZm0QS
ApJZWScfdxiYYpMPVvnM0yg1A/1ACrl1HgEGtJE1NASR+FVf35lz7HSfptUhrmHJk9KubWYhp9qa
EGLcKlScapPs/7PaLb7qCrSOS66bIHtELdKCPiSr7NYNMySlK+8U5thwcfi39WI5/NNjlcGvZYh+
Rs0twZt91rRDBdRFg6LxENr3skXilmgp0vDqUlo5FBluTPzQCac/Dyn5EKDje/hyDMx1WIB77TbX
MR/t5Yr/xWNyvLad4gPMVApclqF0Z7dUHZrHYAKgxPVNy1ZUzXEwksEw/HTXHp/sRhlvwLcorZiu
3a7+/tahlzeoHcKRjysBw7YIRJUQlAH+t2h3CoPDCtzOfz7p9yXmbDf1YZ2Vu5WiaEsfT3FICv3v
Te7APd/WddnNcKBOJNEvkw19apBNe/e3KXMEUlbmwhQ1/Z/vH+rOh7knSm+wdBQDKdrr4bOGmeKW
KGvN9H+4lwD9RGMI8vBZN3vSeLbU7asa1FIO1BaJWN4auY9y6ONym6o+T0OdpxwafcniNbYkR3UO
lmJp+ZQaKRZFi9N0Ml6UwL+nDxJhj8440AAiv4k2PLlKH8bpyz81ysoow5eQR+QUbHb2KJhy+9D8
cnsxOqNaMTqwORKVjAqWQ1mSunaz4HG1tDs2EWvHricpy3rpn2NjrE8WGpjS0aZTU9hZUSO1wuF2
BSLaGLs+IC1WzdbYaJ1yWj5XmBpHzLTA49kXXI0WgiKpO7kznybGXNoEnceHM49aTtxtYfyhcTR4
WDarPY4owfUznxbYwNnTvKq0+/8QKFD+UvMfHlm9FYM7Yx1o58P8BXCyqYykrcmodVp4fZG9LLHP
FOMXfIXM529+yw1sgtxfkqS1HdCSH615I3oK4gOMcTUkDAVvPWfm8jHaNAhGctBVr4jf4hda8EKc
44aM8zkoetQPKAR4iC05ZCASC0VFAcf3AwPS3cdDXYfeuECW5qGouzCyTr6jT2K1nb+G40sOUHV3
2L/oA62AqHpln8jL/obnlbHifGj3pntCQqHLB7Ky7W5vyOKJEft+MQaB2i9cavE4xoTCW5jebzgD
BPbgdQkHIWxZbWLxYAilRzZQldUpnwhDktPOqbS8cB2Frv4FlnMUjZxGjeWFqUUfqx3kG4BBQenU
r67+dUQUhFqF7BM/GjDFczgkYjvnN0AELmbjSgU3r+W+B9aiTTxRKLuHQspvulCg3qlXxYhTGADZ
3SOealK0hgnVVuJ9hhDXqyRBom9EmsB/m/QMVMs3YU/uNGUC7+0IGnQq76mktHovxGBONnMCxgkG
38XGgAc5uR5+F2S7YxrTBzVJg9Z86gyanm/7ZtpVwcFA9/6997Q5q5taoCQ7Mnm3NcYee5ifX2y9
99ZLXDpdrpt5uINHiR0mNAIt3FJQ8dl16HcaxlMbNe/Eu/z+F0DI/KcM9plpoum9hX9/XDx6GTfE
nqmPJqp/nbMl8Scyb271tFy0qDk/I31jt21t7evR6fsglhKajkVXAs/LiZ+bWV+mK0/YNI+t2tpa
AOzGbYHaIsPobvQgssk80Aj9oW0QTGX7u4qRgeCLxJ0cABmv1tjsFsRoAxoajYpo+9cA7ORkPI3z
dRu4/qBAtdm16RaGqsMG3LEAqiAiNko8ohDYCilhBqlj3lCS82jSymugI8LdtQFcKUPYKg62JPRO
Z/kr7oarBnvwED1EGAT8dbr4s2hRFOp3XaA75+mZw7+EyKyk2q0GIOR+7ihnG97Cqn0712QBCwno
pb12mEa7Oq+KzqJzWwbDpMQZ9ZPVBaDSWKjdkE25n+uJfxVfXP53Hjymv3C7CK1sKf7DDa9zX5wC
2PqM+3E4pfH8NT6mdRHtnpFkifBSyZ6wwy7Bwc+qRfcHXvo9JaAih9kwoic9+eDUZxcx1vLDdWhS
6iUoO89npQkTblm59C1pMHoPx90IzKOoAb8nxNf5ZG7rJ0T0NGgIcLTFuZaJi9E1ymClVn8W9V1X
hDtW9fB9ei4ZYClipQJVl7oDZZVmgDSXQ4IE6NNBiyT/EqLVFzWGRIPnqQGUtu98FN1LjrQ6bpEh
g2xnuus9hASDHTqvh4A2ZlPFg77gAedLZ5t1W300A1+/qDR4e/krOgLjYnE+jDAK4uxnsGbwumK1
/PLPm/m17r6LhLNfRgqAnykpZcnGOrB9IM7SGbcnIsPFQIyWBvjmNArzYeK3NxkSLEE9duqOAGXq
0sbbn/bE+o7M/LCZXz8qoBHTZ0l2cMFOjkdLuKJbYt1zDh+do3OPX/V/KhIrqNQQuiTjCxs5jZgI
66209Qm5bhNDB0hQP1w0x+95Pt4EEb848avD428zq2XTw1wmXCXbPLB/q0gXwdl1tJVCxbUiI5mM
GGLROhZl55ti4jyjXQwOu7R0ht0gEf2XZmCmu7TicQpJS+ompFVoNn2YL/KXtFp/+C3pdVzBsDAB
Jfz1lhhOVNanVN47NqZ4KvM6EFCxbD/zQ8kFxVlztVc69Q+fTodmcqj3kbH0WUqFxO2BgTXhAE16
Ksv0PzFvF8uEzN6szLzUol7MC9XuJ0CXzdkX7YFT+0hAi8ZUpxL4Q1M1GagvJW7W+L95E7/cvTrL
M6gmYY+hkw3/Q3s/jbAAx7J8qMiuaAk1LgXYKDDMI4BY4aRu51LvyTbLvuAF5aN8yMFWV1LjaR/4
hqHzrTxVh3eX5gQvIxNL4g63Z+C3Wf9t0CgTfI93WC4w1CBdO9gylrr12NOAgfZTGWlFYdmaKuHT
Us+tCg+Dp+th5I0RwlSwmzN8WeA2Kekz0VwMQai+3tSsxQ4dOpygH2mFyAeerLwCv6avjglBMQmb
FnxzpUNJ13TIdBKebqNRpuOWH4fhdaLqd2vQsfKxtC139oT6MA1rpNgjxscwY++qpAEnIUukPBH3
lvh3Luu/Kj0VQwdPaV8uZpHhp655cPHvk+xNxA1+BBvoEDapZhCV11XyJL0jhn6QvktZJtyAjuKo
029U8gc+Zujgford8OUfxYlWmT5hi+jwhQByBLuGZR/jH/e8dbTGGAH6S8JFOiupRF1irHR91DUx
OW6ciYgydGetki3+f2LVB1kkwuWUoWGicBW3+AUPyjvS0jbjxivJqLpntX0Y5br4pd3QAUu3ybic
l+/eFda1QQqj8hMQrQbcRdc8lsUODWAPKRxNlsuiFw4JMqo6si8dAbeyr51AvgP1r7J/B7tAQVvc
iBx9jkzs+TR+9E7qkRHHu1eGgE4agPh2TVFuRd7JW+Y9ypuFa5KEAxJGLyz+U+eShNiZdZ14iqAU
Mhm39OVdYXHI2E4Vw+Xhsqbx9vyl5yfyG4apixv0hEGEuezddN7BQqZyadsoTDn1X9864Swb250C
XJMbXN7/Pekk4Sj+RgLLzW9RrQHlmLyUhc1WRXY4RFyG+00e+zD3ewW/QvHbHzyKCcOVrxFkW64A
nqBMqpGJ49pTEFh46DFiyzofdkH85Jv1GcSnu6DLFnTh92TfhP79bTZy4Z1WvVzlPP/DFKqAUNT9
PLhGi9sBUHytyWdRKQ9C82Mq0DvZ+JfLvVVST9dQbAmAwISoy7N5BWQaSPPWljtnY2p+G5UGIjQY
jhTRz7jCsWEX9bzqPmTIGE3yfLKwquLIyqBebAR7l2ZC/3tM+sGFlzQf18d4vd4XDIVXTcMbWs0h
TW+NnQrOL80KZ4EkiE8sxhrYHgLIp+eIHeI0UsAP2nJI48arH11YSWqOo1vYGZvA41wQbJIH2K/n
B8qj1ZmG2mT50MBcJ09begk3lxXXy9akJUhooK0pulGhcipqv/zt9SpANS5+XpHJdzcZx6/M6LlP
E0aBO2yOBNQ6p9OqXSsetcnWMtnp5wBeTOHhbAgxlzGvDvvuWZQEs3rocsx//9HFDQV/zDXKtkiN
+rusViv1HW2QXzTluEBsJIJw278ihRpOEK84IVZ6x9ViT3vAS7slZGu+/LD4rfSzvIMbw6LZ04UI
63FhM2VyOs22G813BTJTwYCLN+gaNpOJIMMqXXsUV/higuUAHYRRpJGg2QPQ2Y+UZuEjuI16qI9U
w0qHZkTTWoPWdENEnDyIROeDHhpAmTMMCbdNT5pJd6RdEQl03nk+eX2byvwD8LXhMifveYgKgrE1
y1dEEcnPrMehTimAdb72kPqjnDxJvvlb0/v6rOV0dpDKv7JHUORTszuzpd+63Ggg5Ie1IQf76nUL
26McJVOR4Ysjzpe0fTszHPyd8U1k4sGgfIfRZwbHP1KU/13s5rIT78Z//+6ym5yZTwMczgt+yb5b
51UPjBQaag0dBISMlaovfDriZ5/Df1q12qlf0qc8FOlnBQCE1K08R9xBc680ROo7yMDYUTEnzCbp
Qmbxuln4I+++kP59oLNbBi6eE6E0q+FMO4c5IqPF6OB7Cql2tXlMbUjRnGp4oqIe2ssPo3sNC2Xq
dFOrpzBLYGiCHLtMgchPZlKWd+CKIlBmwVXuz8X+i3bFP4yq8qpRn8WcnXEYMUFl6JcjKEcGm8YI
MmF+06lru5cceyJxa9mxYdRRZ1n3JaPhBhWPEMi5KNRaYdvXiOZbKBbx542gr5o1f8kHAP2Vp4Su
M9a3aW0m0xmxwL7fcLUUB9oUy4Kb0I84eVPG3dR5gtVWJMCIBJZTh0Db5LyXHtYERoy3yoxsB74I
XdYc4wYvcsn8OyxTN5PcbOPE0VSS39ywdIrlknvIOecIl5LUp4gxIxpKC/y/y1fO8+tkjSbULolx
5u7nR4E+WflKBsQ9hY2/gRARo5/V3zNeNU1lZw7wZv0pqFoE2fTvTCNtlo8W0s9y10/Qb6B5C4mx
8KAq/YBMuXtBjEqpvnxajTOT6n54NfMTaD3yRDV/QIDLA/mNFAGc2AimVVIcx3MpkmZDjiwQLf9O
8JvCeMapK51ThfardgOr4tYd2fCDwWE4lI+VJlKybh96xbTHWplNp+BFVTrG7SkUjS5eAqEzec5o
IBQvi2xDEsvKO7VQMfCO6F7M0TX3SwdERp1QZ48rBJLo9yD+Y+/GpPPjGEd7QlvOuf7oRdn1P/yU
EdT8DkmNayIH/xIlSlIKyFhG++PDqEJM4lba+z2V4LP/x0XnvK90ID97hwlXi29qgPIkuifdaxE4
myJwGNSVOkRGzXN3Vv1U/xrAjmN2ij6A5v/d8E6nOnBw+0aWEXf7eVVEX2NQyHNfQped8CedGqwW
beQ/DE8NL0PrXR7l6lbh3Adf/e5PhwFcXkIISXNnmRBUXLKDckan69vVS4FCXVnLOiCeBQLsaio4
UziGe3ps+xqDq19Ybk2vYjHEDjvOzTYj1oxovZMTR5aJ3zZr6smDyOVII1DmNMauQGzGwTPUOmYk
Zn9mYbj6ZwHVESNR0s4VbVv3LuAsIDJyRkDebN5CccE4w9ZyLuEIcuUEdoUjPKzbp14zAJPBv8oD
TgmksV7WI8vwlo56Bg4SVqoWfZhkgRKG+U8O6aBHz1Gkr+zXvMzHmEBE60Q0K0d3MuC3IweUwv2J
/vBIK+GfHUs3twJSm1mLruNW/vQP8glttM7sWn4WMz9HBXZCM9DkZUqmwWykJpSXEsaA9WN5ruGZ
haFez2yANy8nlfvnpBynWwXSuHiITjsbiLOzVtTUh1O//4imL925Utroq1UvfjMdmTOsCp2BjIVZ
J9l2WR07Mri5RhsARBrFkJkO252JRw7K+kGrW6lXrKRzRTjUMWjYyyNInrC5a5cY8+/cv9S1fylP
G7W1vhtH97SwS4+ZI8orhnH4hNW1DcuIjXOVHbwti1fNRmW3Wv8lml/4cx6Wf0Cw8GnYYzQH+ZR6
YisQuJvZt4kUnggXMNWvsj6bdj0d/Gmob719Dt4bCF8q94jiKQRxE/jmC41HHQ/z47Mbt6wCGgLp
5sXSsOHYJ5RIoSKR4R3EY2z+nuQkZR+4ScxQACP3Wh080QsdB6B1q+U2maS4/w+LqqrDvofsS7pc
YF/Hmu1Iu6s4Omd4WwTmg8wOF35q/zsvYKnx4WRK+z6+5TuzTuDY2u8aMhBpdXCNa3jSeXr/YUm7
ai7oHoDrKJyk4RvEl1cfmN/9c6YnwgHuOurXruhjU9STfKMnZit7ZVz3LVEuPMWLSedOdlMlSOb1
9Et8eP5FnxxivgvJA1PFXauKvCZed4z4Eyt5512xLZ+QSQXHbEiwclLMfHPNpliaI9MceGE08ygd
bQm/k2CcXoAPKuLD9mLSNQN7i/hDgaDUsE9nUZzCcbaUUsFMAzD6dmQbG3x6yYCp48363UK2Yk3X
+B5L6bUu3YFpr6VPXF+/Tn3tT+nN3/XXmeOCQLjaBZ60a5DWBcnCSKxA8EA1q2wTXdM5YB5Ps5QF
6uWdt02RuS5Q81gQ5oCgPb8O9M07cdwkyUenPcWytT/eDuNH5jUoaaBtlgJ3VC0wdOpi4GXDj6bS
HoH9Jxd+qu2PReuiRPmvdkRsLYxoAVXOKEJV9Vs5NS1TFL33DtXNzispINfQ6onFaH0h8wi2XYNG
+teWeTnMHSu6xluV/snvv1DRyp133lHsXMjKpntkgIHtQ+zkcpO4RoAbd0Ps/jzHXuQETa24JYzR
gjfByv6eBGAqXRUIQbKZzFVRp10hzuor8U7gaHzkVMnNgHpzqSvc0HYqeI2YPAyWyg==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
R+TTV2BAhe9Ek8IveLCAIK+vyB2qa4TorazWyGCbrxCKkVhTBvAD6RqPeP/JqtRuh2zDPzraR9rT
gUyNSWD83A==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
XM2mYTm+gCT0AhW4S5p7IlzH34WHm/fa2tLSENK5xQp44huwLBqk+dBcYbe4GM+6wqA3pzoUNE9T
SluI3P6DpsOt14ispiaJSciB+VdlU+Q0e63sKyfq++TGO3CTW5OhLIxojUbYrTbdY4WbGkk4yG0Y
qGwauBBx1uBueCA2GC4=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
M9U+BjMD5E96pT2zTDB1OSiHn8IS+G+aDNa3MIF/jeClLSPAOJwufjuzRcyAtwx0354Pb7AaFOwR
6CcoWPQM1dcUC6avyG/0PRrtZP/KpXS3/9PiWsaFHPYVLfqBMCUDoraXwfpfMxmOy8hD0iI6TtWc
j1xJUXVsbv+kqOeTUloYmwdRx/8cs46FvZfnFpiZXMFMsTsT9zvmCyNxiZefgFKT064BWsCkg2fa
W2IXperFJQzpE9mXVwGSjl6xDUp55esPyEPcDI4xy0T+q2KtBQj2Qn2DJRZ8DKAvjXNQmo/tbweh
l+RGgbFge035kxDZ/t5pFweR/SYowAMdG2yOwA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
absLoVdCG0/WeiZ9M4NtAUjz+XnLze4vahkoVw40DL65GHoB/ikdBh+LyLQ7V3LckxaJp7Ihe1ow
2yXZZfuygvynBc+n/CI1EDwjo64cUTgVLg6gqySahs3D5Xkp8kFBBxARQmdoErJqqhefej6SXrxx
13OxNfq4vRGx7YG4l2M61gUhVtUX9poQdq5dxitmrLXD1kpdnUsj/YIpVBaLv/TBn9G44WiyRNIK
ojx9q2JyYKiWBfcBh+fpJV9PudrBUPMu8kvWsRizFr+r8Ya09D3o9iJUZ6FWOBiFsidvZNgmp1u/
nv56cp+qpaTesLtwmKiZbrhQtq6YXQvzPpDQXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
t2oJ825g01R4DfbjT3g+VDPmL9PAyVC2t8Ozl94Xb2xucD77bNiPcvutyZFkA0lqWfRMp8Z3kkTE
OOo/FpGS3c1SP04/jMKLZD9E7DL6iVBRfxa3itPHxsSD0RAP4yPHw3yCiIsmB0q25x8+so3h/QOv
DKZh98m5ku9UnG+pY6c=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
koDeaCPE+GNu9rMKu+nnX8UvNKbOa7mKCRwRUXCmZNo0yL7JuxnKQiStr89+6Ws9bOIbY8P6XKLC
WoSokcQl2MIZuh7gUJ+LQSPTB9HIkHPuGGPibAaiYY3e/6TBvv0+QG5gTvuf18Nz0UQyxRzNBFY7
2e0fNw+zoh4XJubbVaqqBBqTNyIM/naqx2G+DBhvJF/RlcpsJUe2eVt+uttis5ukRD1ndenp7rvA
+Ub6MDtoxunfFJsXEQ8QZkuZiT5XfcmJdkquGywSafJqKksYNJZpGleQnak/ePqKq8cYIbfpqOo1
MlqTFX2khe/WU/cqsW+5jXmRAgWueTOvg5hW2A==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
wZaMVki09KtetQFaQKbOEpc8bkgxHSc8zyuzh+dwZ44uN2hbx3K7ITnC8dDkn3EMZGwk7C0u4eBt
eru14n5jQ1LfuUg4cKuwRNAgFxc7GaymqPYSRK9OQZHWZ+w6Alh4X9YWb6UVcsv4sCJA8YT9QeZ2
8PJYA3L+OY2t8Dcx3JcdLeVgMWDrP/zfpXyfMdPpwgBSSCqJHFsYdlG06onoQq2DDJ/SpC0W2oHU
JJAOTss7Cf3giWx2XTrorU5k4KbClTaEv4QAsogatkMf+oa9OfJQg5b7OUNbNqSzTV2IvRXtKIBC
N3mFkAtau93JXZzbow8bF+Y708RmUyIR5AX9og==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
gidhQdKtgCKZpycO58SKONz/x64JxoYiDvm7CY7FhAgR8N3zqVR49qh/d9ImLGjAjXhz9ISSvhiE
1TpzIsqbVIoSEHhHCsw8fW3eNfjSKG9+5c0qMghoZBwnf9txWcso6wczPV8wSYfFgOnId+/H4w2u
MtSdrp2j2HeGCN7hmduXDeRIcLF+ekxNNZVk0wscD3yxYdFDWscebLgM1N+Cx8uwWvloVVe1fNSl
IBecuxue/tBnCdqw10D1fC8gGorhdNUhO2bTYqZL/+voIIAXkux7Z0BGx6B2uSJYuZ0j2LS23yyk
r0QDrL3YOpbEPBbFhTy9LQz59rkITBRhVeBqVg==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Lv7TtlI9EkMH+4ifu40NSGcF5VLP+fQr0uBXzvHjgpvggoEPEBlbTyXFtewlIbLNuHO4GjqSxFa3
oGjcKGgjJ4JKEHh9NZ/42sDCCnN1TS1zrfhPhpg3aJ3aGsOq5GxB6oAuNGvsTC7HgKk9lvgZfAiC
9ubfhd8fCUCrbS2jYuGLkpNxtwRxEbxLfMa6l2yusSJt8g6sfH0aGGBJWZjKnUZ1SyA1DmzZW3ox
o1AE17uwesEX5+JGPaqlsN+jLpbHhpv24GF4NS806LjJrXOO9qXbZScc78Z/R2xMBhLYAC0AHR8o
o8hlz9kYq3NSGSCdEMOcxNjVxDMYBrdZ+Lc+ag==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PhU+kElYxeQLTVJYnnUP8nZ/sjlOsgyQ3BWbm1CQJHpXUJ6CCAE3phYJh1XbhpcMNI4mSEAH88x9
rds72zdpo8S4cykkh0/VTLzY96tSfi32xsdb4WaTU9oyyyDEqw5Zbag8UnHtMHB+LDLmOcYUBdLY
5DHiwAbmWXxCWeVI++20xTDZaygbLYNA/12ck75exDihzDd59jFQik+R2GGXmVpe0/5pBOEM0exP
xf6uZIv2ydZo235/z5aO9LfBPBLp3Otw0CnB42x8YCnRJCScI3fxusRfexgIY+loDWTtr9Y6HtoJ
/2sBCcBYTVuYKcz1kYFmB0UHateD6pyXdkACVw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ub0VD9WAytVpKY8fd5FtDh7/vZLsMRPCnOVWA4SUay+Q5ifEeV5BMW4tWjpOUSYOfbFrLu8KS1XU
5XaIEAoGj6L5oKlAjqD9Ri9Cpx2s5hCQigSOThhWarPh/7EwgLPSljP4McXQDvWk6UgneutifGmb
Jt7UzCg7BO49JZMCtVrDzbXISGwHJCY2InUccWXXHHvQ2m6Qf43rD6oyUne05pSYDQJ7HPSAi0N6
Bmw5Z5N0k/7uJJiPi8NGZ4zbdVKF9B3LXkD3pFRCAJoh9lyd1BOXgS6Y30vMOQRVwSptjRZJr2sL
wD4WEBR/71NanBBbMJGN+j7iMC28Zn5S7teAtQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 124720)
`pragma protect data_block
rH7Ee42naPlAs1eD+Z2yaA77QAbq4iVIuyC+V9/lmnM5pGSce/ZyX2OgXECnubbXQzuDic77jD/F
MPiJhCkh4chkdABgo13QHteO0gaUl/m2mr/RzZ4pR9sArrcD/cC1/fIZvG7gLqnKh2unttQmjSSL
L4uR5dIII8vd6gRCIZRY6edD/E4f4HGFx+6Vx9mFA63ldoYf5ekiOzcnjMcSUikvSpZd7qSj8VrX
UoA/HJSaFkCOACEoiZQUpAeWK/C/mCX6+P5ttGH/eaK3sRZV+iy5owIMzEsBpo+YwA39J8Zf5J3I
BxynwnozzOR7N92j5Ukk38lQY10qzbjZRycZVZrAAjRYfgexIQXx2nQwU7AvqPo0zaeKQgFkqooo
SB99BLh7MYkuXoyyYD9yZsZHX+MRgnhih50Ey8NQ8Q/lkXX7qENnFQHL5VqEY/OLRbtoQPKMBWi0
EIfR37muPYqM3HjnmxDi5+JELrtGy8MamogZT0xafnPXkRD88CqeYhpypc9sWNvY8+q4FpK5IDMy
DQIbjCcjbzY+Pq+CcWEFVtfLoAh0BR+BsVybr58tANuPkU9hZ1PdvkvePx7feiuF1HDmUqIPJ21v
SU2SUQm7BQ1qCVyuNP/0CzIfl9A9VcxQoz2RXhLh2Zc9DcM/xGvwT7M8RkUGkCKCo5IydHITu8Ei
k6K8Juvq/uvMQGBQORTl0UvCl8+YOssKA5aqd9CALnx3HJHHw9NM78I9x+XmSwpLUPxUv+n6RtJy
zgVfVKzd77dlsy55RYHEOrHrPeCYictaX4wv5Vmclox4WNFC+hh3rsISKPjW5xfbXgACD0WKmxN5
J9e/lmSxDU3mqHW1DGXgNsKnqllaDigpmwG2PMyHz8qBaAHjXTQzAGskjGVLhBkYvOehBpHtLuMY
7j2lXBLrqpR13pfF1D/tDdL6opVvhlGyQLaSFQioOiKPWEw0EWyEETvfymfOfk6zwjKZzOfn8Tv2
OFiU/iUwpuuMYebyqH4GXAEf+nkJfmTp5PBYTH2guRStIOY7m04KALeZ/4olkFdJhRV/9AsSA4tR
MzmcUw+zWyE6H91ynj6HaXnsiylwZzR0Saigm+u1CYUbXUfqkz/QPyLLAZFCf+7qnY3mzmYTs94q
/nwD95LgXWm7XkpSQG7FAo2nLj02enYv/Le0/WBGbjTvM9zyBxhSAnNv1wL/MSxombh1klVIaR6G
n6SupqDK0Im5Pv/F5MY54ySza85Tg5xufHcT1ym8eLIRsAGx60i+/2HPiG2PqQXfVQTe/a/8YCbD
7JMXiikoL0SeryR39EU37xnS/qRVxl4aBBvku9Hj/qyumJoKrDelcATwlCn0hxSKYLrwOhABFKKN
AZwq0ihmWBuT2XYLA7OGPh4kjTkpuKYnJpCyrLM3syWHdHAGv1SOs68OdkDSI3nLdVRCBrDIaQ0H
2HYsQfSfpyfZCATfKaeSxcHjaDBzFX8l9nEM0gDOiWLVN+VgyinydrRMdbYiAZCXDq9dzt5SS8jW
/j2rgPlzQKqcFCiPGwbbtScn74i0YHHHIQ7TGBoc+JhqDQzSeECNkwqW62+Vem8hZPkYmXmA4OmQ
hXgrxTTDAcK2f3uyNgba/f8rzWjvXTUu2isgdL7GqBVv4J8o6MAkqr0bb/gHSTkZ19FpGVEvioAr
TzixU6//1GhVF7aYtQUQw7STOUa6lMf5i8NPrjd4L5Q+T13kc5V/Qeoj+gogZjxRslbkm35VmPp9
uD+Yj74uaAxUWGS8eqrT2vMfk9Fb4aDLkBgHC7WNcgjMXiQGxyNDZfbF6vM1F21TTTsnXgPPhMwl
uzZ2S3h65FdJcBI4ALi60xBjmM7axH+BV/eqnuJQt/EsXkG5EZTDDqvCwaNPdld6mBfVtZYCIFxd
6uXpYByPFsX9mrKUzuUA8s+QZzJnP/IrXSMNsbywASrGFvytkm2btK9SgnfCj06bXfLNhhjEoeEF
13BtTtQ7Azz/lwuwNj0XFwPZytzPfB9dHsLvADGDGps9b5NJS9nLQRE+qt8dL4ETARXzmhic33FR
LZjBG+AUgkwl0dnPk9YXyt2DY5BzRDgYO1/QekFDbCN5nKy3W57NA1Swg6ppR2mmnEvlpnv+pzUR
f36qBnRpDNiu/h+JGO1U0CsCWvFm1w3xQ2KwwLlMIcBybuNbw0GGtrNiO5RQ5DUfueXdTcnML6+7
u5EiiaOrb3YyFn6GCjXRYozhiZ66+jf6djO6obn9Ue9Pwv+urZPIARI3AhXje66ImI3y6DjyKMQZ
RNzi59N4AhtsbaMytlLtkgX4MOuYNk5+ZoO+PAdxgdb0Hkj8x4P0brDSDslLy6anGRwxqFmNWLns
XvoYwAaQdOksu7jEmVO1JqnzOOV4hOxkpg5YKhE9bTIrbdOlBGqs/5d+R1EoxUeEbh2IfQrQSt4l
gICVtATYm7lu6hvjrPZfjysm25rW1Jw9bGafmHWkjE3bErtDy6Zdoazl/dudRAys5wL5NfReCjQI
2BNepFVEZ1IKrIxgIDlCsxF6F72YPBErvFBbwVyWsaVPG7Jn7tnf2Za7o6z1ab8+B4kgPFjUn29o
5YhKfWurCJHpe37WSxY7u+Xt6o5goXrtZ/2k2unMuBjTEgSaRRAK/zXCHe24MTu5UmUT5ju5yWBl
oLt9R83NWqntMw5y+iTbZA2VnHU7FReMlvwbeebqYxz2ApbTFTbPBzhvFb0mNZo2M9TObLR7nwqk
bEsXXzYRokhPRKDKeJf0i7ghbkW5VTCuLyJlW2ZW1qyVPglTlSwTEf/MGJYfn8vyT5+ttaKmYdH3
snKXqQP7mtAo5N61l6cn9dYIAeigImo+Z1ieRZLysffw+EpHwoG4sEjCIxocDpKVVeTQgrwoOMqp
Tto4f4rAMOU/D20Obgqo15NDpYmd475yFwzthAdgQTI/BVxog9+WrCOsQHhdnaWOT1oCTiMKdvQr
+xzRmyxGyueFG7LytEGdI5rQPzvEjWi6c4Xwutevv/VCXcZerF1Z3buI+S9eC2st8MWcXicSZGQF
8FOw65QxMW1yHqUzIagQBTKtk31k4vizr8kng0+jBJn6ACeY+9+hEoE5OCIQtDKBMvpgczgisb7K
6oa08nvAAJcnkQuhELXDoQuRhYbjxTYMlXL0GIur1tlpf73+Ro8inzHrAbwF9LrZAml6+BgY+tHR
zmsSajbeffQ1HAsUZ6AXY3NxG/BPrSerg93EeKH0n2B1cIT900/CZqVppJ4hr1HXw6XUkSfqr1WT
+s+UXBEtLHvGgEn1hgTqPce0hsMbfp89fncFpjwhy8g9Zrho+KwKrk4VhDF/S8WOkbEHHv9W9Nt2
Eh5PjgFn57My8IR5cGnd+QQ/K7hrq93ImTpXHLivygxsDT86aMIdppH0hz/yHY1eY8DVeR1quu5O
DvW6YHnSEmENhKNrMBwUoWoeWDE4RQWcEadAzHoT3HCbXwOLF7eNJbClEfcGUhSZE4/vM0F1JtPn
BuixZU3Q4LfhesFYm4IzH2AQ/cKN7DCBkhiDqceINkut3FGhXP01FCHaXioZd94u14NssOA6zzVZ
dSOns9nFeT7/2qChi1PM192tXK2q9C0plOX5z5Dqb9ur0He9Q56mL3yW+TXXXrLYQ99EyBKjxmEd
Zw3rnrh/vi0wYOMLTti+BeDrmz31hfITug79MXzjJDSQys9rlgMaF6B3xgl8gWZtgdh7u/3Dpc2a
xHGrz9QLTII64GkRn7BAsm2LLa2lyRBvss83NE6itM6TPNmauCZRKIbZ++1ecNxbkiU7Q7ycfvxF
MOjN+4w7g0kl7eSQR/u9gxEGpV174R8S+c8dssAf9kGKciF9XKlwKNySQMbQZIVdNDHMTAXUpK7c
E7hDpNC05RI6dXIJPQEE2kmBEd3pdWmMDyRYtO+f9KKKQq+lXZQr/xGsFYamH5a18ymap4B/Eqhd
5CH6G4AxF/LzzO2gfhEphvTudRF10Q0Yq+5qDfj1r8CTm+u+cNopEwKXYQGyAkSbhW3LTXWibci5
Mpjt9HDbLKq3qLifqNeAcI3tePnAq9s6DResEmkb1ILcL1MXXiSx7TMIKY0ZIsf/mbS8giicEInL
acMf3//VBE7EmGnbhINzVeU8ZLWw5FfPiiPY4KKEeXdu7ZNL/Y6k34/MsXA6CpOL8LlkTHsjSSPx
Lm4y43ssnQOXcCN+KQjELpn3jyn7FifmQ/YVi9ulAT36VD4XN57kEKPuaYxRNuH/gSqxHB7j+eq1
bo50yEXAWnL6CE5XakH47zvRWV6bQny0x1nO4SqBRkm83ld8KJ0orixIFRUoxgsPpc0zZhPoHVwm
usSyZPFJhDW01V8lFnONxaF7xMVo8KT1XuHwOVKhYLg/NRR34xi1mFy/TJNKcu+UJeJYZe4/adeq
6flqJfOewHf43d+3839CgDHFTbBaI6Rt+6PoUTZgPomywi36r09+RuT6e/Gq9ljSUKeytwBnY5Jn
dkoGTuQYF32DpivzqqY9fVvmphiOa9fRB7u3y642YQ6MUvqH0s6VQLglYFfxhoPJRTNhG6zHW8wM
PBjGQAPZibqyNed72eUSuZZPYqpxeoXA1Ea9tpiaHq4TVq0RsBvhcvOOgcsOgLdnQOXsiGOVz1Ch
GRKzlc7SPLvzgj5xxuL8T3U50EOH8AsFXnQqkEoiiA72Kr8lWghPnArESsoSKpYQL1SkSqe4r4M9
ALxm2z0BL50Qtynlg5WZSNaq1prSZQJgLW52PaItB1msY72R5zJbBuOwjD3oNDpraIf5HTKxbHor
WDMrMYm+kGWfehH3gHYRZfhoRxrNT0QLHm7F3SimgEONAE5wqWQBM+hrQtv8CjAQXaCc1w+cQRwj
17Zfp9rQry9WLpQ/bCz9C6Uf8rBIT3M/qeJpksYVtIAqZtnB/EoeegImUnHpRutbCd//piagi09J
9HuzELr5V48tMbnoA/UjFlPDJtpM27AXWwsdYJVZe5KsueAayWSaxqha/TTAmxHcw/sQuQEix2zv
LAzYKyA8WqNyw7KTomDIUUPjsX1cdv9g/UuN3MXa8JT3yhj8/lN72bmQwkRUTPZMnPjWzt4k+lkm
IcodRnZBZiZivSSeBi5JtBa/EYZ3kjqz1p7ZJV0KrjP7t6sOBkKGO4QeKkTGd4NUdWqB+qTgPhAh
4LlUvg1jmuz5IvlRVgnO3sqlHtb5nocsnmu0UiTMLrn1wpNmCXKqGFXmaUIK+ZR0OqLNGhLxHI2Z
0FFDWtFfdkLUQU7yVw7JibwJi9qtyW0peJE89Y4eV2/y0C75Wo3s7SrR5SO7VyFrTYH0s12BY3wE
VUnj+P2HhVijJ/q1B0mtGFECP4U+f8+I1DJ43cF5Og8BrZi8yUFg0aN/DxpXLTkihwxpQxxwq2EU
QGXDbIEcl8au36hOK+pP+H+O/tKfB6X7OD8gBzwoqm9S2KPr+U8kSDVxpFkoo4hTFdUiPYiSNUik
07mr61pRashAjXztd9BPg50ug4YsQuS2U3fq72Ap9OCQY8ku3y0OuG/n9XUW5EHcqyofYJ0QBLri
nIdXp2Mfjs5J0/RSDYZ7bMs4luv3Kts92H5VXfR7IiSvn/QRkMQ9D9XlYAnoTmgbOdH8o3l04XzK
PV2uSt200pSOpb7NPMHihUXHaBYTe+DVQKLGFnt4WZQ60qLmmADe1hlGpZ8XshGYOMxArKNfNOGl
g4gxVvkXht79C5wk1IHh229C5+iAiRW0KrT6g3F4m62O96A5AzMhhWKtxIzNpeg7z4leAynTlCI9
INQu1JUeNCS6s6wNtDICjws1WGW9rljS1mZE3T7Ts3K83Mp7rkwbK8JLR81DRvh6y43cTP6RNhgE
ZP1Nx+yMpmPVvwvo/23p1etzqYHaKnHf+0pvOwKxXjnUG76M8hHAYJJ3quVVitNCnKxt9CTxNpQe
XA5z8CqkqNtaCb/HcLJOKuxc4nZdlJ66CIragckFvN/R10c12oUS7SB44ojv7BYv9bHW1h2FxjZm
6XSaaEd/BAny0Tf2Z2Jo2+K1IJG0EkbFO3gNaIwjEe9z7HYHMTdxdpZEhf9rt4S/5Kh92JvM08hv
wsWSnI6qehcSrErOBR/9yATJRVEoE376LxuKsZH6wiMghODVUOegQdvcsLAixs3pNz9WdH6hnq3I
BV7QhbVqhMeVTUjv1O+J1HvTXf48IiuHSBCVW4LRvZn6rLKeUulOEifEpMOYzHqWbS9Tb+KJ8fMx
+XQCZhsHhI5B7N1o1XQKcUdh46bV3BActn4+KqZDiKNRL9daLvTj/GEkrt6kdrfjiCWOMZlVelZj
BCm0gRAByWbcVCDwdItS16W8qEBa51zvlitcN8sCJqvYtAh9hMd5ua+GW4xZqvuIdtpQlOOHcRDE
Q7NCHNC0+RUtJgIKc2KC9Hulc/FWyIPGdDtAuAmQqG8nYJlsbJft9t7RcdU2kC2N6SfkuZuVKUkE
tAleJWPwwLsAhj8y6s/fAowkdITlAu3ZsWl4rtmlOOUOryruCaynlLh0njVziS+9WKDTnzKR7WZB
sTCVUUzukGuLXTSvi4ckyNU4gidTNYHD1pIp1CokkEHXRymidt5jFqPtBZvzo2uHgv4/9AYTd5g8
fjKCwpDEeanOpW43UZLhKgXTcLr6lryRCoRlJOG9I3Bo/YqndvSYSDhQ4G2BfZxn4qzLiPbn7TUL
/p9VI8FVtN2VDj/MrLjxIlPy5M1C3PmfvyzP/beRLbLQLUZYC0KZB9rKc3rH+ZpOZLc1GGPAt0j+
OAHkwjZQwVD/kN14bc9c8zrpG5lhprS4f4om5FbtqxJlx1JzH2BwgdD3r9u/yE4Wp82vNn/EG3Pg
c2cGUpxM7TbDQErdvCQ2RpXhNRQPTR2E4k8m7aJIe0NqUO8ID9Z6EP1xr8IBogD4Zhup06JZVDhY
/zqooOv1Xozsn/EPpGkPcquhHmW5MP+cBKgFYlCZqzfMdi1eh5HTLsI1U32AuJdoxVCMmXQ+yOQI
XkJJMc9nP3Ef2ZrGMPPNxMzHCxK4zuJAjJN0UwVqiGPqXZ44IqG48ishe9ISg5cJIsZ/etPBqgJw
auLFQS/+xGW9TvUMA6/LnXa4NLywyaxrY02gkuXC3TSTorHtkY3n8S7y2fsPxjewnrniASR70tud
wx6JLp521bIjPrsm1+3X0V6Y2vFgO6AcQfbXt76MJJi8aAucqfZ39Um/Tec//esBNoDdsLC6JWNg
ai3WwLNdOymrcl1zNyuuIsm0Z4TQb8PVGe2qGktYjXJHIKmLsaoHe5XyJwwGXU55s8r6lT9FcFEz
nhIKypBRoS0ilA8wiUJ8LYpqqCwRv2Cc3uAxTwQh4LtNUt/AZpo1gjICbV5m0OAV5vWkopuQ9uog
gddZaT3rpmNDCM4709GK5i199wZEaqL286lEejKNn67PKTeJ1C5iKybZp/p6xV+nstK9OUjO6rsu
bsQmIXBMSlxrlXiufP1E4AHCIVMgSJLIF9nLLORqSAamo+AvIOYBjwP1+tWI5tKRKPOO7LKLTacM
6jR+qvQ0Rp7gh+R8HGEUZ2ykPiUq/Qb67u8OExOnaeUnbWY47kAblFSRmhHXy4yl56/QreptVO4O
CrY56YHfS8jEPf79P+TJAElswO5ZisdOsx2U8mmyuNEtHqa8Q/wEHhB3o5NbGSd1sLUn9/XUBnX6
3t/QZwCuaS0wjcpOnvxJcKg/yrH0hUmKW6bx2JLcVrAamGaZhO5pz1IlZ8fVDQ/xl+pFY4740wzc
Xdxiu9mkh0UFxxFtllkMyEqhR8vRsAMBioxE/NNzpmo1pwXzamQRkorB+w8CD7jKkF05Ejka8HYE
iYmXr3tGHjeZx4gcjhs1jVPoGNsrn+5WpvCxKnMxljaWmg+NHC7GqM1iEGKvVPF3FKsBRgDf37H3
+IFWr0+JZCpIqTNW7ZxQJk2O3Z83thzQWLdmnCQTS1OeQtHAMZLMu1HM+ubdrJXntcp0d3Labgy1
djjfvMtSGrqWS6kl3VLtUb0O4xkRbiTL/jvDhwoKrfe4W6n+3ONqxlrleFJa5hO/v5d9rg+jyK8b
k5WFOXMl2obArSgYXAZQG8kNoqwt5R9xxNTAZtvNEHFYU+egjLpvmD8l72k0SAcw07v57K94iQU1
WSYvNuFuRcOYmBEcwvAYUh335FrfoTTkcE5mTWf4/5m33g3BxdSDsnWJua7kd90TVntwSEITQzlA
+t1nLW1e1r5XGdg72x4wf6IRdVavG62uYkN9qTpjn9vqAeZdut68p8nblmOVweIxrGvLYTVVXz1Z
TPdjZY8byh4CRP9/KXV7WA3PeMjQdduvSTte4izLvszYF0GpXVm/3PlwgGsFZY9dtFy2MsVLmEZC
4DRdVWsWxJUI7fvupF127a6R/gfHxCyM/Ffe3r3MVR8H8UlGbNePsnjN7Nr3qaqHimROdECCG1x5
FzH+CBv7+tmCJ9hHmQLB5QopGT4/f4cuD87L6qkKwVFRgfQpmPMSDA9fsGUjHYlnSGUQFmRlri6v
hwGeP5cPKGk4j/Evpdv6Kn1q6HlVSbsWz5XsR5by8ZQcvJGfngKVAmhIVimFox7o44voY9enqRbX
NFwJgyLFdYODkNbRuMjsofMTlf0BxigTurCyk1BjVaNBIA7G+qKQJACZF/BXXKIbM8mJvVeWT9Pm
3pIuznV6WSIfvYviKpxH2VQOPmTiv+ueyNhtp0MgJTlR+/irhvtfoS7EhFcLwNwll36v/yfQgsQG
WFiFWegzD2BszXl/Mk6FDOE2feQqiZhkECXBLU9/BYeZU5DYpBdtO7JU2PHSc6JhB3mh06DRCY1I
37cNtqBDu8r0TMpQnfCVBjes82CTthzlplf/77XUPuismTiEfAXqPR6fz0TtGaPFIm6Mw4UPedFB
Kk0LFJQorJlKXudYA14eroF/zEJAuNFh+BcmDceKaRDTHbQs69I7ssDVosdHnn97UmdNmIh21HD9
ISk1LJxvpsm4IqTIPA+k2zXXgAWq8bR5gfivsbIZJiM/aiUs6IlxVS+uiTtCWPWyRdBO9qZIlnJ7
7ete847a6j5oo6sb7NuF6VFlVgJDZsArVeV40DqyhTiTnrQyAgKOzSVxl6d0BH1f2SUsJsne71Iz
quUj1sO60Ey8EGWCdwu+4oJseNCOzcRuYRki4cryl6CPbHqdW0iClNLLTUGXh03UfiOYZxP4nXZM
uM2PMk48fFv3skAMoJ/GKIkjYy82fQv/u3O49tAEeydKGB6mG2GLz/SQ7KgRpjDoaPvZKpCh49MS
Yyo7gx16c9ynsccZ3Q7Cmg0hqZO0bM6Mttqq0QXXezLulhPk0XxuZAaNMkQjn3G2T9Squ9Qbk+mi
BuZjRnuI9YCKDfzoacZfBKumCsrLC0zlqIa190WO4y3IQg9rt24ef/PP2JGk+goYyCYvwE2F46ff
AMh1VlXY43hll74Px3L2fGtgfNazS676uaKUmXv9VZJUOMj+BWJjMBkWLDVi+KlCUChMgywaYMqB
3VKuKgzKp6q4vpRMQDHWCOMHaPJbO1oQi7jipn9UHVW1tJ1RiYDDWUWqHkz/9d0/GW9IpnR3ax3Q
vP6Lycwg6CchkAWXruc6o2o0W11QfyuBMYfK0qovytvm+rBwA3i08B9TqxxVSY8ENqhDB4n4EX6a
toICKbzz+DVxrJYrPRQeuzpAD7QYUcFhKRw6EYtSEN4MAkiyFmO418/h/IOTNWmqxgQQwzGMKYVq
ovMaLohTeuP0QjtHjXODVGq4MiVWThUQoc9/R6KKMwEdz8nIkIeM2E1ffBCtSVPYo9x4dItizkjT
A5aWc9doZk041EMbSdKdVXZsF2UEXxMMEr2PS9IM/zrczsIZpdJAsK6YFB8R2hDNgq1RfD1t4anK
ohyNL9016qoozNJn7TtcXPHg58444squ+K/7nvIAaxI594RSRZ7j25DUEiMxhzfTwsSz2zVP7/i8
yX9me0um/xnFI9hbHgZq5aBgkiDFekzhxAvtAj9Hjvk3Mx4UjU8CxSY0ysdNyCHffrLZKyjun9kh
l1ro5W7MIMhaRHHJnwQO3bBLK8KrQIdbkCuvM0AMsFZnpP7vIpZ+UDCGfkiaosdtpYkE2Qn0LIJr
0dH94xu4LNAFNA+6f0IPpR70uRKZUxqkoSQsCNbFF9VwyAXctvTCcCBWdvvdfkUlyzv/utPuZxDo
+HjkxBBjW/9wz3MvCRM2h7eKy8VgXQ2vSlVdGm9AoaLBnlG5J1/Cea8jqqPj8bGxhmPlugczdIjH
u3VzAH2Y0E7yc5NTavs1f3Yq4ialTQUITOXsIC1Uzy5uqvpB93uID55BiAaCtwVMq62RxSNUWfgh
b/4RabLHDRd3Kvk/1r5nGzGRmST8B0nNHTFf1b7vnWWB3CfoJFwpUYXQhgUrlArdS1clLKHhq9X3
P8ubgr49hKN68WhPzzOlOQFZgY4x67A3lzf3aFhxi8+pjxmRMRpQac30zG8wO9K0+z5vLyg91Yzj
Wp42uUlkBbN3uAzPLXXVx71V1HM2Fqq4CFt1CKjUspkx36TYm5xFIluruKRsTHVSBr4GerztlgX7
Dd0V/WjoA7+poMkEM9zGMfVWU1tgyKZyeOGeCLVF6GmRN+TbkIYS7n5uIWj8/HE87iArgDbGzVyd
ER2XvcQw7bsXHR6on4JO3S9+lu1D+HQ0ZbP9m3Q/pKjWVPXrS3WJV9/bNutcPXQRp6WY3UD4uQEK
3vwq91LBsSQEAfgnymv96fVtV4lhOAKivI1KgU6BBJlMp7TMFu23AaK/uW8YYo7qseE9Y7mlv8cl
aLvw2eR1Y09MPGiR0kWcVj+cvw04fJRn7L9/vk5juR9clWnbErSMxjfubkRR05oRKPX5bGEPEcuJ
mpeD9F7v6WaElkJaMWI7/rrTcEtNl5OjlMfnle/8uissQp/LpUipIjxT/HvlPca2o0r960K1M11w
2LcgeL6/sswEYikP4Kz0lJkiqaXp6v6vP/ZYbTi0DO+t6jmGOM8Zv2IxFFhKxED9oSFqRFgLOJT8
6/ZCE7rJbpspl+RSogS62HjCWPpR840ksllBcJUx0AFQtnOCg/e4wzwd80E1SjZTAMT1aUfN5T9s
UyYGtmD5ijb9QTgKvJoW+Wax97NpuOjlOfgyKVTpVUVF7r5SU/tnguhKaqiF4MJSZ9f0RGZ9nfUb
jjUHfcJ2EmmhzAQft3+DvH9FJyPW6KZRPwa4yafNBwMcgh21iXHAOj4f0XaZpWizyA11EWCZ/kCe
k5H/34EndylyDVH6LK0T/TiiOSKibtiIY0QpQuHJwtVvk77IVT4apqytswQHUwL2tLiROJX8tamv
iVV3Iq5DZZ0fVdnJKgP4XBvyPgbu3gLGd+HdndOOutRDbZgNiJCoBr8IZ6EsZP/Y6TjTMG7eOk1e
+qnj8YYtBjxLCZT9Ne3GhRWC+o0agDxXx36DrsyzIIcd38b10MIT/rm8045C0j8YApFgeQ3sW8s7
tq4671Ih7N1TR9ay5M2Y7i016YHDDbGe8fn7AIkCCVkhgFlb4H8FYsRs2TLwhMhRcVHoHCyiqcMK
DlaaS8BLZsG3X9a/iokFPuPtpBsNN/Nd54B9ea6Zit3lIPCsmjOTN080l3KlBiOwtwk5wNuwcF+M
v0BGHNyRgeZa3JN0h+zMiHrJO9HyGSQ5ZPqvj/etOQdY/58Svdfy0QD8Yk9QG5s4mNVVmhAQcXnY
A4tRbl9iZDl2+8D3TKM4cx3HW5naKisWyEkVCTPJXo32EiXhaFv8TYjrIdSrCrLE7klN6+p8s+Ik
/iF6BNBwwivzpPvZBUkJxM6o9HOlNaNfb8/4JprQWqiiflssxXbfzhH3mnZdPQkziQXmWpv7xDe7
8fbajm9Jt0XDEw4kTcU3yCq0W+5WGBhYZxEOm7mLj7uGBGK7fBFXDjUYMNeQ5VRgNL0Y1YgcZOab
i92z5TBTriKec5yx2veB9ycPD1yT/4whxyA/p7RS47S2IHJIJgdI5+DBbrhv77YtyqEMhtWLeHhf
uFhqiOGCBBWCvdyXRpbtRvhUCgGBG1c83Zfyy0VEt/2ZlhL3uDRZcvBke7fDxim/s4KUu32dIeKo
7aYm64khOZXpD+uWPmq/lkr+GxtgBdupUIvnCayJCkezx6RUCmLdx97v2NGDHzL7ytgV0ekpWpLm
lbyd5ce9ZKG8JW5e0hb1+KmyqzOEuYXgwnJ6WO/f5FAZM1Uc4Dph1lckTlM3arot5TccSmYFoNDA
bEhd6k7+7GahyfMQDg7SfSE9l6GgnufsQjHoU6kOVg4tQq534xvifPcSp3D+McYKH2ztJ6rT/0b8
wP4RV+3iF8LXgVPtzCW3QGXnfCBWf2U0wYJMYY2qJVijvR2QYhYS7AaQZkKIlTjk2wc5P0ZbyiEz
Sc6VLJFHp7tB8Dc6zwbiF4Vlr5WOUaTVo1ivUd01qroFGI5X84eef9YyjVhGq1Ooul3RBCl9W1tK
CjzsMvPDefEYfE9T144cqO1XeyHE248oOQ/qpxFgb3S6UyfyzhsYI+D6+Cr6p6QusmApR06nSgd6
jzyv5pMkvVQlQ92CFxoYvsus6waDfng87Dcu8LT6S7LSOhy0l/RiuXCfllWsktyJsnKfdkHf9jSk
P1fGde1USEPaeMJEYJHi2d9f7X48TksfJ/Kw1rh2XX5LTN2RUfQUkVXErCYBcHMa9iakivx2Uh+5
AhrcVxm10DB24CSzjfxlIdKx4Cu2idN7Agh1yJA/F3mhx6BHMlGmOtPp8z6RCRn90Y4BVj7Sw84l
BZh9BXsP9Lss0iICJiYqaeKzkN/eK0g5oiRhnqMVKw7LAu0NB/b3ePztHbOrr1AzRcKJNAskHIGF
VYeuEeUsLWYsY34dDs0o8RpoK0pPBQZMPJb2WC9N3u1VpkxibeMHRd1fVcBfKGQC6Q0et0hmgSLb
4HmB/pA2jkhX8fZMzon/ouA4UuX1g8hVBD/WfRiPLF3nTpLyilpAqKsXcn1x6iAU9pqLSYWRBdbg
l0igTSM1hKcSAYLL6Kbr4bQzt5+30UMUJmyNpMwrmUJnIWJOnwKVBaYBp8bKGy58pqfJOQXCmzlL
HnS3MkzJLAU0ndumdnp59gB4Zn+bFZUBY/XYlMwfO4b9NWq6slnXonp6XxC8Joxl0VsehP5mEBhY
P1NTXP1pKOO6l2FKWulnPcq67Ol6vbUzGTtjLa9y3ojLKRKENwMtUo3MVJ+iozSjxZ05Ui04yIla
m1+inJKY2VBGvIeTCClkLRa6QUrD2QPpsZ53jbBbw0b9Ajr8g52N4WeJGG20zo5VfJiDCOKGj5SW
2kZbm/ugCE9VIIHbp5kkEhmbkp9MCCD/ag8ij0RMQTGBMvCTmlccRWbNoQz/rKMSXdeMAzZYe90v
EU411ymyPbsQYp3pa7m5tKIBcPGA13gqx6EgDtggwwATHvyslAOKtZEBYc+wEpedqkTAdCcCPvgL
8Ycqm0XjxllSeBIxjW+AeN+vOJzO04U6yZBaq6i7ftPUuiSnu6M6u/MbFc/TRSvGQ7YlIlMYmsWP
MOqYcTUaI7WAWZY5f7Cx37pr/oS4Zr9y4m2N6XvJVtvQqgtc6uXV1K4kyDVcsA+K1R8vY+5KTIjr
al+7BkkG1dLxxcLAlWIR+8X5tcE243Y+we37hXlUpx11m7uSDnQqncsq5HNjEmuvvEFITJQJ5Ppw
eQ1X614nfheZ219sh7nTUl9KsnnAgVztU7he3gGldy0zWgONr3hP/p/XGyRarwPAmssqmNbPpvKN
VyQy7uiEaNFOjYVXX/q6J6n9f/fHH2jZ8UBiYEYXHl/0LRhaWn5rKtck5AbrlZy3M0SUxBzv5AJT
Z1SRr0wUtLgJ3ClX99Tn06n75n8vxFpPfZxSZnLqVoFIRc4RVI6JP3FtiDYRF+ITHpF37vvFCZF6
927h+M22l2fK6uK1OnLuHbUsVWYw/Qj1uT2HuyYH68eivBMm8Kz9DcoraUv6U7FlHdUKPGXfCQ7p
bfXz0E5ATLB980pTKmJkjTstKUBXxA+pEOb4/c2mBgws+5PhdNoXZ4C3DKF4Oxyg8VTjeDgbxjvp
YnMWuvlnup4wCO4oawJ5k9J1UypyWWfbmzKNRE++/vSlzGuZ9kYtnIi1ph6KQcwM6/6osUSpfHCT
Hbvkz9NJ6Q8mZu/eq8xy5/hqoVLeAuX8z+WoFc5tboNDwClPIcb7OjGKyDcMdKx2XDC0JMA0kRaH
Qq3xjaYnrFwzqp92X5XYKCO1TWPAvHo8ZLUiJZwbWpA0M5lexJzdwEH6mcCQllwN7+Ajj/ROrqdG
fyIXw4CmXTXY/z2+nSvFY+TBc/f+NakF3ysgbpm+WUWWMCRPYBVspAFs2U+XPMyYVsWDu6VFU/42
gGHrzvw9KTT1DWJxtmkWCLGprPmIkZKsySa7kqGL56WXmHrvcruAvjhImJ3g6zsmHW2VSo/D5Uk9
x0W3ikGLv6m00f1dv0UYv5jt0h08pQRcQo9z0Ro+VqhWcLFTrK8c+FekZJZcoAqSi2TfioBNL2bd
ZQNCW5i27Zp6dE6oF7g0hfraqMvP0Mkyh19ZOqdgGsJMUHEUk7X8lE9YcNCtlbuoYx92NXL+grcd
BlV+ucgHHldZoPGhoxxWQa+7IglMuCsEKoFm2FXLo5/eausxlO5FMvwYhg/MgZBHvpbNJ2HlDjCR
rFAnLjoTs4qt7Poz7bx3UgmUcREtpDyMzmGaFPhKdY6XkBQ0pnCUH4cVuOaeSvSyxAjiGD6qCD9/
S+RuM5zatRzi25sVVMNKk7zXMeaR0ckUZ1L7C24MyOxmJHTt3b2A4N+NLT1ykcO3R8/lLui6CsH/
hWRcLoN5x/8OIh97wUPedDJnSkZqs79dxhhp8YRMkIITCr2z0DdnSLlG2sCPbZrx7zDSc7POCKse
oouMm6qtLTxVqJ4E2ximhsbM7uvW/AYG5LByIRuVtpvxcghqvR/ttIvBzscGEqKmnydy47bup2Ci
p1SdeIZD3ZreqdZ5q5dIRwoUpQS424PdxZCvGHI3eBcunuXQjtDNAoRgMslLdY1HYOfHTIgIpX0o
YIHbA7mF8NePVbv+pLmvmlweiXmKIvLC0906N8O2kHkdp+D3xx0ebzwUOkfIjQRr/VY1JUl6uHes
JHHtxdhxChlORd2oU4ace9CVsHPdzymdc8eK2vxHSFy9COWjnq3BldjCtiGEsqvyuhhm8B96XmEI
+AqJCEIhNqmHbvf9GDKmOxrVIe+dqGXu2sFJET3De4A17eEuXJUKIJ+ZR2trs8z6eg4DhpEYtlhO
KL7IpA1sOA/BFXToZSwnGbIrbnh3NFc3mgQVqWJnIyDveQeEkZ8ZlRKVJeQ9FUZ/c2+kFf4q7TH2
eRIkXDicUhINFSI/daF27p1xhLaSddn384tV+GyApUHGkxjKELzH08hd/YRdrHDWs4j689+YrEu9
lIpf43aQNmBCNxlZolr22CNqiwXsXZH4hkTRW57Mr8B74dbP2rWiiAplv3SeFU8X0GcA8OHsAi0g
mqcdfNCXMqHQZbEdimT9cyAy7oTot5bmwhpZQdOdbBu+75Aew4xVPH2r7dzDfezVT8zqk0QReuZd
IVL8mb+YwS/PHsG03oVf3GCHv+emyxg3tX6gy9oqddxwyBbc3Oo0+x6xPHjLp3HEZh9BfEexfSFl
By8zxTmSf2cVh+roY8hhnM0IeTMjbHtiV3YgbAe4vuIGuCulUJWzy42d8lgQ693e0DQQOtiKduGC
9HKeiI34lGa/SUT6GB7n0A4KLmx6I7VjdIf+fWo2xmDV2o/EsvmOx0PR3lzNTTqIkZwSPqJwqMYu
35+MqzKj9bx33LdMc9JauzQv6OsfA+h8DWNVXElf/lTiPvQLWtWJI6HFEEMNtKR5gko9hofkGEzv
EGGdkTr1nK2q5IEQBiORPXGW9TRcZsd1+bHrWh01JJ2ra6V9wcuDCIkX4KcJq31o+gHyUCg2OQv/
MYPTeRRvvQp9xepYH5xlAOVTsBCxBpBEsow5gigahcZP1skq/RPzRfg6S8quj/OY4l56trw6IMwo
CBFSr0DRUbqieJRTU3KRQsUkcLzyLeZRUPH/HlkWX3xeTQUXo2LiKDiKq6AI7HayxQrkWTXBdi27
u43ZYptkKPJHNQWFgYkMpLfRQUmgCnuZgOz55Y95pAtskfI7izbCZBkpP8UZXnCq4wtHhe/u5mvF
NvnaiIGEa4bJY9uuqc4AncW1EJX7ZkBF58nCEIZCGw2cV7Q4SIxfvIyTV5sNwf8e8TF9dj93Ny7p
HP/sNJyeGHKwVSVgVoVy8oyhtsgfhhbwOjvVeXaCz4ix/M7MubmL2EVwg2Lky/ZhTDCy5ReMgQpA
13IUJFheQSoUBp7VyIMy7YxPt3KMG3LIse+SxZhxKDghLUude4jS2GajY4+dKvdzAimVvAq5cC8c
vjRokap3U+pjmn5YqiISBwQRKPCnUZ/XzpfCucB0566iL+NUawUKPEeTrpuCMk+ULfjDH3se3O/U
yk+GJIY0GgNXOLZJzZ6RK/h44l7aW8d80Qtou3YJ4YBqgSCAlqW7eKO+bpS0pxHbgPaTjIseTCZ+
f9pDmBrGwOPcJSG1Ifc/wAO9hvWQHkF/Hgubnk82drFvVAyJ1A7CdUugGFy9vbgrcQgWWpgyW/Ml
7IV3bDJf4nq011EBXf01QiDdYPhdA0ee5Z7LjjFneHxN7mk8d/2NZmlosjBfj4Y01LVCOCF5micX
mxrEnlb4Ma3BZkhr6VbJnzn+Z3Jy+bY1lTl4OMc67F356xKchHR+vDv3em9YWCKQ49+uKv41In3C
sKax3ojCYD68yH2+Ume9SLezX8pGkTPnAluNEd+30jynUX67cGRM1HnMoxBPpDkvLq7j+ESas0xS
T5jA0xIrE+tvquPt65crqXu+sFz0SAnFZq8YPPaWWbn7XJAPP9pInOfO0U3xbPW/Cv74nDV/dU3X
iV9gs0vq5iHz7SHa/1tFyq3noMUUDEMs2Fhe5sdSqgriTa/OvdwK+6Vhn++72IUgnh8ET7Zoc7/i
rBawL4A3oOqXuINr4TZ92KzNmRVse7lj7lm7xKls7rPsYx7lJzVYwpxBZGyMvjNZwBrMPXK10xYL
F9bbKx35a3mFjq6sVfE1arQXpUrLLBoR7DnKJCMaWTJKuw9cxXz6Jd9X/+OetitHNtU+EhCppWA7
GWiNOZuo46PLN7kSaJ2DfSMazkhwT3I5XRvBJ7b2TrE9fU2Q1GPUqx5sJ9Z2mKe6yI5DXtpAPOwa
N0GMlP89pm1pqzIx/1Qdrc2wB9MGqYDzZIBHjWoK8Pn35YBpr6nDQmknBnLgXgb7Y+xSZ6WlKBkk
P6H6DIKPHPY9peuMwhpvwSSaGyq6zuudW4JZHyhNulSwndKZwT4LmtFRzw9mqnZesDbobSEg6WmD
Uj53ba9ub69Gpp8mCnmb9luyNUCkYECfaOHYD6rF40AcSml94882D/c7/75ozoj87nXin/kIutpE
7EFqoc6mes0o8Eo5Axhzotww1Di71EASNm19gG6ONJyDT9m9qNJmCDMWtjeOk18WAlsdzyuu9xAR
BAsgkAVFA+XKzGulHFjN5OSaNAwV/wpehgPM5p8MSiHnTg5VaTulWNgQ/8LbmyikXiOFqBymvCYq
v6N5gw7Rqf3+UJC+GUG29/znQgoR9Ge/HSfH8AxhwQ+zyCFpL2de4fgpDe5Z477TIXiC/KE5/Mf5
agmfv0ICl6lBqOD/C+OR9GxE+QuTY3vnobdEkQrq2liliJiO5/704QJnczKN1YD117eFqBzjPyuD
B/HEzr8DcChshN0PCMrtARU6Zlp9bpqhPoG8oL2V4h6JUJ7nTerLUBTLBwNjtcJaAWbNjmTRGBrn
mFSVcmT3UR4EiL6DKQCP93D+UXA1UZLPcPktVHcmaMrhLwy2kQCINXPB9eBuhjVluM0na9pMFKuv
9itsr1yOBtqBtxRnECqtuPXzkbIK7nPhBMcb+KUckG3GEKgq6Wwt5MVrkBnfdZNZBshcj7kx/kBt
L03Qz3qnlWFf7SZ4ytilajmszk9N24WM0F9038nWFQPBb4f387GlW7k0x+M+sw2Mh180ekpq15S6
i3gAE6e9DctqEx24Dj4oDUfyAvvZ5QSsG99q6WIwZitnGq+7efoPtdBYw3UfbnF2zGgFyfdBFdTF
EeDEqv66wp6PCCCXSwc5hECx2t3xaF/zrJ5uW+iSFK6j2NtE8WCRe5N74cslV8s8DFaxgq23eH0k
AWlIRavZXLNzNTqiXb4etQbLCty16INplCJs1uaIvoptuxEIeqK6+AqEnFwpsALLsm+7MnnsEK4z
NVcK5VyYsbTRPQSrkMJ9OwZormPiD82DScvI5fYYk5Ykm7e62FeiIFRS+egYg6lKblKgUsmZKR8U
2jDQFv/XIcBktsGuFswh4dhPFCtbM5LCdUIBVyOuAyEwJo0/Gv1vI1Ji7e4Kz3ppPNyzWSs496Sd
yI6s2cA6ufPJrST8yw0It9zmuC5CZOSMIyy0NdMIuNRwHox2HNPSSJBrPNhrUT96ZaqtsVpBHIem
dmvUOGQ8EG4SvR3hYKXRJoYUcVqnCXBaxWd65dLrxhDBxcuBGz5msfSodD2nFboLdRthAjPVW/8H
kEcmZXyFDwqLq4UBgcolYKV4S7BhPLXl6LfFI41OKPFZ6hfKQEHwb/Azidgbiie5yKG7eKuHfC18
N8Q4e7SU8Z8l8DPnk+mZyQ57aOFlQZUFBaLYSobdMm5jmqyihGnVLLAX3qRz7vl5SpLzvD1zEjKm
NnEhwPltOuUh2mj715Jf+dC3+81A5M/3LAxmfYCTiJ2Z+haGq2JvJgcZCM4yLZkiKw7B3AXihME9
IFUKvhXKEpxeRhQNBkepIBz4NHawnbmxnZn1Lz/IGW80B7poPeRbLGcNnuJJDEMZySD+pjjHEeDF
+zLhjEmsX6JAjNoU9lS3v/aTnPlT2qmQk7rEymPWuqEQJvvTtFmYymetS5oEuVCvCmy17W19yYll
fqkPqKtEkKr7XyCTbZ+JcUnmFxutSO1k5eDcGpuSNhUHUtkqdTq+KkuKiJGfu+KSXqN8+cc84x0A
W60eQrwUFe6H3L5DpDwkgW7W+khWlTJn6bWWKGH8RRZCdxOIKR/LXt9lSnndKm2ggN5dUG4D02/7
jcbUJZ67evzenxFy2Z4nG7qae6IpU+OAMaIcQAbICwSMZYvQ/BlNeICvcCvjtazMwWvouaJlmkuy
tqpBF84jJgfXDb3jUlU7Og6VwBq3BHZ05ITiXRVRtlTmqs6TLJ4FC9wkoe3+2YRpxAfR6vhmGHIv
LJ5Wc4EiuWYN+I5dAAI/ua5ZJZLZPu0RHoCkN0lgyE3ChB7CzIwpX02l2Vw90EI2O0ub3nmSLrrY
km3+JLfvaQIMtmiGNmzJRUg6uTJboyzuW2pfq6Z9iFpCfReniE4/8588pe7ptpQPsmw2A4957q6t
Vl2kR6piqSr8aQhUPp7hD8QRr9YouJRadAkfJ6OKA3916cIFRMFlEX+QHipvbkD0j6w4yVWHPbxA
wW/4EcJP+kNBjYHgHQSTBUL+9eMveI8u/8nw5b2az/JBOXpH5dbQXchMdJAb+YLXVdsxyC0qRBkB
Leele1rASf200H0nWBz9YxNtxt2+EG1q37Zr0sCCPriz6m84u3bBaiF1srxR3AyMFIU/k6DaE1Ll
p6Oe5EBiYrBRpYtU4S/nUiErKFgRwPe8KWXutJruP9wEpc+3/Lr8Wd3q3OKP3jZmK3GAjy9S5DXV
EhflJ/LQJQgu9TsiL8Mrn25/exzWVcgbpk95nxA8dNmyTJR/C4IOkvKwsQRRo+9y8xxlA2IEDYLn
OXt2Bh/fbxsljJd032MagNtyoDqLPFXbsTn4cg/hu+Tv2NYWj27QfpmevV9mimUgruoprEs46Old
kbWa7viAMJSkupSpXtD3qKEVhsplGj0ppzk2nQtg2rIZnQpiXiR6oB7WS70M7yI9W1OGhL7py1We
4gosHKnlcwl0rv7D8if1LSpUUyKPOdHxWJmc2+QgYUjY820MYyNITC0TZN2V9BVgDgV1CnZO3LhR
1qPib7Ugr0OiDNUuZkRe6jCkGuQcioGjInjri8hJ8NriO6d+Ef13tMeG+ORihE3Flq0Sbh+iC4iO
quLaSrwZszHfe+i+98SCH2sh7mWT7J5R1oEZJOgZwkGGpZ6Ypew/CX6OJNCkaoF9TGlateFfOGI5
4ioWE9QDwoLhZx30AwV4pAFR4YXppqcNntZZP/tubunUEfCCKibhga8jpHOyGPKYhacGDhzpasXc
ezvyy59afcO50OqqnXh0nlyXb0LBi3g/Dz91XssCLiW/JahhidvcducWcJuX0VJ+u61O76KCqZgr
PN/D6VrrqvYzkrb/ZxmlpQStecRyV22pQQFX8nD6ICRy6WTci3sZczSvtQcgBcqkSqaNNpdZUuHr
58VyRpDpkvoUo9gjFBcGi8GgCPry5kgxFun+dmTFW+V+NvyGHIFh8fuPSAPnrZ+Ose/AY+jfO67v
wb0vZfZ65q43hbohSzMJxJ6+jsuOnoPBfsdJzmCU7HTr+yYSWWyer9GzVRfNRMybGe27gn3347/8
a3kij7CGO4vUiOZXFbWeP753DXU6LWDCAOAoiZOsX49nqx4NySogMJQj74Q8qq8HbAjePfHlcqae
gZwdzDXacXYtikvqui3p9Q6O3VZsR7reojmSF24YPODJTAvIlaTOKUT5OU+gAkWIKZOMtX452Wys
+DZCMnWX6KOwgwWw/SydwVRl7OJ0K+fQCZYrILYyQbsUy7IEL8Hrpdz7Usng4GnpQy0FNLWdwv38
wP02SqjajGnBaB9ivIptIGcGMHFj6kh01KCIc+xL6BFT4bD54r/LBxLYb8CLl/tLjW6XDyyb+i65
ppCRPsJZK9esFocybyrOi9dt4ytsoLKXF8ARC+F7xNfbszCROzC104VzS3OJrgIMhBYR3m0Y/Wyx
R/7pSQulrOaDTsCCSUHAED0+6Tu1nhT+jzSsC9vguPlIzcDzdw46ztM95dFqbGTHmJ3m2MxThXI+
caVGQizlzW2ezhu747iOvGwjQvruCpLqSxExKbgVh4/vuavfDWoecVmd940CSol55LqXPPXhzJiX
HMFf3LSVLMeXFpxlGtvXB0xqCEhjOYlFeGGQkB8j/scwh1DC8bjEBLYxfbtaPwIyM9T7TNPxgAKP
ZkAYSTI2nWJ/4iCcMdrxQ3lC/iGGLJBig5iRNcyYySoq/SIyhkqc1vwsviOgUuzi71Pq4omdyfWU
QDr3o/R5gJvVSEc8APFQC50bNowCuStQFOx7RfhQ7g2JfxkbPQAweOO9k4iwG1AFYlxYcPYKw7Fe
hwxfKDiPXDbPvoXlTlsnX+8Jy5/tHDcSPbzQdb6E63HdJD9eZ6Qqo0vWY5qZdmn/rCRRcyIB3r6g
quIcPLUDtQ3GY3NVxyEs3Df/3BNFE8Yi83mXyN01VtKtPaCXd0Goi2wVzLJw6Ogyw4ey8Ufut7cz
7Jw5gt1rPimTfFWrQ+b3JtjHEWH9nEpr8tc9LHNyz4i+kleP0ht+llAkhCe8o5pq+JdbOuDMSoWg
WnJHVXlkQ8ckHNXwVhPZxCX/VssNJ1B3DIyCs5rCXEIjo7ce8HyDQ5VRRGil/nBZsMU/6NXqRjtP
aBqIFxe5Qcac/JuiEB61p40SAGpjO98fmakM8JI0qI10mMIUvW823stm9X3RBzSq5HBxCRgwMZ8i
EvKytvdPI5ILM2E3dp5Hib4mExuAhgpCEdpLBzViyWL+Fc0HvDCHdxtNXtso0QH6f29D4iAs6RZF
xe6sBZSp0BYEQsvLlInMDY9za0sJxSTRud0TUTFIFIJOQqWJyK5sKeHDBpx6pQu9e3/G1foWiplL
9Ub99/EXWBN/v1bZGsra1OtrFc35SfFvCxH97D20LA20rx8XuALi/v4lyQkn9cb5ei5djkB1Z3vd
M+03hrkTENFue/vNNkvkile+SHFXFmy1ZY7SiZB/ZPagb4bsmWbE7wmMqxAhCc3tqaITPjX+NyOc
+v/T+oAOq6EezNb4xky8oFLssNdmCEI1UrwyWP8CGF4jUlOdw+I+I5QwYoxcXvDpcpLeiaft1m4m
YL7+Y7xHSfxWR9cpaGsJT1G4+QaynnI912oBzcxUFUs0+OSbT/RkKuYEHmYdEb5SHgAJQsDDA2Cd
KxGXFG36ovbxk83Ane3ufgk29I1gPmfmYrXN9sMtv+2UVI3MXNBrs+PSXA8yU3bQexo2CV3BXcXs
Of7Iw/BNnQRpwfhs1yH6rIqUzEFSZdcyIEcXTkT2Sg/ho7vK7Nm522WmRL01Xu8yLVd8Bn8kM+hj
KI4wLpQ5ixmqN5CzTpe/ACAzW8Pqi0c8jCxfA6HVC5XL34UhgpvZ5RYQZK9CAwVMYxQYqEE1THrM
5kNvAHcVPb9oa0tctOJypR+m5XoICYqzx8qqGSafWbSSvk+oft3H7zxRh8b93OkDUeqiRrRkWKhy
6nUX5KMHHzM6N7nyeiQhAcCIcPvgaPIHc34wTsZwxdmR2jdiI/2SlIGCB/Av6NA4iwk1gWCReuqn
SBjvPMStTx7zqhTvE5OE4jQTh4ESx2I2TOCx1No3pBn7231qgwXfQy4KC1NvN9nl6iK/VkXUiEDh
GP4RUUEet4SVV4Pu80Cq64rAIDH59MjZ4p/3OOMUhTOUfmsj9gtdRRpZraBXn3TWSg4XR1IURtZC
JGC2RtrnUc9YZON6AEhQHfCuDjPMuhi7zNeZavClIrfjQ5KINXx9EmnoUsQpyNnOauDGtscHWAFq
FTARDlSDG4DFSnTbiCA834AlcOR5CSt3hB7BJMzGH9TDYWOx7+UrIZQQUPbgS95FjemlQCDgegDj
lVpyOGTX5tVHImOSZDxBsHA8Xff1WrcQ6OqGRux9tScwRvXTERQE6rMtDDdkwJiIWS8DyH85u4vX
Aevls5rz0SPDriwyK83ERXAx/pGT9PDrlnwILwYfdYu5hikT63RipRqSQxYEVAK5tGoJzY1kZB0H
uIYTx/y2WhHz7Yzjp1aOy89dTETRltlPwFQCrAbUfsn4eKeMAlDBUdMrSLXryvMOsNSz5CLul/43
OI1wTpFPOpfKb0LtUogcjsCLJne5RgMEF7nEMwBtuibnFgb22NmTV/Qm3DlDlPih0ZTWrsYOuawK
1eaaEPuwyrrKNqO6SOL9OSlW2EC+0hQEw7pBc0xQ8fmCxB+DWSQ45jeNDB1hl5xvfhJpqwNNh5xW
IApHm/4i+bC/gkoW2BgRXgrdnsryky3FYdtPBMQfvMzuFT7Ib6H3RF98T4aE5KD8BTtRd8/iWlHR
sOTBB5R30OnS/4vRid0nCYT/7ugiARGhCied5lZjpthbobccY5tOVAwzFppTbHNdNTMV9p/pMe8t
1QoN7EYxw4Zz7fKY4quu5UGc8YHMWeRuGrdR0u7eIKiC6Ag11uB4MGL5oITDS7iSkOwFB1PF1Hvg
+Pluwfo2asU75Fnv6YN7jKNaH9AWqScQFNEcJYBR9iwNNi0Bt1w5YBYyCFBEyQJvavCrpL6d0+qB
Qf0m305WreZh+Wsw4lUejccHPhJbhxvQlOvyYZ+Hg9rgsPVsz7WQM66pGjoemE1whiYOZAm4kZLo
VQ8xD3eQ/ZWkh08hhPrhM0vl1wj3dJkBpVU6rPQQBLSQVgBe6QhMN5J/oM5utQPFf7LQqsriZP7v
ijVv8SdxqFB81MeSQCozdRyDVym1TtW8wfNfRexgJS2lI0p8Ctq3+d6bgdVoAbMppTCjZVcjOfFC
tAQypWBLXpDJO/e3TeSVkKa61YwTAFlLf7VN3AgctFVw9nW9tmOAqKjdGtfM9RFnMj02uAe/u6XL
Y30nUowxBdF75tRsr+1V67GqzcG4yAyf9IsxugZp2KXdAt4vMF43aCH3+YnMNbxyCAIHYw2SYv3B
xwLoXJlTsHvGZiJ8VqF1Wg9uBXTkC5uTQHqEZBHN7gqmP1hd+QL5yNVazivRgPRzNcXZYNowI2qT
5/1m+3Lugb5Z+r66/ptWFfMV3tjVapAuVNYfgi45Ig1+52r/u/wrSWUZRKdm9YM5wjXX/0sG/Tbi
/VsSUjSWdde6wGMcb19K8goam1w8yPkmVonb1kmWOpjF6Eth3rtj9us64KyryT+1IWgHxBTQbXQX
DG+dbK3K0p9U+wkwyz7swjq35vemA8j3CZvmIkdjILCKvubRH5pX0xtgP1kwQtnuJk8DJX+sS9zW
VSU77phPNNncvWbmlw3cOTy5x9iGkuwjq/1pD6sO4uNB9V5uAsPXpq7B3b/PRiG05hGbdJp4fQvG
I22ZwkmcDd+d+1X4rsorF7aXsEoNtf51YjsVnqNb/gRHqouSbhuBfHdszSifDGN0FoVX57x57G1b
eKquq37ZnD779iYNv+4RxbJPvRv7+u5RSc0taoMV4tNB2z/hZBN519WWuLfoVTxBulfvgy44tZh4
S3J1VhDt7Ac24OMnYes8F1BiXS6UIvOhzjhqJGBM5JmwAlDVXBaO1sDi48wT+smpOcJ+oyrp8beE
vYkXU0stpMQtHYTiHq5bm/YKPaqP8G0NPU0ZmB+tjUlcRCFbfTh86J/oyxJRDVIhBAEu28LiuY3Z
9cQvtURRmY4SrpDke4vtHL6Kmrkf2/fHCB2XFuOdxCLGZSSEj/YXJ+km90LIgEyUB1g+51+NZ+K6
d/gkr7VfxfOdmWVFExr9foqWi4vbkm6Ram2SYeyvhosoy/63G6qBds+pxtZj9wScrPcI3+cFAY73
lO9kddh/01TTA3VVaSjwc6mJ0DuNcrKsJ4cvJo/Hh3By9URJmyypbUuYdDZXMRALLMxk4VY/er5G
8bBjgelhnf8NKYWvgvcVbUdPlUanqicGL1iW6KlHA0LL5cGbGCkUVq8i2XbtvOpV+8gRtaV4Prun
BzWTpnsYUQdtzoQWl4/LHVxEwGNSAfUViSTiWDInjkOXYE83fQVnDyyrdJFnEM65kd+09FsMjX5V
5XlYT+3nklC/jK7TMXsE//3XfP7hSAu+xWLDHC+uqz5h/2ZHg/3fziSLB9VmHIqBGOKB5cb0YKFF
x9JmwA/VtrbxG6KWQECGEGs5ft7VXiXuK0IEMuyZjRQwdX/g1OfVGAGgUUlSoT+tPEhutGg4A4SB
mOSJk4y0J668Fj+C6eIXo8pD43D5/8rzS49x31/NzgZiXVAwU/Dbvk0J5ICdJPy+NGVwtVEN+n9o
2KjCEYKMfPGLVHPB+79t5H0iqdiah0VI7QvTG57glrsvDn2NWuN3vmlLHHKLJgtmcPOF3FvUHk3s
sjJLzHP3V1wPjuNmO0Q7S8BPfCMgvjSv72e+TH7NZ9+D/E0KJigb09ZIPnD6mddRzu8y1LrqN9Hm
CIBljraQxC9wkxCnBwsjKXJ6ptwL82/fEWeXQxeUcq0r/F9us8t5j4g2BYvfjXYY3fpiUGR3brXq
iLu+2uNotlHlLlNR7WSSfqrA143cHU/XK3GluyP9tK2OccIntJfhu1IvjyXJc/g86qo/od5Sbfjr
E67afhLAgC2tphvHNPC4DpH6H8H4nUQvOBIJUm1TDIlxgdt4g9sDIA9/ZFDHi2RtswD03CXzT7RD
CJa4yTZnw2XT63jUwvWkQ2AVIz9MOR4XRm7z7dahJZx+s/u1A5qviBAvKWTr2V33C+hwb9t10KaQ
cig27ojf7/0iRg53uFlO8lJLCk/KJHXNTpWOnywn4HDSWSHDV8xaajOeSPINzbcDiU9XSZl+ycKZ
j5oB0O3LlvQDdPmR3aAMZX1ek5px1Il/VFwP8ITGVAkiWTsqcKZzXpfA1g9bKDCD05Z2wNdx5rzr
2hZqkb7GPjPbgxZ2CMSKGnAyprbClZk4Ce5myFkbPexPy/jfvtQKZkR1Jm9JES2NMtzN6i2RxCS+
/NuK5Q3dY/15GxgbPdb1+raFR8Ol2PTl1KEGC9lWUCj3+2tscg2AqhBFiiWHVfi+Sg8JFwDOpBdV
n6H7CQvRqdybAO0ArQhGmtfYFqq9tj2XN0ZaO8Risja5JIlDWLkuY2Q+O7C8xwLgSvBfarkKAMHC
UycIP0tp5r3yG2m2DN4Aisg1NSPa57eo5x43fi1+dXFEK0MOnRIFrv7JTsXjrW6+ZzqQpG7DpYyv
77co/VrejbF1Kn0jbSRKWfwezlxLcHA61P/dpBrsgfchElp+enXUDV8g8i7X0FRu85vtWv/41+W+
3xrK6MWeUNg7V8erPp7lk66k48Smtpy+KMqPBtRTugCu55hKm7fBx6ir5kXqh9CT4r08qdgR084y
RDb4lz/NkILbMhbHKN63NHdSDYkbfcjegX0P7tXiOL9Gp5PA9NWAspA5JYvHxVCiQV9rTnMccdOF
2KBn3KuH5luT8Ywm3XQaE9iloYvdEn2LUz4VBimzBrITq/NLpprlZAPxsuSTvOyS7wriWyiGGdLe
PoA4XjhkngwxKCWHDUfE7N1h1ShEdI9KlKQFososb0SslzYrHWokZVx6kslAswxK0w5y+NfcnAPP
2P3D05RTUQm25xleNLMY9rfD54XP2naBgdGEeG1/jPCnoXLh/ehTO/6tB+6FvyDcMpOi+6ov5848
NBf3mP6MNi9nQXLM3fohEaZVqkb7QKyA+PaJi72YIsv4XhkAt5TChKiz+PnpRKMl1Gqaf/d2TZQp
jYMS9zScns4tsSz8cg5Or1czHfM/QENsa1dIxC3UVE0S9uWTwb+sU8iwPIjBcsXPbR8YLpjo2byw
T0ZZ9g4Ht2chsuCpc9qHpKUOaa2xYZa77nK0ETQ9wEJOPsDhT6k08Do1aQkA+htODIXEMYPwumLH
DgiAuHYsDVN/kOHqVKedehPWOZv5HEG801y7LixFU58BwJCSd5T7lhNmjOM5gJ/O9M3EyBIkQ96u
a/qD/lNXpZFmo33BncwANSCSFEVnQ7VqvwQExWfbvbCnzmUv+stHsol2SxbrcpuTF6MWinCIh/DF
zaaAbFVg22VtyuHSAUGe5yuXN6h3QIWKwFogTxF8dXtmvHrJbGQyIlv5qcnOK3IEdSVedc4bLG3z
fAs7NJKunlSqhCojt91zU6QE5Wt2kjjkml0YfE2KEsPMvkXEP1tFdbRVYqAAVubTDwZFUtBcC8qn
9ykCrPv+Zy78Aw+/a4Gy+zIagq3RTPuS/9IFOu1rREZPBkeXxpdHnfTtezZC/zGjnkDjdioDJlBS
73/5CNqxQtk1icKx/D13FOC4O0oMAPowg4qZRZmzQht6Re+eDHOl3Fkye+L2sIXtDErPQlVF1gds
DN7uuSDmnSUsPLPfljvK3/3FhQfX9dtf9oyOBlhJpMSmp1U0OKJr2wxPYlQpH2epFE0vMLp0T3Al
kzNWexrmD46ktVctjk9q85NFdnJg5vRlwP85LI/REmKN1yh1hJnAHS75cMRTLBowJXR9IcaU/4gQ
nKUL5l+HBj68yUXt84iBfdyXXGdlQPB7NBdEfbvEeha/SS15SZzOBigPgoGhSRDvBCRxMWkG8Neq
/1NIpdxnhaysWDje5kSVq9OjvCYrmMOgaTIBKplfwFEwPhLhqSmdMTEmibeeUPNof3AuPIaoWduX
hA6WZ5AOhC4vlOr10jkLQJVCYT/f/8PYDRsFM21P6C2g3+59gQKbW0mQTjCLNeExC1z0H0LC9P5Z
ZUvdN55mtca0obRcJaIdETFhK2Cm8iY/DWfE+/R21T7TMdUbv4TeO9/un1df5gKEhHKwCI60r1pC
m2XK/42Ehgn667FHKDhiqdBcAytFp4aIrAMc1R/L8IcbBlC3oV0Eotv+uXQ6/Gym0REBs2NJz/EV
2dZH0ZJ2oawMEG4WZZVDMll/5DtCCoWbYSM8aDW3VeJzKIj6Ta2qLqu9YDtftWV3u5GHNFa/9CWI
ymWzSe+wAYAb9NsPGEuffdtG3E9gmvjAgqGQq6mljTKUPBB6dif56MyrT419ltiSKe4c9YGb2xZ1
kgIg6bI7kfficbpOr7KnyeUuCnVf0x9myMVeieXONG07EXjRID79IZ5icjlw/Dkt1pWdB6XHaYPf
kLgyQ203L0j5pBCHKrN4rVBQTv1PVX/kSkjQx+4j/wARQtxFW4CJ9gU/CKGiB1iy3Z2d3sXLIiYP
ElmTE/3KToVAcXN+zmByqNXl1EUTHe6lCedmJP29hE8cQQ/ZUuis2zy/hhcTPSvfh6L9OeU9/VBj
WvGVsADcQleK6Uja02fZl+uxm5dWSQEsMfdaFuJly7FddRCmroXJK1/eFvQN5CveCDLLD6XggJNU
j9SpfEv7gp0Il3FEvPj5hPVMP7g9GL79q7qxOSdKUZYZujs3G5o2Yr442WunxvJY0DvjhyWoqrbp
TRDLKLTiNRm+dLXme2R2Xhhr+vLnT6T/TwJ/kJ8y41dIfkVX81xuxtv4YuFsId+x7e3UlMFHXA69
HULDO6pHfOXsWUsFLIIKQGCkBvXIVeRbBIPdTsdiAioEtDxbIzeyepULnPf+DkIsB7fAH3mz2bxK
LhS8xQhXIaS76SkEYFiKk6RQodIqrHkR0fHe/TMyRDzFksHcaHdH3Z0dGICJXbmMf0SSzQV2CivD
cgPze6wK0ZpcXANruYN8pTH1415ykC7Ucf24VPni1zSFpVWRHj3VgmIt/merhdNOhxDjfm+CD4B4
hEAH1CxOq7gKTm7QOSZ8g0xKNTMdVAydpSuLuXuN+lzpKsP1bqAYMdl7Wa36897g5twBvYpPI6wk
mzUclSty1hqxwu5flY3af/bJA/JvFMyspemJFdDnx+gc5S4Sdzo9jVI7JrPM/6wOkNj6miimZP1z
cwaWzeewN51aYnIv8dhaVtCpDrQtaUVRPBskPQJ1dt5g8WjcgJm46g3Bcx9mcDNURZZAe1Vxt+fM
CI0QkE4f1KG41uuo9d9o2Pk4PvoCfsGrRujMt38n5zoY9jBT69y3p5z8QlykjD43QojjpKKGFg6+
bocug6uFmCu3WJRcD7oIrfgdzDJDTDqD0Gzz8cb2Nk1jF9B7+Mh+/TThZMBGgMPzgGaMGb2IYn5Z
NWVhCQ5J+W5BLw/+HS0io3XbBT/itOpIWJvFbhu5MI/rmalkhWo5w00ekOKPAKGih3yY6cpRh6Xx
2zEM70IQrE/6O3k/vCmIal4xMvfF2aMeaGB3PY4LT6gJyPu8dhstA7SJ7ajFoMH8u9N3u3Ein47O
pi5JPBhNw4LYmKgE2y/JJ5Lhb0IknMlUCQ1FwDmvlHEoZjHzE/pREwiggPF/nRaDAE/oA2NLYjAb
wvsGjZ7JJskRrGXiOPUAYGUazm9qo+PWEIHOBGqHyRmNwoMqb9kMW1+43AeLdqjraiKfN+lkIqkE
rlGFKbLXbfksddZbvwo/XfSpH4uouLB11mDubNqUUnZNYNp5eqin6dPyQ0p1h6lFcZewHDyn4Q4q
bjXu/Z4uaBBpejksU5vdepvrPjH0CaVquHVn6CfA/twrEVQBf1kPwCaIgHnw2woRulLL78LxPtux
ddJx+soLDw4AplNTAdPBZ8VhVbOnZjorquxxXzQXzxb6n/jKW05TtFBODw8P/MpT6R7FNFF7S2VY
UoWDrLfAQMQgIjjLxqJ4upGapfPWh6tMPVLPA/HNHPgkpnQ33s8Ae5uiWjNbm1Pr2Uqy+nNbo5Ih
nSvpVHECuCl6B0Jr+jx6uN0Q3d9rz5RbtZMTkBM+IfcgwxGrMcsxO3BaLSCvaIstrMSxfkzbJHV2
Yly+DlJUA3JAoiKTN3jAYAupB9K9HJ8+7HDPmdR6l9sR+NsGBLSOqGerezZkLMObz4Q0jPU1CTS7
eMk+ifNARzKMzCxB3UjQaQ8J24sXXsDHjUn6ciL8phEtiFNWQVIciJ+TlRBqEyd0wxO/nrV9BxdI
EBOTyGQzgVMAvdeTlGypvR+hPoOlCIaZp/OD635ES9h1fREZUakKENnFd/P/2wiB0BDpO8tvLaS7
HjrZWVmTHQ1KWSYvR5mLVXX+iU4LeNp95aygNezkyBYkXofyefNm+bJJjd0GuJceckGexIedZSnc
fRIH7tIZzXLE8FY7eISYuwalGbz/g+eDyZS94va1W1PxUw9OPf8SNVqlz6tqTi/DIA6BhM1VEhQ6
KVcI6o6xfqgVJNDCo0dfiznLVdQuZyUU0UFbSDIGx2k316dXCRhhY1QU36bOVwpe8IPOE/gsgD8O
mz6jhkEQ8GwyVDYZ1AGAo/PGGg/PGzxUlacc64eAmGbo95RYy9W6al2P5n5mEJ6vyUZdJ8W+Ro31
oih7FylXOQ2qHlVQn/pGc9mbLbeidg4yHnj3M+wvwPgauNP5FDgxW0DnKBSMiygYBC5uVOeCVOgd
BCaDUKBQjG7cDFJA5p5USwnmB6LY5397oyTIW5ebme1wLjmRfgwcDMkccIKqFmdSqUg43Svf0zI1
A+5GmuaPOdpZdyY0dakJKIZKEW5z2yBluvqn1i7eeFC/dgQWvCClj7y9/B4vfdumTA938Lyt4zcN
QFQWNjICjbJDbS4ZfIXtN3Rpm/UlefcNO0Z0MR+khm/idjTjnsp+xTjqu+Kg8Fj++GobZsyZS61A
QPKSagZAITg352rcXhz2W/7fMibEW0hsqAwuEIXqxmQ150LzoE3Do1gmVZ2NXpHw16z/hDaC4k74
Ddg5b3o5BpENj1ah7TQrglMyJ6wjPcz9L1yEt/X4uLwPKEhUO/LCyCA7EEI3Hz2k/UaEyLTFSTrg
Ko+Rv29L7ZVUwW13hBPuiXJ3tG5LIq7aMFj8EymY0C6kazFuxYqHNBqFIQnolYhFl/ml0q+C1sm9
ISOXx18oO5shaeoJkAa38+tTnY6zqRoHSTz38245MqgT2Vxg8TT/TT3XtkxtwezMz2He+RL5j8ed
NSV2GaiB0b1+XGAaEJe50rqm8y7PXr9VsoN8VH3SgWs9LMd/YnhoTj6i1qpXzOS8H6pnbjB+Daqf
kyR4pyJQiUW/zVfL9yHIiduL0heyvXdw+zvnEpwO+nq8PxApyN69FXfo8zxMinJvMhIrDXtvri0g
DR4UlrSesZ21NiwgHtAF3P9fl0ryMCrxOQ86Jsu+oEAHsTBwFwgKgUHuZeLHVMexhWdldPuWJX0q
SdAXZBIjJV3lL+nniUPLynF5JabwSprhxGZ+5244XVFfxdq5VYDWeCWo5bb8YohA7gBP8Nh9n239
UNviqpgMrZVAqZiTZlMrQ6JNk6F1XX8X7TpasTrbH1BNbTw/FxTQtjgFN6+0Kxhw1XmfRkw3/twk
p8cCaSNxa2Ss0capmvO4Z5RexKfLzT8Q3GoAEz4pk8QabwxhhjFe0+XeP156lh5bNVDVNKHM996i
dGUZy77uqTpt66J9PIw4RcMw9mzZMObV+FRTlLu76truRVOZWgCU79cHgBy4a5SfhSXAkc5P5K5d
RPAnaECyuUDhmlo3f80MEawkpb4Q3wdrrtdejpVNnh9kN5SavPHWxH2xeVX8wZ5BoNv9s4AolYa4
pU/7vIzByb+01I+yX/apex9MayQY7IG/eMMpLxvOr3Rj6LnvviCkdFWt6tW67m8yXX2amvqYajTE
0R5fCyTCZCgFoF4j+hCEKQfiOLZCxrXcvE9FO0gL59qAvNpdcWV0P7yWvok3RtmQ9oGjnbo0QZN/
lkj4AOk6dbzvfnJrs+Q1vPqXXkZLh3Zel2xyLElCLM1QSD3KmRXkj+8jC181MYvcQt3ABSQeeo33
bHlWzQv0QEf2Nc5mkolI1Dmk2n147YN/lSRtYvwiE7jkbyrS9x0zdLmIhACvm3FwnH6lNf2KhBB0
w2diBUQBfienbkonnA4T54BFEFg13R6baiTXImOi2ezUKym8TQdnbV6N+tPrMVMpDCdYfo8tRDsD
YLhy2LCTAm/SPXbIBMm6BfRqMc164RbpSRdLEr8uTG6VchCSR0yBpVLJw9Kg7sZZGJKyTKm3iun4
dxu7cvNSP0bDyW2vaWbyj/S3ebfnSzZG9k4Q+LYU/54bHr0AonGNwKX7dxRP+teQVg6BFGJ7a8Fb
m3sG23OB07+6aRS0YMZi5qlouhVZWCSc54O+02ap4M7VdqA6OmbAs7ZqG0J/sGWvePFDD0WQfKzn
5HZuuo+WJCekkdVhrSOv/qWXlHVXosAowqsgW2d/j2JXbwf3ExnvV2oygfSqoMj2MZb0iKC7r48d
+NAPExb8KHaOl2dhzXDAXeAQjkEsiF5f9ID6nPNpxlo34KZPR0pbp4T/SIB2LisedjU0sAg5W4D+
sGvSEzzeM5UUGjCbe98CGfOk401y7Y9T8U97MeisruVwH3/6Qtg9pmF8vgHU5u7zMd8vErMeVabv
q8Wyya+VScybfKV219pScDfkkkxXmmgF/Y4xVmtlcb9JcMQvmcHc2qQPQ/j/+JMh+Mibwu48u5qg
piUrMzab3wrSFQuW5ss5cPGWGmWmzWZmNsjzuirzV0PTgMwmFXhhgXwikW48bsLXYhcMiL7ydLoD
qzW+iYTfer8bvk7kB5lvLScOiznrZuchn/AcnSneKzJXAzejA7WjO4b8nQHk03fyQtMyiUH0vErS
cWxOrl/qv8UYcPek64mOUSJoAGrUXZzrKa0ZCRHNnLbA4k1eCWNV1xlLZch3IImTPCopz+GOcE/9
xXg4EIoixMQm1CoIEGJZ/oqGgl0NRNKhGzTh3v3jJ3Sk+ezYpPq7fmwXZooP9nSXZ+0IlZK/IZ+3
Vt/stCP9VwinqXqQAjx2D9VpTS5UAZCMJcW28pVwZEBm2zU4p1EKOaZH9zYhwKSYjJV9lSa1yBdq
m+qcvtCy0bIndEe2ZP3FJiCTuF2kFKr2hTTn4hRjLdWNSc18VJuG11KSxcCwbzZbeaFRpvxFfKUv
5W/knp6VtuLAewqTril+0NnHP5rFDtUvYrMYPy+v2vKpQlzvGhUZMnUxQ8cS8SvzCfEMU7vR/jBQ
1i4U1qJPZc1nf7vnqwl4V18Z7EYvnTeV+rUQ3ewmVjYdAIOrQQSv+YRBOb93OEifTeFr/4iev+uA
qjZIvsco6As/5Cmivu8XUUf3lsjoivyH7FBuCQc6+CwjyhA4g6wl81GCN+N9KwRUa0VuvxYUsy1V
WhLYAs5tOVonDNmHHRGauDrgJJte59TSgJpjkfhjsTbCOAa3hzOstcOGLgPDB3YVL6STrAjEpnVB
eqGspDCxxfFlYHSxXVUZnF/6sQJqsjQ2Uk4sQZajtD8Sq3Mve3uGZan+s04ILZA2oAba7+s0oEWb
CrmnnD0YiRG8VudzsouQJxKzrFXaZJP4RSfwMm5KDm4mtdGu/D2fI+qiAYOLLDnHlgQ9X5Pnr3hZ
M0dAit+pHSQ7DdW7a36IrxOcbXbOKHs6yM3mj6pUPZqKfxIvBLzAnxzem615N3XHr9t3VjEHVU7s
y052i23no2alQ15QmKZUTmPYLrVMSiz/1jMMFUlANtv3nVDCyiC96JmC7UylJvWRFGRJlv1C0O5u
iPbbC5r2v84oOROH28MixS++08d3LPP8E/EK91xQFMifEnmJbEP2qW+Q+ZyMF1IiDAHYNDehSPhs
RZ51qXXSe9voi+hbIest0YWyc/arCCMgO+VDUIgD2jPZxw33J3p2ghCspJLdrSzM5FeV5rJtq5aQ
sy1eC6Wr1zUBi0l3pB4oco21EFSZEFqdNiWRVsqfjIFK4Q4HFUuLDxLL9e760m/RHx9erbP1PoTJ
6/CkQmtLxwUKLhnJThAGaLr8YwcNiiPg2eXEQ5ulqMoG3QIFRT3Nb25dVvghkyI/gP6xTEXUluCt
zlnBSq0ZfVtMqLaZEsBvXg4iAP7qJrM/BQqM/kcmMZqf4MwU0f0CXhCkAgsnjRqFicB1wC6Sf5OH
/Ko0EzB9fwmwCP2wpTvnGWgQE6CJyhbFTgFdVULbgDXn8dcKawlpYKGCi8KezZ5OFXr9DIhyx3mw
wb6oabl+uWYJb9LMKLFKCYWmfdPw4sGTBiSizzcW/D+q1XUUpBbWY5aNkggd6jg4OQKsgqf9hqic
t4pYEKLkCvSPjgIAwHfIEfmN1z3hnqRPCIderylH9vDraeB79rfPapV88H1fycN6XTfgKXEo7ZJW
ltAKNJu7nvPGUEM7HuoYT5RgFDcWR72k43pf5ikgFH1/4WcQUEp3pVoGDJqgN1Ks5FDjFdDrecYC
PzsgDBl6xf4lWtwKc0XJUsT5wniFoS3rBBP8vp1YtFuxWxUHNJwJTWtz5INsBy5R2HJYW3/ZeACw
/BV1wp37qc/+BwhXI+xXJEN79q4QJiccTvauq2dB9xpCi2dk7byYE+i4tsrNJug5MuyJNwdFYpdr
HpqM4BE7c4ADaA1nghuUNJ2xO/uizC5NSn2omceZUPONz0KNYZfToqYj7eOQ2Y8p94BQXc+TnDqg
D5oMNBa3OaMHFHRhkyCYeWP2cxr9jyX3WacXZB99gVnjkYJ6Ibb+SlA8cSxJhKVFzVUzmqDkc9Zs
f4YKDp1ci7n1So5JBV2t0C2kQOiAf3InzKMGX6xh2utpYCOv6zMgyYhxQSS0fWelgsJA8GRLOxEb
PMAN3+4jGrZMgl3J28PlLwpAxNodzZJfwClbCMRkkfX0urgFPttzsmGB3uySeLIgsil4HNimyEZE
QkgxK02ZVCDXYgEGi6wOUS0xWXxGDxvm4N7wXkNKxdsAFMBeOPFLgYDJxZuH2CkSrFUehRxrTIRl
lnHTHme/ke/eFhFzXxvwuykTcFXJbH8nt3xIaS5Vhjo7kRm2+dMxdfltdr1fiOUqxVVL6u6Etz3s
SWIu1fVl9+vdNEjz0VNanLQ8ukKUz1dWZWOc1LHgT29E2lk0XALd+K6sTzZwrKzCphgDWgqG+rTc
4D5EpdpMjjNPPxPkJoSzdacbCtKH5gj5bfHvpUu5aa/Drti3PMxQ1qxin+DwrMU3MaNLWMukpEnA
GDZSF4uwPdqcYgVpGJrtqw47tmJB5khIlU2GNpJYm9JXeSh0tSEG+Lh9pg6C1ezZuX1jBcCOK3Px
FE9ZNjrac+vBz4GE4+qElB9Qk/mobpiknIhRBiH4yEU7x4s/YlNpigh5eakrnUqMVQPHOGOlXdpd
u9bPj/z88ZGxFAWtnIQGbQ9P1Jx/GsfmTA+f9hjVEiN5DsmpKjZpKNfh466DlGb89XSZxIH+IQSA
n+lHQYa0dIHVBtfvTZP/mRXjQar49J18AgyYBGPZxL4TE5ZX0utp1zT/Pmv1+kXdF7ViFfS3aCP8
xHbMbI0cSvmbLgzyQUgY9gLRQiNALwMb7X7lFSCmPYwT7h5zv1ipSC/Wx9J0/tOcAJdK2SCsYVnR
e4499GiJYe01/DN5LHJ3MObyS9NpAdaGd7jJ/H/WCCGHWQ1C+qAHfB08j7dYUa45Oxc0aESN8Mhf
0CwagfSBw9CfNeA+87shb1IBrcc5sPhxFwrWFhwRwMaot0GZGeeG9+AGs275d0cdUIle6amQvbXY
2r7xgmqkcv7p2Qltr4W+X4Diin7H050Y37fLIJu8yh3iHbHT2TLwhkeXbtSTbrrQGKqp/VfUje1I
LZhcExZbBSdqTaKdgfj7JTtOn1y2A3HyeBWUtFa0N+qkZyYxPUf2txZQsJNsWEJa3wFI3bdXmOuP
Nnp3ei377tkElrSgD+ZZ+TcWD6KTum+49g2Tq/d3bmvyRQ84LhfjPuoMJuFffhJ6a4N/Iiqs+egv
846wO8EgUlJTlxFuV6lmNARYIdIoBGFyux+iA5BstOF3hkx/Dxwjhd0dhDukogRjQFGQJUh3OiBy
8KXrn8+fsBCwXAzBPvmaC6CVmhDbaEd7m3hTYmU56R3bJxUre0a5ugyGRk/U2UbHLlRI0zPQLDRn
ADy+/nTzGmgfdMrJUorr/vmRO0IAF1VwWtE4fM+owG3OlOvP10EZdPHj8tB3a3RKnZtp89ht89dp
aL28iOn3yz6ca3Vp5DfL9EDIYxPs+k2WCEi6Ns8Xy93df/9xkMzv5HBRM8WHUZC3ltqSQo/5Y8WV
74bpvC73UnXey4tt6h8YO7YV07JdbaFL+4huT4sz23iCIM20f6NaiJ9jftlNYpBe7RTs2gG/ryXr
qC69i11z4eaMw+loTNZb6DArWU8+Pi4vCa5YWHgv7+5/2C1cc9NkSpIfmAHI3EGpVQteq/WIO1gA
SuAmzdDAIdexFxbBFBCgwvbvUjHkWdYDfcFOX5eg2KdkXusToG66ee7EpmBjtRZO3BrSDXca85JB
Q5RjJiy0elBSDck+OvlrC8nzcBhS+K8aPfeCJmsmONoKRKKF0HBzFN9DiUn09Kq+eJ58TCmJ1I6g
jNP3nsDQQ2JR8tGPtPBp1RWJTLAaKyh+an9RbBA+4FEKkPsN+R4JYH//Eaa2LEruWKR5W62EDjul
u3iwK52Z0lfqMCI0O6Dp6oQ26VDng1O2a618nETJBuxMfpzZk2xyQSzHO3+qsW0g9aNDriUNF6ww
Ie1nR9mGFtUxgV8QhhA67OqVGq+FW++W9KprSrXXPSNR/YrEcTL0AJ5durkA3Jak9bd9iGXi0czF
K2HW0JI4XYpLjX0GW21QPa/sC4bxoNyjmvZ+aE2PXV5mja2i27hZt2lXiFQasylde1/NKjMP+oAc
r27FU9T/X7M5GWiJ5PzrKF4wBfSuD1YgRDLFFDhkH+/+GmDRHI6sHPXtkd67DN/sIZu7DBUR6OZe
sX4lmf+NMm8jeFkftVVEBFCMT3zsqseSb9UH01Lcvzp0NcxUgjZThAtfT6pZKIrMR9PWF3/qYDNC
iYPv17XjSZzjpaIBx5I/T8Ev0dfJhRD/apz1NSUfihruwzxDu+Pc5HPJzlU/3D5cnny+y/UI43FG
PfbSShheEeZXiOqsCQn82Rm/32Ya1j/ti9F98DTB+NSpkmg2QLItV6OUsWtglLkSPWsFqMpV/tSn
LKHqql6AHsQO1Q+VSEfe/60fysVWUZoyVktVSnCAYBMyifygcojXA7uk2b3mVr4pUOzLuSB9zPS3
hCnPQZLeSCB4IbJZyPCEA+zaWoBLyvJ/gVNtK88UPUXfw1czPnrQ/TjdojQ2D/wEFUMlol7sj2c8
in8QfarRW0LvUq6ALZy88bIYAHKk0bML4LJpoyB+7GkyE2FllP/JHv6uQ+KFGZmpq04lAtEGnlnc
FDDS3cpp68lJEvktgaWMOs2IhWTci00niwEX/t2VIFFDkwEXyecsoM88ZCC1S99PY1O75dF9l5MW
F5xQquTWWavx68PpLn97NPSD9VKhQWe9+CahzU6KldDmRIQeXdsg8VeUVrBJi2Pa4aKtLnMNmVjQ
w5txJW47X5VaZwZ5IQF+zDarFUoyGbOO6HG8DmYsDFZZmkc1e9X8D4jl+4VoRpRq7rLPFE5ljtNt
lg2PgUR/YCOw8A5k93bSm3Xfxszx2iYyA6nPi1zeFnTjmCl96EtK7cyTy1ausIkAw/GHxkUfxFd3
Epu+h+yNYM056gbDJFUJ2dzh4oNSLj/EISvPhir8hYdPaQjnCBI5AUJ5BUcGF11fha8d5yf/6H5O
SnwI5XQHMGrvIKzGcagqj3pJQan29+LFJpCaYkBweNNaLQHVpfJ6b6Yld7MUJaTJb/EshGReqalR
+ZRfuftTgY0/focwaoBq7Ag+8qHYy/fnIFxw/2O2gFExL8ZJXNgS2aKOGZgshgogf3sRruYNflol
noRK1IfSgdcjy0dpq34pzI5p9JSmHips2aiFkSL6h/+9i08izFvVb3N8Ql4Q3hN3Ilm/XN598hKk
JqbHEeU6ZhT2Xq+EG6nwMRpK41FG8C6QbU219lnhQpiO9MU0x8VbkbBeZWcTLuSPMwEjeYwTkAqB
ggrSo0H5Xus4yMVkWEYqBYstBMCOUNdO1H1x9nhFalzMwIqhSPI93FtFHdVsUz0AahnKb+cyQHRZ
f/e7XckRXGtY0r1HIu8PunuxmwwXKdU8f2Imnh0bH2eM2mGSh1y3XJzUdtCvDdDvQ/EJMON3jqtG
KQ2bLBaSBiEGasjYl/0gGG4dzL04SOHyamatM/WKua4pLmy5ytuZpfgkyRbAH9PGQjt+DCHmuu5J
ugvxZgFZ8S0hTz8ZJ1zGNQ+Rc5UALTfy+fENrN2UBZKLo6baDyWsdZap+wtW4D4y4IdREJEFJgfn
WXcv5ABQK7g1pJ63VOa71MlZSelZRXdwyd6ptrSDWYzdsM39ACfnxTZUYpYXHyCGxuQb8wDcXGcb
ma4YSAueroV5t9GvK22QiSCtwzoBTpF+IOlfFKlP2FpXoRntJXbHrU7EdwV9/CdUpDpn3A+Hjrte
E4RtMxLmFGSMt5xsmHxL5KuB01wVgz8oACNvg+JXOVpFK2YH8/z05P0UjkHepFcyUl93tMZTP+YV
hhH3lMXkP0FidS7lJ+hRnpO5sMhJehyEnzc82Vyybeo7ZmCJXzuBf+VNB6D/2b3DNKGuyRsLOkKz
dn7h+Q02wW88QMtEpGXPqdZpsnWMEmIRCSgzKjYJ9kCaKGPtkAKPAA7lP0Le93mS/uvT7/U4uYK5
7L9C0s9YPEXIc7ZuCRWQH4/TL+Df6w6dBgRnV0dGGIilI0v6Bu+eLm7KQhKTuT+xhRHgF6CWRud2
WPKI/NuGxRAY/eCiRpaeLkcvXIwOn/Aaqf1u9ia8iJRjqCosgoJo+CQ4c9heWrpH8yNLd+NWcRFR
moXBcnIQc5Msb/a5Q5yrTxIAdtfLSgTaySmmOHA6IdKAYXgjI/KexKTtRNDmDDJAXVG76Lnd9xDh
gAFRvYo21JEuzMqBCzEo5aJ5UjzsAwo3Z/cX+jw7H+Jlk3ZPylVMlYCmiHaUGbwjNIPrYM8MSGjA
z9yY/hbpfxKET8ucRDNZLXHLBiizm+ZtsODUdrYIB9QwqripWCXoScR2uY6uxDf5OnxH7kTE86s4
lX31G3oE9etv7Yp2CaptpYGTWISd2JrMMfBa9xfGfj/EreJmGyWDmqDrvo+14NMj7BeJEpMrQgot
qNIHo8m3rAaUetu750FoEYxmQyUFLmeCNWFjX5/O5DVbU8LJchdHdNvse5YWzSwoL8ErL6T3FA1l
zl64xXFAI2Hv769+txi+7Ud3Y/bTAs3vPa45yqvAJgIzKwHdBstXg3ovfOEIXJ42NJ8Bd7K9MdpS
CoN1J3KBUpxl6uD9HeLgv3c5OMyiHnx2mzYPNYEv3Fp/tMmeFxD0pMvuTADps9Ij8ofUu6SarKU0
13EPqFygrxN5ZaV+tlJkOKRVrGWPE41SZyoayXPWL2VT8d6/B9oeBbr5rOk1N8PzLUMc1iB+TmhU
ueiIlKOIBe3IIPtPt+xnn/5ifzxKfSkkdKmCX+C8Wrnq+1e/7mDm37e/OMsdzjCFfxmubikIxfvB
EPdAiT2+0YEni52G8ZuvXOEv7LpgojJLT4rW9wkl7mBO/+uhJeEN7oFhcUJ6+8jsMzwo7nymoqKi
C9fd/Ii1MCvtDZeN1VN/zEQvVARHJQqc9DbV5TaWS+1QzSGecy48OPWE3fOBttCRkDXhtjlfMJQv
LGr8Ncuuw2LCYD89Ike9Zb4stQ0TfRihNkyXGDQfe8e0T6bxcWlug+0gjiQw6vkXm56WhJRkaI7i
7w/9YXaWSCpDjWAB0bxlmjGj9k7Gk0hZKdYD6knbxb3TFDtSEQ3s6vShPegvfpTY1mTLy92nWHQ9
Q16foBY+0Nm9VfmFBNKGpAaRmppkXYL84CUsxxnYB/wqkAJJr4NTLPXfkwedyIhIuSKMdGgrHm62
drU1bjsfu5wuHsXLK7UUi+l1TvW2N+bXD0kgq5DKK6bcNpF+6EHQWfNnT+zkt2iIhYJPMrkFrEzL
lwQJNJrxxkYYTGKmMnHdQDMi8i9MputEfbOTjhJoC524YwUt1bMewH+JiSelBXkoukn2ZtcqrNQj
p3N+Y4rIJqxBpRxTXBvlIX94/KGSvOikWQ8PRIIiyjPu8pzkYS5TRSjboJqI68hI9CW2Vvj2FZLs
arjaGwJkVCZlO4T/TlYz0c45XDt2KUH99ZFu5l0ino53hqrrofFHqYtVTpk3QqKwpxgmSt99q2SW
GhMJzPZ8ZkMtf2glkRrkxM8d1uHnUacKE7eNbASA967Kqot/3SaUp6JPcXBJ3QBIFAf2WmVsyKZb
5UH9j7MtaLRhnCvPFa4SYYx2rjp3mpMnZetga4wjq4xJtFe+vvxAMpLo7LWXGEyiTyTV3xBgn3Ib
f5PnVwdd6ViquaJKDpRXxS+nLw3mN6EhCwZqqlsAkjIKay/ImyP0PStvIopjDqZsrxi2WYN1OQAV
DF3nJmluSt1KXyq9RPAU/qc6fJjI8Snq1YzoBtlcBKPicm32ong3L4+t8zfNEpNkk+dEAowpIOrz
kj7AS5PWfbd+OP2VCOf70RSltaDLnVt9xDBNDeWmW1rG6TNZlYLt5sHr4nvgd9GEDojJ5vZ92fNu
K2NRBO1uzE3jaYVhEGLKc38yja+gk03mdpvpmNndeBTDBoEJIoyrsS2XEaZHsfnrV0+dBrdk3bFt
X//3BBkdNaoU7uGtmZRtKKs5+aAHpWguNXqnJZfRvt+BdVa+5t31xCqx+ld50rP/YoTg0/0mr2DK
IOzY2qe/IlrKBbmfOlOtmLf/mxquUPme0eabCZ07UGCs4UkLaiaKTD/cb5cszK9i3z3fvQQ7zJ5t
9SXJqLcZCa0isdZ0Ee7L9TTbaSyIaKFsGm5hbYQyZEpOYZickGGS7q3GXEtFq4xb3BSkvqVAicK/
yY/Pi7xj1NowL8CS3wQWwvB8LkwW3kAJVS7wsboozpYjbWbwHgSvvnwkCX8r9t51W/8dnRXUTKmr
eSA7++NetQYP6FblsQSjtPZE7qQ8WP8HCR9zWPzOwL3OBN5Rx2tHQ/nLQjsVbQsHyxcMKDtfg5EG
r7v6Cho5jbLL1jzyw5XEUtcH54pwqEeR4Af3UpeKiJgnkpmMBtmETBl/OuT/AbOyH7htTlCSqNHN
z9Jxh4lavpWmxrQEj+gTlnTbX067cCGn9PVZUznfSRd4zRZ27TrGgDFpZDUA5oSqPBRlWzUiSUhX
C8n4B16szyjwiH/k+LxaW7Jqhyzo/CSJ+1c2KTVsraWcfmPYSzpW8jC8RK6wDK/ddRXJqp7xsEyM
omMaRAviKRbB6mbsYHYPTiXsLBtktQoE67DnqpUnx8wEDa+D3MU/jEcc++GfPw+QC6h5DwfBatoQ
tQICehI1xEa7/bK5Q/Om8vdfSCQeWBKFp+1M0P5amqUhhHpuOsPfTo+w1kBEvOUiUAlNuuR7Hu7h
636CLQaIW2G4L3uoTK3y6zP2XyQWzr33rzI/8sTbUEHTvbqfjwEr/OVHo74LNgOMCIkEoJfguZlx
imfmj6Q0TXaC95Gs8kMrlpg0xC6oje1xPFI+EiuFpf8sJCKZDp1PrzyylGeU+QcG0hfl72fQh4wU
Jf+fjvRZhOPQLYedxgMQjSogPIEziPsFTGPw0m4uZwzChwLQyzb4E2MUIKNqWl+aH8KbdeG5NIqF
mHRohX107FJfp8afjGaobd80CUh+sYKvo2ISUISidWeSXkP91nYb2lT0zQjpSH1JpCYT4dLl5SdI
BJxg1YBx2nuQ5nMW/VGVANmi4JWas77cuJcf68KjW8uMXVCcVbQRR3AQpXuIQGfS9O5CermJLcQZ
dh5ghCTitKnLhs5C6O/TE5ifMUZdA/qNys5WHaqBqmE6swkPi4HiyvvjObxToOS0jwWDdQ5s4E4E
hpcWfu5o4F/AQrUR+bsTaJClY+b8uTwwggXriH/esjaBhLOhUffFULTS8lpVquMqtRfrTWxZq6S3
K/XwweqDYl9uAXCqbFxBr4JJNcmFofVdhGt7gNakvf76A72udqJWOgoNJnhNuyoDugx4MgGa5VRR
pOQL03nXeFi79p8sNcw1ZxGZfJ1bbN5zHHW3R4ukMvkBSYqYihsx5MwsJRtuo+Fk5wDzK8LsbpdK
JTOqG9vbk5vcYx5mTYlnBoaJwiVk57MKIv7HbIpmD36zqWPRPM+BIo0nQquxBkcpkLVbacOGMlZG
54IxTND4PQegN5ZhRXTS7Bnn/wD+SMuIbyguI5JU7Jdey/AH2dqbzvIEzNVYXkVN9V+xNZfODwUF
QUlEaP1cHj4n4rWdB2bv9UXWZF9zXufOskwUyTvNu2ZjghVv+lWtbpcRQoobuNIydHzNDKkoZGgA
D5S3gq98oSRVIdDd1BGQhR7llE/CbEeZRxVixbKH1duOM0VIV3HW9KSVcgtrEEJ9gsNWYxqVTAEv
bDP/n3scMPi7ir/8Uyyzi4f/6AggwDk9wPX2X+eQUV7gZjQZo8D4x6faomq9NwV24xoEzO+cbBoZ
GHofWdbq4Ug7r8yUTm0b7XWZ4reqjeAxQmAwhtlKUWIXVGYtMiPrLO1br6ZebNBQJgaOg+gPvaIj
nRs7vwWruf1dVcbuS1l9dVk3ucV8jS2c+eTpt612M+5vqKzYXulHB4jJkVmstZuK4Teggw4/iwfQ
aCt1GehXgwrQk8fDqdaErDxjthSaTl4oNG2MuUOem7L8IXcuGKAprP8znzG2EhfQ7I9SCJq7EUpT
DKzZcYqhvLdsVRbnhfOaFPhDjva9iiOtn+1Ihl80UeeVTaUqSyEoUAXE+jWzmE1uwwnwQtE1ZWpR
vcqGrpEEhifn4YbYYz9bP3zKwFuLmdIbY0oFROt30Gf/GrQU5e/ZPpmt0coQfNwSXiBWRX8AHl//
nV5conl8l44sk1Yvp+fpptCccgsLv4ZBIh15THRZxpXyYSD6b4wInMSVgT1HcTfU3DGKbRYx6xf2
6uxc0dlQaObgkGp+JPm7Y0radp3TuWmygFGsVw/A2cVHanqxSGTZyR9E6G/0ltLrVgYphcSyGuyZ
ma0tbPaE1pAuK94AqErTiU8CTc3xY0W7l6X9nzPwfOpIeq3trH6JgH3Z/RXGvoRGkBDX9rxyRjmI
8wXDgkCVMho2akiJnrb5CAjIkS2+DhI4ODyXmi3BYUgKKsHBaPQL1s+89Ka+hT4C1Jz7r0gZHkpB
EUzJuD8COdQ2aVoAfTwOIhKzptMr06yGWwk4fJhtHQ5+akHcTtAXwWw7fDNpEfW1F9m91USq7WrX
rWMBcGs5dJxmxoMc3h3Z1qu2XrA2uIA+uOktHQL0oH0zt6a3AaxR6myKdWKBDR2s6QUQtt6VSbne
vX5r5f1amNGkcGdWeG68HHmW4IwPbWiI6u3SdhB7Gb/wyWCaa7IT/ySJmUlB3a/2RFs1xe9+wSW4
AUsQVkdtjpzMIcmRD4+at4+HISwaT/zJlP1CxvOXrysNHwvGds9gcJhI7HFXmjIU9svFXv5PIvPt
Yce/U4Blljz1fyeNMNREm+WHBh/bFK1iQWEk8ncwEUGowk3xN38PEcOhB1bKeshwzI7NS3DYS0Ot
YrDyTpiJqhXT7SE/QhCvNWMauq/b6rPD4n45TkS7KM1chkT6UysbUxhQv1Yl/XzrJzgezulaT8Ur
YpeTHZAO//F1Z307n8Ba5bymQOdrIFykM+/eTObfBW5rAmx/bKRW9OXpTpJ5QJDgvJnlo1Ww5/zC
GKJEpp1+YHjt/En/WbGEkrN3PnxdD2pmGX/Uetf5rVLPt5MweYQGsAxrSr9ef1uhjt8/lmXHWrGc
m2yeTcAjnmUuoktMwMknUfU9Upbljd9N2iusJGUrYG/z/XGbyLlMIWvp0e/1f1BoDG415IpgyJbF
N1MCG4RqlXpckSeNKY69x/Gupvugewam1CyVpWm6Jjix5Ww257gVDApfYThCEhivsBjhcizR8qDc
BuhQ0dN9stuOapfVJ3eKvLasNQRmVU/04Nde99z3xxfmT7EfxNphBL+dnrfIT9T7WeMNzrQRw0W5
hCevk1ETi9+sh18BeQYHpRsdJ7zX2kv8j2aNQ6XNyPSz1vFfDNdZ4azl3rzPGQBz4H6NoDSfyu7e
Z3ywJ+whCwXzjeJxiNwdbGZNfQUU8ZDbeAy00rVkbChBA7MPyYrkiSCJuFA4ie2fmnxDja/gez9M
Tm32WH0mbISAbikjvkHKLFq//b3Of/pWhjmy+RWSOynvcOohjLoA1Aldc4Jfpt8N3TC9JFVMTnPw
dzJ5RZF8kXEET6hHaCML3nFERd3v+4oPbt7+s+ns/7GBKa5p6wD2say9ynObrZVrgRi58Wr/hMi/
u2MDQ4aWWUXVk0pcKrxZHZ8f2QDbxE3FfbXxUHnujha+7BT/Qz8rdyZ8qnTQBtHqgo0BDbI8O7GO
d//MM5B7Ez68UG2jssHV0s3fZlRuyW8qDOvAqwGdlCrOnEtCFb4ngAoSSurKtKcQZ2k3+1QIEgb9
318VTB6UG5K01+ewEXefRlMmXH0EtptLxB2TpJds8gNqgH/ItaEYAHrr+tFXt9mcczkgxOATE+6u
UR+fHijQvvmFc37tosMt2n1Sx+/lwpIK7wSp2SjllNR/mrfymLYtdMlmveO4n1l2kTYMD6t8GzD3
d4DuCEHI27qrC2PijucJt/fK2Kb5GvfasbUHJ08M1gloXylixoHCWNG4Ed6ycSVIrwbj+Ck/AkvI
efjYz6Op5eTz6+N6OWcHN/0q01PNHb1Bs625TCLospdOxW136CWxCDOpjsHGZeWx/8G3wmbIaXww
kvo/SI/9uL0QeSieuNIH1HMqyR/FXfF0E69bfWoCfiF4q3WDUeaIYcrB2Dk4Gln3NT07PaAxyoXD
9Qq7OrcROcwfCztDuCRpi3WWBSU3DcdJOMnrLXvjlAlWYffyM9eJkAg0NnNGFdFduXssbkEjn3kI
+6jumR3IMibfRF6/Fby7ezoHPhVaMgjzlTFRusvLhwgnsSczNxBsGGmtVCX8gj7nNvqkyjctI2sy
qVHgs9Cfj2UxF5pyLfM+4AnQa0t+UcUa4LlgLFNySEE8U5aHuv55a/KYlEPlHTY1kXlbTBquZTjX
dKZHxqTZdnlJcPnWCdPM9AoCxhgWlaVcs70rFKjkLpgyIQHxOBYpsyrJQT+YFW0qKnN8MtqvXS+v
vpCcWiEHGVfYlcWVJ3Og1EJVvqgAO48BwrvC3OyenJ8n4fS6lsa52nnacm5sTz36+d8NETHKey3d
dD0uxvCut7BTY6TkNfWlIQE9BE9accQ1K1ARpZumoeLV9LwRX4V9Qxy5f+mHHnH2HKz5eIR99oGi
WavOu33/jVLjhjAdLFgLQBlV+91xFZGAQ4YZ0/+L0ketd3zB3lnioxDNX+c1MqDNOWrJsRifyAQx
RFYb9oi+r4xUpQsSojcqYjjhav8CcJHR17HMLXwbAZWpaelzYZy6eTbF7vF37YgIP0BcK7Y10gug
fNtIlIc0Bx9ltCcN9mSuzEl1Dsb/7E1YWkSFaLvy+zrU6dyh0Sry6x6KUfnF1BS6ifVW11Qux3b2
0ifYyV8qu/DcZyt0UwPvZ5jpx8rsogrV8EBlbig0VxtG+jHi02RG3uM3lI7O5lAy8DbaXZ3uXNF/
YrSisYHBgaiCRNbhN6BFsxyHM5gL52zk1lLkJdlJneAvL+uqcaGP2P7wxQobq/0K8VVbr5tjHOWf
KYS+vFTcuBI6UrWAkYeHGnF1/aXdwLpjijwt70HoZraFhO56sSpwTO2R3PKag66kIy5kBC652m5s
ljMiPm3tCXELjXuRVTDQ0haAK7cd29/Sq5yPvJtlep1LvmeYzjRR4Fnd+RWOuzjq55kJfGzCD+1e
zBF9SL099kVKWm0Wu46UvBG91rxaa4PAgRCM/L/MFpkQ9GWeJHxVzkaSgziPppLMI6baX0HNYXHO
qQ7INHZdN0jHgo+xGY0RnCOMsqFyoOgEpmT0aQlw7QOJ5m2VvKrKTfWxlnSWds+lzJ0GgBR/bnzF
YG9+RQbsOoNpZwtiwOaz6cIYHeo97cVX3dxKsZmJcZaMkOLfc9Pu0TPwaDr/MEr7SjhNuLQuhzdL
gVpE1KmUqiqR+9/F3wrm21nxLQuj8/Z89u7RZopQEHt0noX6KKMCcGy5Ovts3UdIf2KNcKZfPqHp
R5aEC5d/k7slr5f0CcYowC3LFe2iHG5b4WaU5a9y0hJGjDWgDFC1EJr8TrVPRwdIVf0MSklK6ZPn
h4ouYabOTF3VPcVUZxE/HzJTfyKD667U/mzQzNBvfScmgBtglQsFWMFPVws5cQaaCQuqADaJUSkW
DUGSYpmr0HPoIERRjprsvM+3rqyNlBF/BXMFBviGFbXACKznJPwVAfIhIiUUAZX3wTvSp7/AxvSW
wv4GL0idf6LNJ+XHg1s/+Qhr10wwTEYLHopix/nGLLeQNF1beMsDyNnN5V/6UY3SxRprP6PR087L
qqnWa0SmYEHMscynCUU3g9rQwXLqx2X+xP2MxHShacxY5qDAUMvDtJqxzmMrGpFp8ZOsswPCMn7P
/5MhgUMwsYb5NgHq6m8KtMlBFQpmKRrkBkFXvdN7pfRVQ1SNLKXB+W9jkwqd+b4hGt2nOTJVk3t5
kUpo3G6+FGwRHzUpk2LsSdpbdoUa8gYheF1Si1s/AlwG2FVCRyDaW1SdonlIXKWqR3kw3WCGClP1
IDsp7Zkthb96ddEIMO6mW3tMWOWUuGBllAzdPoi3C+FjYC98Rl7hHB67yFuljbsVhnJ7GMjV1VdG
z8aHLaQRHnEZ798eSFfB7r0xcs8LewQOg8fdIzXzS12LY/mkAeZ3gT4Y+2VxG2m3G+23F2AXJNzb
gteCpE3kVChOPIWywV/Pc19KTgdmigQse1KFseYT+taVHySKJOnireFV//3J0/sbnsrt5EITZ2L1
dPvLP0gMBFNQJ2kXPzGTiqdGpH5fKKJqnBugQ03FYg7l8KN52XAiKKyTSYkWrFT/tEwk6L7EUYTb
HFe6ecYhdKUcn8WwxiKqJgy7jqT1J6emYSruTxj5JOSE5GalldFUnUSYPr54zdU/v19R1CsU6WnC
NXi9cEdTaw9KNBo6qw7ErOAmMucfygOzhpyCdXrvIjhJgec2jhgEvQQtzrZ6pteXosjtKTEED0Wb
bGFtLMBdrblDKtg5ZyDDcatobWA+Lmr/1iA/YFoVkT9GMn7MplVO08HiD2hVuS2fQ1QpLa3r1jVg
4Y5UDzVEeEILJpiZb9PxT+s60sz8/f50Mc65pz559t1A5G9UVMC6MrYKqCbqSGuaeFScjRfBV7Zc
T5ogTboOgCXcbmRAlh2GQ8ypF7Mf5SMboHkmCVvG2VSET+EWHvHsk6IcxmTzJuAkuXmKRkwKKmTA
Akw+kvdaSY1gyx8G53kgeYii5WwEM7pUDbhU8wBu22ztgqVqrFhh6jmAo46aWGURUv8SS7YN6/80
wRWE0ab4gHQC+aGBOlvgedht+c/VNDNg6yuq6K5Ee8XUjfye27KMXV0NFmhfTbSmvzO96iZ7IrTt
Y/sWwN4R6+/one8h8VCLQufVp8vTzjyE2aoKfUPNmJa5e0W6pwGR1JWlzwmoQTvPdP79pl8pbJkv
xAhr6dVB+OQFf7EmzSWtIOsZTiD/qB16aHlJql2NgTw9AUtyiumbuZRCIz/5ndBHNKMyiOexqb5O
Nt/yJiPJTgsP+GViaz9xs1WLOOu6+SCXTBhVCTNGHhy4WxMbj0LIi+KYozZx7uHQKxfekc7VkQVL
XAtJlvWSUNvLLkGkKq3yo6AZLG5KJeiZp2nYsMffJEZy80lXNa4G3SiKqZVQ4e8NNyv3a4X+JJyi
B7oeU5n6r6D684i1cojxLCDTActTIMogX1v8yRSajSUgPywXqpBF9HtuV768bSX9kI7bKch/DKul
zFPdsLMDndcJUAk00nIBBL61Es9qNmKumL0bo7G7zKuNoR76V3XRb5T32b6yJqMnvBOuqBvcWu9j
qU/JUeA5/SEGGFZajvAExGqOXm/tmuZaTNbyc8SImf7H38vg5T5CKIQjaO8LAo9yd4LrIRKINEYr
8bo6YZkB8vbmHbqrq09k1AMLywayecbqu+kK/Ewp5iqMwUt0BVK82CDg+ju04QjlY3oBJ9xy+dNF
k7uu7Wsd/HswsFPOVF3MFB0r83uyZk+5H9F4XBcr9dZbrzymlLcb18hOELTovplFBmSbNl63dqx6
AWAGHdhOINZoWOqSh8bafo7ASu1MMw1Z6hGzwiF8hyDlNZeFB2njlnkKE/VAs+j79orl89S2lchN
bikSmNLP7zixuPFdkhEi9NIb6D9S1bmMjSOKoYMLcAG38o2GPLCZEaWRYDrK4eXIddKIfqoBIDKG
q9BVIQyXJk9RsINaaL3XDTd48yeuWZ65N+EvWqYpnmbP/fh9AkomL1W0vAeSV4zqLszk/AvMBns0
vt1J20g20AS0vVpEMT1wS2CEbGuKVsiqapV4+xsj7Nm417SwGrwuh0sE0GzJG3Sd1CaGtUIz8dY4
3MSMGv9lsPjTMDwIX83RVpENIW8of2tDsPQgJnaps4mh3hSsFUwrRXV7d337QAWYsUNVd4r/GKmd
z6bs76fhA3SrkYF7rY4FuQGW4BeGKoyf9UrcpczYLgGLZVVN7qD2hdCQfuusF1rny8bwu+Q4BuSx
006WodIU3WqNG1yGFlGH1wYTET8Slyb6gnMLgTzgEsyDHf5Ro/NsWgsa6Bf51V9Dvpf03Bz6UOY2
syXlrFLd/akv9EDFvyKSwSWnUwFuKRvb51MbWIcavnWzHX9MOhmQqjsEOhZG48KJcK5vZQ9oERYC
e9VdwElxk5eyBtRk+o5xfiKbfQzySX6A/B2QAo2jcqTPM0TQn4fkaX0ZBggK6jeTUlSv3PjuBng6
R/m/db4UDZP3tusnWD4MgmRtYG+WClZf1rKeC+LIu+47oyNuT4p4bMUfnxhqLCnYuF0Np8qr/Dt8
yUAyA0gyIH0R2vkyLuWeWKWgyoYioAs/7+BfhYDAbPOt13iPoNVlUvsJfxE6y3OBbOQG+Z3iNPfF
5B46L4MAzGwm1ESYltnzpSSv4sw4BG/MKZHEcSL/BG7KjZuht37dirG8s68r3Av1JdUVYWjB+T4C
AFSVQxTMwoRmPgK1U74eKNRYd5VjRV3MojdYYxv/P4fSKcntUU+WQ42qLh0G8o0Nmkjb8j2UDWhF
x8AuvG1sjADDBJdaqEbrvyH9ms31wgnZOpjFkSgn/q5ZmsaCW6BGOoA0PFChqkeWo+PQEDinUKW4
r9UjTcuLffLntCheJeMiz2uAhtqLeiSfJLljlAaBdmixWR4jlFQPO28h+xnym+UWLzqBTqYMW99Q
eo9Yo8RXAxGo2ral2pQDdX9H2n3fiZnHXBrg6pxN7cUytpswQKU4hBjwXbIuFANLHs3h4zrAtCAY
kc/S5U8mfjuP/38DcZgQW/7yB1XIr9KaSY2S9S+w6CPMPq40aYy3ZydMCMd7OWD3hDI786G7iU8P
m00as7WXNAIZ+9WspkekTlOZJU9yBeSjn98M/55ubzsdRShIrXYesG54+2wWLw5yk6KoMFvT1ntk
0UcPouvPYI7rDWjgUMzgFUfWEUupHZ2iDM56S0WaJy6MnxU3ZCb+co/wNPDxVJHjHY3cX4gsQya1
XQ4sfrfpggZ3E9Lez/PADBQiHLsFPEImhI3+uejVTH5b8pUOmLKPZTyLoPD8oyQXO5TMvDz+jJ28
TANz61/ByDtDLETj3mnKW+YbG8txDCupzWmvbvhCtnBM8lStB9gEMcIKTwgVQ4WjCksLXqjW997+
rHzM4/oZv9d7bmgvCSmWCeoUVH5DOGB+55pvNsUqwYFB/R49nVbKLCt+kE6e2MDlgwnFenya9ESv
uwamG+2Mj/OnQ59dlEaOLurWRSJwP0eGud2XIHgCtIVkEIJ9jgdPml5+MingMoUeBW3oAinb3UOJ
lkz+F/ttGhmCnSeTybasZzj5W5FlelS3maPwcI1LBs4MS59MvvSkU9RuRZfadGIhSdQ7H4r8ZS5U
rG0uSEwHM6PTtkgZUhxr0TTcReiZySczNNrW4QR8IQbwBkexOxF+aIJ9OelievHviG5740KBA8+A
bNt+rXmWXeTTHQgMFIVkN13YNqYxzhzUo51n84FFjL6gAtnjYkyMzwtehSqKcXANxu3EXHyVuXlv
gUveutS7nAbLm4dwnQU3JJTQatD60t70RC6GfGcDIepFo8MfFU3qAmoCSVfGlt4ZwEYcKOcnLkMg
wfFWDjLmug/r/qpj+jhdAeiTyqNKxF4RdAhX7nPv1QR6L6yuogPoFPmAs5eWj6d9gP2r8XmJ8fMX
/kIXz3Gy51HWazB7PN+kOlVxaZ4EOhk36+mge/j8DqG5xQPa+SUtgNv21rTffQkayrNoeu0z3lVO
cEcL/O7ZjkwZV9NPdVkxGtJJCyI6K2a14K/eGmLMzC5b/MD0DpTO949IF35HMimtYUEl3XDzRGaN
i/wu9USjIy81LxeN59e5s9Iv3lN7BP34FVtCMq8ZLfP52AHxyQlNipXlX4Px/UC7Iek1T1ztEceY
jbB5FiL7nRSaF65yq853/BaBlnP2HwLlnwYa+E9OkdEe3cRdrCssfKeUL67mAFfzOZQyt9szUNlk
xCPBPWHS77oJJsLd0nls0SqQ9N5R8YmSjpdYY+jCfydxyFilHbCAruuLbDLQLE9riUeXXyuc8ieh
5Lr4bxPnMVKPRiCkBtlXkz0do8BsdfLtldrGVR3VnJGYNsSwObl3s4bh5lEuIKzgBlxlhltcvClW
Xxxf+b8Ksz04nssV/yIPWjgs0136q9zOzaXMFOggS8xRlGT72isQ4jkBVTin1eVh1f3fYAtTLbec
eZAwgk2vgzOizYXzuIDxTkqSBkhnoFgJZQWJe6UVzJYu+x5/5XRePwgi49bHwON28uLJTyhsgjkX
1n+4Q/tQmwpaZZWPN1Q3VOKYmeScbu/A359nCRoqwET0B5Ew7I+bg9/xF+OzrzB7k5Hs8p8Y9RJx
s89sq9sumq98gOPA2qpHEGrtK8hKlrIwpRAZp2R3NwHpho94bewucIQI/mwxUGpW5F3HN5kJpfDW
X4iIKLNN4XAOYCmfgMl1C4jAohdJYcYURi3OteLAyuFFTd4lRVJivFhqiiwAfE7SteBRm/k7tzKM
PSVw3UBHCLN008Qy4qS1/dH+ZRQFJ/GESQCw3+ieYc3qKcQGtFAdiI8SFdFRUvFX0hMZ6CCINMRF
J7GQQwxfBiyX6AyshZxRVqOH3/G2Q9zk05/gRazXpJbAEmUe3K5lzvsutMMNlFmWNhFBOpDtohcH
Qh/GwVm47iLjCAF0+atx6rDYuDNnL1pu6eEHNCe6Ha2iDjfIdLzanhttTff6rTOZuzRnqms/Uamn
TePaCTIIdNLnqr629fU5ae05Ntkz3qp5CWiO0zs6vdcuNCrGsOH6rerVeAXz3Ej/kOfV9lhqoaRb
8mc5byjjBNdJhSEAegeIjvm/sWStmjGTvYhiDA9ZsCkkfgBG7/0IhwyId6n6ZIbVTFYPwnkK/CCa
7UxEK/hzf+Vr/A7amqT3rOBQ4F0XKd2XVDg2/BIpJqiLzK8JIuUjoyUdQyxEvqtwEK4qm/Wmrbq4
wJIPAIVJ5+wCI+ijOFxC0jIlla5b4lCclJGPsLJ1EfjlP+R3LlICrZ33XKHS4c7uadjkq6S66qoj
Cga7sdujdBn6RPzAtrW376+9xe9u7GbuzFct3NO2BYxnH2QLXD48YMqxA9a/mmLF6uet9AIVrdy1
3ikTac/Zdzn4XVI55rkGRV1q/3EVtqkaUC8qhvALrJZONRJcZAeLMJB4kypoXsRcU42d2rDQbnLX
eX8rkrdpqOXjpnZuUuFygqHtb44TWzZXRa94S2c7fFq0jlfNdZxw/XA3CycglZ2dkkfY6wYZeQhG
v+HyRvtObKIXgUxLK7LKxponQT9Nl9xVAg3f8d74YcJ3ylfgk0M5qphLGP4c5Duza2+AMIJtKbXZ
xO686Ga69Nw8R0aXsfGDSs+ym5YhG3rngynqDq9r6iIlmAZJR6VdZgAYmU1SdgnsiWpIhHJQi0i0
manvWK75tkHSRW5tlv2bPJBB0F8BCApypByRQwrNkaDD6JEMD540iQ6JeRY7B5Q8JTp4n5Vt/jcX
O/eUz5kxxgK1MFW7cKCRFFmZY07uMPNXcp27aCGma35+C4TdvO26LuzWdhCOJQk1wdp1Qen39C+A
Xb7zV/MUR3ChPdaffUO4hewUNesG5uqUP6MZ22zbC7+fqpXaeDsHCnF9OLhkGXwlJPztdYhnxLuI
Mu6mOoCs7MzwZjiOsyKOmlm+KFyo9Fv9/Pyiz5nWJGxcLEhkBaPJyoLDindVSRIQpXaUouoWA32v
Mb8SC3Z+WpLPwyYIEHEE+2eP7vOmZwj+LpcqHZtR0pJhvT5eWa/hP6tUVskVIhXADnAKfmkBNSoW
znVUSNnKoHgeBiF6e83qUsOsxbD3vGGmCx8A/ufMpN7eX8+uMctLf8BZNJDK6ZtxhNeOMkN/rgdg
96MWdC5XOTk7AizSRTa7wmHs076Y1akGdprSLKsWQp8XWVcFw50EcHnf98m1pDLasQBIXOfIhm+5
5wEnCz2/TR2z0pcfAQ7r+PKxGkylLNBsVwnmz/bXeo1Go4jHQ3SJ7jakPih0emRga8/0f27WXTAm
nBItFmJiyhRcJO17ktjC63Lh1ZI/dyi7kRnPMzPgmkh3PTWghB1lRe2px+AsaXKH8MHrH1TX/LYg
ntacbblRa2MD1cIki8ut8ipc9O0siAtNOLUGrtzKpz3xf6LAzwVgu8cNXx7hxj8zVdsefnrkAyUT
dSQoGG107gGTDfPTlnaeLHHJ75WfrulUPOlRw6+tPt4gb79DF3n4QfGRpHmO1lqEXbROM3g1mdU5
eesJbu3QP+Y7SuJyAQa7PKKDDpd+VGnGtwbXv1nIeNWdUczQtehWSNSXSg1NzI0Y8VPLLn7ngylI
HP9z1ygviQdQzzAk9XIzv0UmEUaQq40FAGt4ueKMh4bmHgO1FkZYdKsjPvsVxonSie/u9HkNgXOL
x2N3Ve1vT3OqMw3E0eQAEsa8BFIOKc9lFbsAhBtgjcx4Oj+1ugjfcSQ8G2fg/KWaZ2g6cN8NfqYa
QMSxDvg8cekN3Vv8EXnksAixEBypJJxi5/eiq5ZlpdZCZe8m+rYTaB415vZi4ur6G+GPAtuYSpYE
KS+dZC/Ovt9tPQVQ3Yy6MlDZ7JYKmtAkgOb2D85hk3hDJzGotkVcsjKZ7mbcqcJCaOtxENl61Xdr
XA7j8YQi+3NifH1uYDjz7tGLy0bj79ef7CXz72ify0Q5IKHAhiUY5Kfo1807tQlocx1IlcQjoU4M
Od5Y34qtcTlITh1k+arFIF0XPO2g7UVekcsKCGmqgeJhZRmg6vCwrh8qHJHaTrlVojTT53KL4qKC
AL1dI21uh9yRg8w2iYPFgFluJGoh76f5mtY2vpVDkEmEqjeL9BATvTtwbAhTSKLNzBVadCTcm2lt
9xGzT3zRj3TknzduJXV+OfbprWi3yGu/bMrn1XEVD6F7NXIua3f18ISheeiDQ612gYk6VQi8Ci9n
OU8tChqi1nVjZ+w3EHEWqI5+t6xmvUtHSuMeSCd6eMXHVkbUtUvbKmwPGwjOuyaUjiOi7492L6f1
DDx2NHBjjYVh9jQW5Mzk6ICCU3+51H5pc07kPLe7RsvGVMSPtyuQevY5OPw8ECiFxBSxIKSbwEMn
EqjkVzImKcAAsPoTp/KG1wNiHqPdeyq4jfZy/3isM9ThWJo2U96/u8C2Dy5BqhE2W9mOf8igkXAZ
iGTucHUzxeliqu+c2RNP/gy4IWTDaIOUoYGFWFjeVZc5SPlaa/dWCq2MsXGTND2VskOflf+dCm2W
9O8Aa/IFsCOgMG3pmTKeDCWNe9dOMy5UQAl6GC+NxWpj7UrLlGYBzRmqpKraTmX1oNxg90veuWhz
CmiPsGRpGoJ5HlFLms42WgSepfc5dv8t6H0oWPkViQGVv3ONM4p3c2HnA8j+Jc+I7dt/TEFc4ACM
M/pkuipzITQqYczH1Spl1zO/4Wj3G1JNWhpjg1o05EBT37Nx8ozTS8SCfgd3oh0n4rZHg0vrX8YW
9SoWVXrIIuRUgNWq0dzHdSc+hei28Xiw0qwa5uaLvKfB7Gowspf92Rhf/7eDyU4/ud7v8aljnVU6
oUhQrreNCzFDHoWN2fb+Mej4DmjrsDFiH4ML9S2eQanN9Ihy2DpBpu42xkpEdKtrvCRr0QSrKOSA
0Sd/bTShAnEXwZ7UzG4oXJs14er6Hlme4TrVb6o3HYNSSotEGUSrUwbXHqDH8dwA3mZLwUBv3176
oNPucVaKBvO4JCIRrYjEZER4Z7V1iSQtNykNZa4GavJju1nF6TtlGACoMYkUEDVJdzGwAJbGqU/S
+hIJLXP0u4jc6L5aIPhodV1vfRWZcYzrma9WhUBNM3DZKZJHVBzgT/vVUBmMJYgjUDiiQ6VE1jpo
u/yGShhSSQNkaFjWxlw19z8dWcj9zsZEL1TOJrwFd651UFeGP5Kb/AEwrfVprjDRdUdfz+qD/PiP
kFTtU5p4vmvJDbi0xEKNPyMOyE474fl5/5eNp8qmpzA6H8y00AvPf+etLPFZe5zEtXJTl3oN/ZAB
nMpYmVCzBhpSGS3gw9oKOvnXJNpTs8JiB+ut6sjdTiuamWC3G8Y4bV/ZjdRcchgcQbnjlkKez0L9
Hl0PszBiknn7sdDHcTmT2/5GOp9ulnzaaJljmfTeEvEkaEinwQpoLnO3ZF1k1KqGJoccp6yQYq5Q
Yk95DrlGGi5QPceC+GkETqIKlBhsHXVBHQ7+GcQaEQqK2u9iGKGmU1OpNeM1rvQlx2Uiy537OZwB
v6XoScq3UIPpyFb8Tx8TWBU33f7//EFPq0D0YiRUP2x06X2hMDBF+6BEX2olkgr3GPsTm5eY5KlN
wD7mN9o+4g0nQWpUJYVLkkIkT/HPnXBQRZsKL8sP75oUWe8VJ6ymOEslPbm/tsRe9ETJ7AJNjlSg
bMTylSsO/bfG/kJPQIr7EWzs59vkwuED1OGQqfFjgdQ7Pt/dT5OqGNcrW5zkGzL4Ek+7lOLIFRt9
zsB2k6YLgw9rJZ5dpjTdldCIENjvWDr0M0hBxeX/4PvPhIjBQRWTOwlKsje2mGt81HtKxZJAuSd9
zf05dNOGna26r4ulCbSYnG94aLqfpT8+sU4Hghij3euD0S4N98mcJ1d9mSuhtS9/SGhr16oiGSTj
HNWfqpgbZCRItijipko3aOYsviBjZAvS4SeNYS5u/fIWzOkmB+gL9+pSlcu0ZecZ2mi+HE33MRfx
e4Sm8aiyaFtMnuFbBhj3gkBCNtG3/6+nP9Xeiw73Jui0wChB0/eT5k0kKuMgoejqqmZNWJfWfEoc
okvdAWWArTq+NPahLleDDPfzXRsF36j1TYQ95VoprhgzjQ03I1u7HbPmVGTnr0/ndDl7DBk9Nztg
or/L1Moq+Nllk46tzxz2A+0+yP3wIkaVxt2hQGTsQuiu2ZF3mFKjr0AErzD5ce61TwEb0ZqevQkP
JA3IVOPhM5LfECzw8kKD6CEImgKvbaVecDYApENh5lWi2lSP/Q7ktu3WSKS6IQuXqf4+AUmjC5vf
jBVd72EmKn7z+8gg7i+7sKMbx6cHf9UdS2yzZ/kj4gp6ZCQpNTT5qLZBx4kaqYBQMvuXJl+u+z8C
n/r95GZuGfnm8GmQW4q8A9EHvaOjMXfTBaRiY91YiXObZNDGcENgavNpI+3mx6J/+3zf0kdg7ocm
2+k9Fi0Xon/Q7MV2c1bzsa9ogHQnP/EqtU9OFh+yjvus+FgD15Fy/JXW8357OgT+EzzKUjmzr6nE
p5dJR+8YZyKw4LP0bic52qnJeDt5JI1ItxmP9+xZZdlA2zDWbaLVYiZCtHbsLgcd3n0DG0ERXn2O
QGiwZdtYkjT9sJ/8PT9BkUFgDnuKX042KF+Hgz2tbgsFBGk8d3G89fXMI0zq+PP4Ofd4ugK4YpYZ
b8kYOJz7Oz/r0pQE5CablYw0nM2syt5lnC3Am/smXP5fHnBjCxBySgMqsScrp+/K/LNM4gz/7wJo
9QMHoMz+JQU/1m5T/ETLwq7mYxirQkpi3Y3Jzo0nlYNiD75CRvdNMR1Mi3UAf7qW/8y24A48+EMC
cgYZji9xjlfgUbqt+p8Fa6vuTavPajT67OhFp8NcpL8Ku23zWZl5ZZr88AoH2M8uSycw7TfNAThy
isQ9sEx9SayXrWbJQWS51lFMKWPT+LFsHOJ1rP9wB8Tc/EF0jTHW/kZcI/sJuCxnSCm4et4TcfXL
qWsKxZpz5pFIu/gWBOOErlL4wOAfMj7haB+y/LGGcaCkXASActEbuEZKDlw4HEI8Z+wI42dPxlXZ
hox6JwLL3neQfZKTopKhRL7T6xsoM7ZF4hXPJIXFloDv8zzOvueKUddJ3Jy+JmwUTN3uJfSZ8BWm
CdtWDo0cPPFCD32BYzmRHqmlglUsBnwrHzso/AQzx9EH75smiTZJha2jQcMGFpM/AP3l25im4gl2
CKil8NeNBzggQJL5yrIaQ/kPqr2qJHGj9gwowhN7hvsCtaApt0kBvtJ5BraVzvBQ8lrusBCYrHPV
gRR5mCM+mKXi7trVSGLUZNJmVL4QYz2zbdXI2TECeDWp/L6vBz97IcpGg4XmJ6AgqVboDqm6to3M
FbTaIJ/Lje9qF1TUObeZziUaacuxvTiFtGibCfWh/LPhpP2HNqpqfQJrKpaZPMYSPz0lJwMdzW6V
zZZBy5DyrXK37nRzFAKoAg/VI0FFcyT1LEVGTc6MN3eFWtjH1TYbAXvqZto+IqtOacdIInLC+wCd
btu7Qt0Fxm1hLosauITxqEznQkZo/qQAHdgFpikdpiEp1IQaG5DXYnkZjiVPl8sPwj+AlArRLlDc
54u+PEUOKvSODGwXcbtze4/cJG0FYr20rfxL+Ba7BOFGmPfl/HumePIfoy+z5J7h9KAsMKjzo4+/
SZ0ott3uZdBrg6Ovr1EWRnQWiKoO4KLLfrMcDh9rjOdVayinHiX/gQq6CvMTpkqEy1h+6H3VD2bk
4pQ3KDR/9OO1W4NpUuOT+0U6MljZ0KVVswFC7OQ/qDLeFHK9DiQnfVTKk8vuTAZ+r/9sTrA3X2wg
R/m6NCwXIDOTMa7QK9GRgn4uuDmo9xzAnQVOOkFN/qCpP/6oT7osKyHpVOs/L3g3WSd9CRQOWlof
TvE2+ZI5fHXTs053fu6gZ9LTI+zzvYvBtn82sFK0dOp//gxLoMpDy/TulQn8RuDiSciRMNXlxGtc
kqhBN9yw/1tDOLqB3o2dcz/2a2kvE56S5pGKtiXXt3IL/PKMqznxLENUMFfG4tRfe/BO/f791E1h
nHY+p5tx+mNzi3IZN+V70Vqip/gR38ezt88WV5E1QA6+WvvXH0l3rxW7sqDqA4+39waCTl2Ud81V
YhqfLEweRxC285VG1vMK7Tt0I0CeGfZsJUfWPsvol1IvvSecC4v17AQRxnusy0Xki7du+OWTHoYF
EIMT/NR8VxgTaYLannrBp0gJg/8HPOJhBH9oUg3SXzYyTGKasSKbSfPUimUXv8I/2yc+B3e5r9Y5
Pxkn64NdEmltFZyZDCOtzAVng5svAMZ42Ng2FRlG0Elc/2xLqaF4L9LQ1ESpo7Ehezb98Csmrq50
cL6fd6PBQPIl2oFLNpsZnE07xvU2aGoWNCCgp/uurmo2m5aAjBMqxkl4r3EXljGjAi08XqWRkg2S
EzaWw7dOvwlsgY+ROWXqGaZXrlvy8NE04HYaN5HHncWwtaYFOPVQlRDO8hPn9+FeF46Ya1yHffVS
Oyz6yzXMRE8iY5ST0y+6W8Yeca2yRdpZ2/EyMcWgjRuQIpqvy/HzVHsgl/iqPEkX4hrOt5amjUKQ
XNhjxjmMBuJtPcXEXkVcUXd/n5e2jJnLu7xDVQo940h5ayzP3V8Q/gxuBFgI5nlHjvusF+1vivNp
kdC5kYYYSMF7ymMtSqC1OSMkhmNlbFxFEp8V9ZBxMM12DMY9tMtdYQM+ud1Tb7u/3iZ3wa0lIgka
dnsaQf3YOcgszW9kZFLL9cDAKVEIQR7o/OeASZASmGQ/6UJMSR7+zRJr36wwmAyED1lQpEczPPTk
OEJanc9Qi48FxKwxaKwEPIce1PcRzZfHpRnqHYU7jnQbzTL2/MHpnYByi7gKY04KyWbwufitU73y
w7Ep/6mtGOWrIdqj8twTn3SmhFrISRpYyU6mNWA16w6LYt8UVHDHX6QtYex8GZEoj0Igmsv9bZUt
YK0H9sBTASe0di25fAgdUcUroLzrEGRswG6h81nFebEWYbxccRE8pzHkiPiIwkdGY0d8QYyvPKIe
u/5mcrOd25j8iKdLhqg32RMK8sMIYaBB8Y26Wa9Ir8ahIH9grlt7RBTUKAYd4rqBLopsly5n+OQL
OC4k1Se3fENA0miS4oG67AEJEw1XReA3RnS9bFxrdyZCd0bYzH0GYgaZQmf+HPXZ9wUcCRWM9L+B
C0dnDOjhZ3y6EenxgoXoIZwEaZjXyZZ7oyKHyRJcacyvbkxjLCcylCWZOw4TE+gAfpnMF4TXakrr
oAtWodplf5Pog0NDha+W1PT43z0bHqmcBNUNn2mjgjnDC2fzcRutUweH/znDfdJLVKvN9v0NGbYS
lHGQ6A8382pMlIqdbotGmu0jc7kIHfMzDBZbyDX/AZtkBNJU1aAsCkZwer86LS23gQ1XheElNAGu
qHB4VGWWtNgEpUlL91+vH+ZZvJVgm21oFzp+ypdaDjU0d8/+7ImM7UbcDNovDFvSsKRQ712W/kAT
8Qo7Mcw5OYea/BEd1SuT4dmieXBxQJeCMjYXI32Sr7vRqqdEaae/Y47O4Wq3DLTunZudlRU775au
H26rpK9I4lD3e6f/JLXv47sB7vqBXholsYoQtpHKsbs1fSjWnQTvEocmwghDDcYD9pxkHHaBk8Kp
/d/eKSIUOd24/iU881nHHTb7dY5Pq0vPHJ9j+scz/4NKuN4Oho7l7xR8qbVn74prStRbAEys93GI
25ac+CH0OjUlo/1uNT5dS5WlNHIuF27/1WKVWROTtpHC2gDNe4Edwj+cXgGKWoURbi0hV4a4fPr2
hHAYqNkMySJq8UwZgQGcZhfb72G1vNBo1WzD4FuiDOJ/aOd603hh9KBuKApeebSCnOoCMdxIjJhp
Dv33+HC0GqpFkj0UoxtsrTXzz2/T9MaGFAzNlpcctOn6VUBnzkSZ1ZrENUndV0Qu2qjo5RJ7vUrQ
WbzawusN2AvMqxh5tFWrIe2gzArqACaNfe0BGaETYz4DnhCKwsYGXII9AitdOseBuSHVPFuZ+z0p
xufHVlEhrDEXZU2BNqwjMiuNt9j2DKiCBnHeu0WjQe3IlhpTLhJeARAdoIwFuAGK66dyrfL6Ydav
gEEt06y/kqoBFszA7floJWBLWB8IXdFtA1lHFJx4RNqVkeGfqA5qw2Iov+OThNZlSsxuTzI+VMRB
B4yiCtnU8CplhPmDxqX9APsAEOVoHS5wxIReIaGUT6zVwW1nxSx9DNECwPGJ1LFBWyrm4Gt9jFc6
fea/sqMr+dkAmg5ZAKG5PUXdtZKdaROHCumHca5BhHKmgC3YYXk3Emj2l3TvqNfXw6ZKjiKUY2um
BpXvI+cAiYsvhEpdbuiersixBke2Ig55GsINN5aEZvWEVDUX+/LLfdNhEejJgRkg+VBdwOJLMkeG
zoE6a3ckI3t6xUbfYgVjJRfJXJZ+fcQ0qicdRIUsqb5QQn+YQimCl3C4CwsUOVziRPzLggvRmquQ
rISeVmzR+8wNDaihS/vLlLO5+D+IGHpIb9DnuN5rbMbyQkt2u5hb3tKKcDvPm5ZEMnacizdjNb32
gyKK5FBJ078LbJKsdaa4k8HLnJNu+89aHxlbNx0816MAcu+6zVijyZYiT2a76iLFsfyhx7Rh8Nxl
GquARkoSaU9dwGDFk/pdSmkdtauISW+R1FvnAsomHymw7JBpRNpFVAbc0X//78QRrGjFpC0HYbTZ
UKqpVSWoC3LwM5h+wrpYZ+8vlb07vbsGTHHWoI60Kk0w/z8A1PdUeLlh2CPxbfNPmE9qnJ76sD5E
2DGBFl3SGIdBg6iMMOvyRdQw/jZIsB1iD64nK0A5BJiEQZHVEHUrs+1HzUzSj2t2321R5aAe5JfA
+AWDzfNHKoGNeEeL09UjAydHwDU6jfVkDUvULsrhs7v37xTKPDmW9ebrQhMagMk/Aczt4w6FXYon
kR6XM4cvgGxlBwosbv0qst8nCOYSfyDwcEqNSCAmQkGLqj9inpjQ4AeOyoRJzDMrUaykGiI+ZxhD
06C9dD2Nw32ib+E3qf/GkwwlHz4YYd30exh9BayLWNV3jEmFspR1fMnQfDQ2RBrOFteaDP4TQM9J
fFUwFMgJnf1WcubpZI8xWheht8qykaJEjBVmKIWYyDI3UslzGF9L2c7xxSiAa4dY0mOy0wl+JsZA
wpGqJ4W+qs6kzd5X1vd0R5r2+l5lj7st+6MNX8F7jee24sK9CrogLGWHULusOp+8MhR9ImNfww46
GHb/bgMuXgg1XsKeJ5X0LbeJ0+tRWUOy2+zBZPrz9OFbtl1kg2PUhBn9pFh34Ip4zqZVGMTO2/57
jWV+cdsPIJ/jWPlMnzIbY3rUMXbZ8NaOIgq6ThbJYbwxhQI+FHmBIdDzSN4lcS4hn8Bv2xToDZmd
XV2ZWTD1EQRO0NypwdW69kaCE71JqjJLFyUmPWbZ8o5YO5vNn9Z9080fPVIDjKb5qWItYElSky18
zvX/LXufghp6m+y4M31oYD9RHRPiHbdp7zZd5B8CEBf9p2vdNPNdQZojURG3jb9icQafOSmHp3Ar
OiZXJzJK3YPtO17wtCs00Gd4wEgdDbmZXMon00JNo3+HeglO3NQoGvqc+suhu8LMjEm2yuMdHGXd
tnSbzWlO68RVwb88c3UU+ENLzePa408NqFrL6Rb0iWCITt/j5s4D4+tzppMBFzmY+8dS0i2zy2dN
jEHqrWv+owqnjGYIqf0qnaRBzo6tzU1psew4WVx/xDdw6UI5Vjf4QjiuFJbVEfO4NEEHBg72Zj47
TtAMZWOOTPKN5rP9ztvjWaLt77cx6caXlnjRTIpnDBKMylw5izH1L8a64l5GdP7km4GrV9vPizDx
ocKNu5/ktZp5Zv1t09+97QRMuNDzVaqojMgBmaPwYYSz9kU0UrkUFhkNwoCTrMMjAS4LTyW11DJs
TV233W9DKYzAFC/FcvTTO4ftFDGeRuc0V0g7G+DvrNE6ULBUj+2E4yHoeGEiphDifIatLOabLnjr
MLNuMUidCSRHbRcmL7ROUVAuHU9/lM/a+hq8UQNci1S1FIspg1j9CMulNai0Xh22ZM78Jf+Ho+Fc
EICHcBkXnaiB7eNgoe5DQxIzn7vqlfrG+uGbBjSrq351AfejAsMKp2cOZPFVd/k0z4l3GIbIZDxs
5Z40+vZDpv7eEGTKOgKlRhwTUYEaCQZRk7FZZB9OkR4BOxBUDrZNtid2mWOSZc59MJIU6FcYQ9P/
lygaUR/792JGmqza+w92PlGlf7Gr0kwMP01gQwxBgi0HicxEEGNRwcrFE1RTyQVQ22fVz/rJjcE7
wcMYfDoHo+e37od+rSpijeEpYSYj5Mda7RtqfmnCRfew0l4kKcWjRMzoz38eyO9Rfan5AGxqeLmH
nMSIC7hES+SAj5qKHIc9V6gLGfGwvujV8TdFHL0Ir9TJKPZvDAsbpTPy3MS5J2ZjhqeC3pc4yXha
TpjWPxf9hKvdMCC1Q2BAOw0rJy4uOJ7G2bJ5QOlTaC1Av1XSMjERtgjXAmsTJlbEvOgBkWlWnBSM
OcOF1ecQXxImUVFcUlR9ahsicPQkcWLX7VTbwV3f215BUkmBMpcFtY+IAkEkrEOjqgtH9BzuBebf
dPKwR0vd3qorO1owjwWxyFrsQRnzhrNtW1sty34Zmsnfe+c6Cinp9aLtGjx8SqC5e0Al197zbBPZ
0LURRkNHOjRoEcbWPPPNuePlBsOzpDLS9m9CFa9cVUvQMmg/C5YdghtPrf3Y4hdwApPsCvr35oDD
Iz2H+Oi7slfAyFeOqk8VvGKYHTmxoe1Dh8jYx+UQeh7vtPXFRVKoSyt6ZwiQG0Gq8fm3bQeihrM+
14B+2yf3p1kTtNzwgovtr6CRQZd+SIco7M5ZzMCe39MAasx4UWkxITmpMKeLAvL8Hhoiwo//O2E0
qg1jCF1JdSrfMsJKDvloPkKECZXv1WJDPROgJgPMzoZmgO7BaLBQW1pPRkTWNkNWWjGerfX6tfzY
qg+dE/eEc1ZIaOH3GIaHFNYP/Gi6JUG2cJa/68voZRTWQ7w1JotLeKaB1roPrphoFMUJ8XLgcnFE
XJF5vohAAcbArehtNm1GFx8rNGlPBjg4LNYw8Ug2yVOVbH4vXOqd0Rht5e7scPYPXRvBKEp2q7UO
x9Go3u7kZ6EtM+pIzCyoodwAHaLkbWPgQdcHHs3hkAk+8uqY1QTncLYZQle6l/fcJshts+C9oziP
gVR7Wxm2F66xiLoE8HLjhKC4ZbYNiAYuKQxSVquuuDnMZJ0LjvY6NFebD17QxNtJUlKNNTESgZ10
muE7Y6o7o47EG6Fvb2yIxXlIuqrYBLIFjLJy6mUjGsbKO4AWLsDPAeGg3aQMm9oLUWHmSqRWsRjn
HHBvwcrlP4fdvFPT5I/3Zy99QOgGfhGYQjZuBMqGCCwXnDHm8QDmzOvrIpv+IRYbbeyP+DZWpEdU
DugJtBEEkFHUmuoucSXxBm2vOpUQk5Jv8o5fSFZQ/D4TRI0ZhhNrmUAbmT5HKqKfmmx3p1bsRNxo
++v4ZLaVXoFsIbnIlUfMNTGOivFX1DBBsjvjqWGN7dJhxjoCKO87LUerv6K9SRg5l/dtird3IAT8
1TDGyGrOj6R4cr+h1PCt4a5aBHj45I9XJV9djMeMSo+FmkJBoXQnrMWfsWJ3J9dS49l3V0TKK4t1
cK2Em+8u+rEZvWTEYTvzgKjjflhnH4PyWEw94hBv+qvhnbMgDK7lHpFdak7Po9TsFOmhdxUPIaxZ
1LDBamRDCxh2ohGdcJI6GVqePX0puelOnoKO003gVsDhUZ59vDMbF5iUkXALkFid57nhvA47li6E
U4OX6ys7hDRV/ZPsiflebLFTrMSSzjhQLaxwuRT1jd7FNHQ2Llhp2cY8IcuJBUQlu1pJXOh7PIPn
0Llmk7yHctmi4hqR1faxUFq/Yfd0uURS/DYmxSXA5ElNS0tDOl/m+Gk/q3XrX7/cb1UoiJ4Ej6JC
aj2C0falBPdhoJJ2WAelqXY5/zEWWoRAUx9B3tdDu/UjvMfiOUs797IZ+fnHA36+hRZvUEgbBgx1
ZAEAXW3PA1j0zZ4361NyNbaUesS5Os9rCJ7UqmUyt6lk39o/hO8hanukHDQMVFrtqkRx1Nv4RR/6
wTjPDRoURjsiexa2jf1XQVerq8zDKDvnDFHx1riAA92BToMvEsfeERHaMpc3J/oihZX0TaosYQ9Y
6bQnz10ynNAe/EQV2ld3O6htwPFpWgdskEROlJNO38lsxrA9yGc+PKJQvFDxiqkU5rnLpcVnVOIu
z2vJ3M5QtpZTqC2pqkGa3aUevD3aIgf1p2n7yntmdtBX2+DIVnGKHsEu3IKz+4kQ5a3r9LSH0JM4
EretT6qUImrG3HhFI9/HE38YuWh2H9ItNcnIkCzna1EpqztySGo8NgNLQoy49jvMuA9LiVmNRTiR
ByuuT6RuDNoKdj9V54sb0rVjGk5xaQI+0KPfQkoXU+flGwHl83R4L/Vc15txjkartOWTMrBBjx4y
lZu+MWSvdjfVvTFWvEqrW9uGi35kuqOMOvchLmGr+EtuY+nw8FzFa/pBmg8I8NL/q9ubaH7qMtxg
C7/tPrc7SYpf9KMMLzXuLDXgeiV6DWOREdD2AmG3FSxXYScFpIMQlOpTviE4aCIgTrk1kD5VpkDe
lZl4otpyPeTcZjm5um6xeWcKcuEV8hyNprHZWK1Nvi56TwJAlWYdr398nolp9xg9UOVQ434jtB14
Lj1NziWtS+FXTSVhFmTWFBYSjdJIe8x2QYf/+spbnzqnKpO1nGLUIlnm99lDxX7h8DeWPuheJ0eE
3ugEwQOaBGtGheubjifUg+iRGCRDO5YESjpsVSRIwCTsgIBqNy68cKDNT9KRgiKrdvp3DL7PgxpD
5Wl4RZG6TEN+DUUb2JTRgjjQrbfdiMJ/S6q642Rjq6Ed8zaaQSxtDs3q9EW8SIehHlYNwZ8Rp9Pq
Xyx62MJApy8Xazv1zN+DZXKysPruPGeg16OHScl9SBD9feDWSPDxetmeX74XCCkwpjIPPEZoQeZb
XRCVhFGgFlQwd/8VNeOGXcyArwh/dF9E+F1nHyvBD5lIcmQ0YQdlppNbrpW8hjFYTiIb+W5YplHo
LVsGMwsR/6ojXvLu1DkuglCVq+CRJmCtr87DSVVH6ycCeiC+p3OXDCiWmEk8UF9rCPcyxepw5j3S
7zQdvvEauWaDcerkhoEir/bdFNzIrbFs9REe8pBkW03ryL0U6fy+u1YO78SAylOlE1nsAdhToQ9Y
X2rtOh/fsTVvJdQT6XenkUED02gu1LYJ05ScaVlVARjBjqhL/8+/9vIgLFY2ghjFIvQieJ9ibgPX
j7K/rDl9+jNdmNagKzUxjAeav66h3HG1l/UOHOGxrpLsVS19sQ/7nLUXple3IlxEQxSuVu7nrc/H
hCczOZuCxfDqLw9vR3SmhNOZ2A8/Ec56eAHHRoMjU3QWve4sVLsh2mKRtxC6lcLKP5sJeoMR62gh
ZYUaXMBI6nwZSZbXtvo1P5dm5gYvKh2lSR2t686pc8QTcR+NhR7rtWWzRyIpkglqWN9GHl5BfUb7
4GpIUMxRleTbWNh25JYm63YzqBE1MQtGnMuHhvZ+LS4rDNX4l+bnNuS2OaDweZBq4b0OINi4r/wy
wRdTloOz8Z4jtevWyDomPkiGuVkPX24AiObUXL8A3CYUE9SNF/240ny+WAZbK+zx/fhEDusHgvyZ
vXWJnwPw9N8Lzuf0/2O6VQfPNbsyjRnNY+aoHcr4q78qG3KJqp2TWaMx/x9BbcT02D4tmxX/ZwlG
y0NXS2S26N1TGs3C7IYSUZVIOYRbEMz6NgZB8HUXvFcoYngdcJjIPeguYJWZ+MPYS2fNTazNqhtl
SV4B9HABWKS0VmmddIet25xt+w7ftH26v0D4K1sLr3tZsKhCAa0Tech8IbjqGzIp274xuk6OCrwo
BuMUfd5J5XPXrT6T2kkjWib0YXBu7dw2NRTcPKlP6jw7+vO0Ii91kuwf+aqTHVeQB0LmZeKIFSsc
soOLi2gDBc9jaZ1yWm+hH0zQVpI3MbuMOjn0C9ad6Ph3crf3XciHSNUo1WDEnEFGNcSG56r8udY9
CSdxy48Qde6LzZ8j0kK0XwYV/NA7runE/7zMg0ddUjeB+w773FFAEI3wDSEnNvceEB2agR16n0ab
cmjyixlWj8Hz/DTf3gaOSnp7hhIi3XSTyMbwcjUsUmdCmp3hXV2tCDu2KhpR5Uvp0wjxnQd+D+uP
mZsQ/2WFcUhBoXb7gNThnsTZ9v5qX0pqDXb7dL7Rf0KfdZ8FgTECrIycli6nVnBl5Wz1DRZZJZK+
JNE62dCkBUYU6vsdrcrYZpIYn5ycEVTIUqNaEBaLyFcAHPeDebykEyTxYPxh+pKxQjm+0JstZB+H
Mtd2HHSalIRaSBaMCTmDJXUPx2Q11Mr6D7T7vDf1Qr5m8587QNA/XsrdqzbSPHz4cqq53OqG3NZ8
jl384GRfGdKcej+7BZSqCw9Rilz+b5OefvllRLyvW8rP5I36bGf3VYnZ1OjEUFGKKXgKdtyFMyeh
5nXR5jIgEPkHCrmlzR7u76GKyDY59U2xSF7nORsxa/m5PRkRgo3eptL4K0UmyG1jEEHZNZm8UT+V
aCOlOZrXSwn5poyHPw5A1lljN8gWueFKbZ4Aa7BYtrl+L648HBdhmBS1WRkWwLeDVb6SiDTr+OqP
7BPyjjIiAgrjxuNKld9ntwpO54p2IJFrfuQcPhy14uCmsK0lRWB/dumkmScGP+ozaECyxy5ExOS/
3E08W3vb4PJsFHdgu+76pExDtQEdH/K3jXgCTDqFB6zf+h+dvA67FV56Q2zsLxXxsgi7mUF/kD8W
3opKYz0TbZK4clhX2gMTwxvljKv3jWFZWGmaIUkTy7ltJ7TyOLdUCB69mI1S/97bTPJX5mERrbEM
J6ey5Vge4OCDyTjhMWuLy8oVkHsyoCDCFl154761syJgLVqdT+CujeAJ8JEwrYSkBa+5gY8iGemF
M2/0rBZ0CP8Xdm8wyHlWkqKfjqLVlLq87h5Juc3Ri6z83r28JW5SO8vMxXnyRynh2HDcF4QwUiA/
1x47Y6KnORfUWepiroRT6t+0UPRuYcBExnV6nQU+Qjf3ywPh9GQtuoAEyY8H0iXMbrLyCkmVFWKy
qu9pUWrpxpnvCa+iv/ZnaLqIfhMi6OPHGf799Pdxz4vuvjE1PI+6Fo+JIPtbNV5FCmAEy3JEVI1u
wiOcjyw73mz1qrscfAvEwyRxesj2GqHxi1LSX3LNtO3tlcuYujK5LDryloaREB59hTbddelLs4V2
xLlgnf9mOC5dTZZRomvEdcW+a7tx/tEy9oXp5Cj7P2JSClg+5vzxvU3e8mYl8y+zqYSt/7J6Vk1G
5NBYinMqhwhtd7XrBBSxGd/EHOrSynhXbC3JlWZ+X4lWhfszJsiFsHEQmLjGTDkFXgxsdqIZn6DN
8SqtA0/uFgvQ4y/yYNnPORhlu9+r5npenaAvwgytoTMpsPav1fke8CjqfGbLSTKvj0OeGwjqqmBs
+fkO+Z025IgbfAcTd8xKE1ZMkhbeBev5PfqOSuswv+inhZerOqwa59enlIYQMc16bLEFzxRVXpux
u3tldwUDw7hS7IW9lNHZMW0dbYnkVsDnSU9C8GWrAyDA4RbDQFD49fghOkyU//CMNRLhDhWlu/Uy
TzefOEtG0kuPNSxmXbLIQm2J+ypG05MMbCQge/CFgiPMn00wubFTmL6QKHcyaWBqKySClWs4OaYk
mS7h5FmwGI6/k223oe7TJY4NDFF04CWAI+ZaMoSwIHTyDyUZmbcGYLGkav6jbEQQmYxYKLrD46Sq
XAYT/ugUHXYE9xqsVbzmADl5QQv0viJX0ZBcfobA3IaS5zPtcUdNaCHmsFFVN8tHgNKfoirWStx8
lFvZdluw9qMZFvKMfO4UMteqY31Yf98oHoP/BM8yeLoML9QRIYPCKC1L8tmf41qlrQZfxZQ40XNB
LcpXGJsvs03hTecuMyjmHMhg6ByUoY+BU8HW3QjRKfxYDK8brzriMuzh8jz+vUZGHx07Z8mBS9ky
193Ciutgpncrnmp1sDbkGQ6X//I/4quAa9JLBddlpxQXD3JIMtFlaFracCfrCN1WlJ4b3+5tOy3h
hnSP6oMKVdmHBHIfxMHX70i6Q+7MSTdBQp5BdhY6ximE07IdSuRsDmncMiiIsR7xid4pCC0DaqJT
lgbEmlSkUlf62jBpcztGnn5mLYiTmXnxGkgU/U7dIIPrJqo074mcBJxLM8MAGwxg8/9IfE4I+iOy
BswK9a4SKyoCqs8HgFNd6bwWnbBMfu1KkoIOL2GHi1rYNjv6tfQqj5gsvdeYwW0N34rC4BqGv0Dx
Sp+daEi99eKK/fhavoW0FBsAIu3n5Jt5pKIzfz1WFSjDPBJSTmV844qvssZLPTysqZFeiR7sA1PZ
fIfRkX8WZOId82lCmPRAP3oveaC/6x2YHXIXCB0Ym9LDuoFhZmF5M/kqxccZvd/gKZnt0oNWVRdV
aux6qq/1eWmZ2vhzYuiYbU/CHzss1LzYXFWcDiR8IH85RCQXP7KZHHNtywn6lqifBQ0RNb70hDB6
Wqys2dvYj5UJ+R/O6NfLLNe7C7PWK2y7wMkdTH+fzhFPgOZ2QVCDChz7RRut0F3fzqqev7GvTW71
GgrGcVvbQbTMlXpPzRmv6YLGLParUaqvqMkxUnbRo4yuTDXcASkOfBEtC8i3TSC79uMM8mJ73VDZ
plovF+AQ+9EhF/kexV8ODPSEEEf7rOO0EsqNFGmPOEOvY7mAwiSL+AOpN5DW4dYjkCeGn4zleeC8
wqnZONw0njCrti/wW+HU6LzTnejEm1hlHdxbsUG5Z25Wnf3DFbsGOclLhDCpMxOdF3R+OynAMov/
ixiYznfUy3t4YetrwvoiF9R3Jgfd25leyv/+j0Tq8x0XW1lAyGzNHJUgOa99KgeF9HlP3i8W1H6P
OLmpqwfGy/fNtoWdqZOEajt5GBKZaR5uXEhJu5kut88jPWHcGZ70Sx/A9CyFbitk6gqhA9VU9NoO
ZL9y5unKAgI80zdZx8nxfwAbaeVo91pZP6Y87xow5JyBH1IIJLIRsE91tau8yjOJFdT7JWgF+ing
1oF/dIgg8fJBHnuw2/hdZsnO3+5ah3iBd9PekokqEYOvMxSfY//3y2H4iDWDIyXY2jEIPvUXQKOP
sLlcq9TjZt/2gZFk0a13Q/N9Wv3H0UoFe9U/Dd9IKiV73ZupBT2XB8eYzFFvlfHY3dyQC4VMJvCX
Zph9BFTmqpdGkg7kl6ER+9+yyFI05QWabcRc6PucOM3rYU+nkQSzRRqo4So66iE0Gmsv07gROAJp
37Nf5ggQKs1EHkgTO+Mebu7N29sl3tTWlub2IDDMAN7v0VS0Jg5udfTVyPedayK8wM8CWeoxEKjL
0jhXX0fbCPKOrOuQlG5Mt8lwxl0DdVn3SiW/xcpHedKIrtOthiT2JeWoc/gzBVhvVsjtNbLGdQ2n
Ca1vMmSFq50vzh1ACQJ2gAEb/YjnIkbhRy1r8t/VUWv9VloS2BEdCn8jDVHmCXHs8Ju4AAk9G04P
5YG+NBqBFLLZB8TqgGIbxI4byNmLzSYBOIj6lHvLiCO+G1Tk7ywrgXpmjSBpdiImCWx1buj7ugE5
PVsS7l99kdBJLyKy49tQqSPgGPSkucSGnmbhbcO64GVvPxe3NxCW0Cg/sEHxK8maT13LBPt29c6x
HemEkg9DXo8b1KnhLCOBdqISk/g8JFGw6UGsqkoNesrnk0lVaSIW0UoyRKJIlFDzjsWAb1wsGZ0V
OXbeG/m44Sq599dnYCxN74gxHHNeBpLFZwQX5YOXhjtUHl6lbGLFZ0gjJyC5c810+ORqQ+ce9VJe
twQX28JBDd0vzPVwOoZQn5kXSYHntSjGMmn3aPm2wKIIqS7X0koJLBmgr6Jw69Okx7MnqSlfk2Y6
YVz9ltUzGh6i20BJWyd5oQdvFD34K4kgRw8b2zg7wrfwsCmUgsG+nSLkn+svOFLT2kxeC2ri4kPC
RP/DQ8dqaNZk/gnLbxfJnHh9bJ1XpoQ3DIaTKh8ydJqa+v+omA+0b51RmalphQl1VrmDLV6XHUD2
KS/7AqMDw0HDGgfkCFviwcLlDjCk5+WJLcPzSFW+zvrSUjOzoB/jLo51yg7tNT0nneFc+/MY9EfZ
AcTVs+ypDSONrgeeN+71o3rtudH3EjvrZ+ISymCq9kECDJPUGPhxZck9wjv6fWz0/pHrU0Ju6cyt
11YIcDyne42Lgqj24fPRj0HxI5Afr7AohhFsJdVMPXXqIdcneQjjc4C/ZnZIIbVFDxb8zLbrePRx
kOObQ1JGp6vULRlsMIYSO2P2SvZ17L+i1MVTQS8AfHO8HVGlJv3sH5oPas++ymGj+wgEtozuGFdt
IEeDFXExxOVBKY9vwd6nGyZwOWg1VnQq4DnFvpIwt0mNQsIUwSTfmOUHgKmAK6RLnfPmcqNmyDQe
62aCQV66fNiqrqpDHOUukuboRvP7rTGlwrVZEdNt+8XHSiAh/h7Zs53tk+K9QRWLsMQdSkYGjszm
xlgui/4pSGeRJNW3BkfHtx+RJdLLm8NtDpwfvZyp4DMdzKxuSxTJzPnOfzH47qEg0pa9ys2t6utc
mI7OizhTqfITL6kEkQR8IIGWFv65nzo7R9HTLQcd5HGaOy7cs9Z39vOFhl8Cr+9o+9ozn2HjVxUh
F/uhCjtjuGs0HH3g++JeMPv4Pm9aXeTZJg3s7xRF/PXbM+0XwuAZ6UIBNTQYBDIyf5NvhSPhCtTJ
PIpKd+Rc8C/+8Xv0tbtq+044FNMjOfP4fDjMXcxl4Yt6EEXJScoMhwk1NOu1qk1oLYD2+51cwLa0
+1CubUR43Egz9TvAqoTG0H9AoxXC/CAQZhnr/ivtpMbhzfnfZOOCNqTngd4wB1dJCZQrmnXnwIIc
ySI0zHBOrFzcGWToNUxrVZGJdo5Jdn9WBFeTJgXh+C/CVEIlalpZL2m+RydoT508gqzRWCJ9HLUX
3qHRReIlOSMRDBKz4ajtOzm2X3O6TKXQEgh0PBqhVGlIu0lpfP4FkBHd9lfxEumvEdJLaK4rlcri
wg3wEOkIFih1meR9POLGJZC5PtL4JtFILMI4MfrOQM3rDhGF8ZmbqCJNtMRi0Axj1SfYf3pbZyP8
XOdea0LhaYI4iIcGFSiQgvSljWYFsjgah8liRy4vBSgmKeZvjlz86iY7sg2UO75lrlZE4972sZ/H
0Bg4djg1HQbTPFuOZTqIierJgq4bzX78mqP92qkYUmseiJ3Su4IabZMPXAL/vax8DscfBvURLsFa
lU3FSBa9u6slPe6FFmqg5f1XG2pSx/bK/dXWPuZc3pVtk8lDaWn8y/+6ttbNjcyABtx9epw+jPEz
joO9si/QzDSKTjflHr08G0fnfkHg1HY+aTVRypmcPmH9l2HO0X9avGvQ9LsccL+ACm/c8iNBGcfO
fwXb5jPHTHQ0s2qx5rQwcoPbhht96bPs615Ynvu5K0WRKyLeNLBjdM6jMv//hOzCKl9djQAyd+bC
wMDpeGwqkiJQWZIU5Glt9SpL2pqLJaQrj96ZyiKvaS8owggFy0RWE2xpX5/DK/LipUGHubfyAtc9
LqI5+7n9Lh4CTap0tY/mdL/u6v93XWNfDqYHMm+VxOWJfb6wVc/+Khsy7C16deXAllzBZfMgm0z+
TWJuNsby+1TSS4sfn6S8F+Xh/UiRynBarhSbDBwGBRtV6VQIu17kw/400qpATpduefickD5LgNOK
zM5EBqxWOhMlMHfqfw2JU2wEVx88Vwk+4pfOijBmg1SkjGQLygQSTA5hDJRHk/mN8ugMn3GtUrz3
Vuv4tdtjiQAvHbjpXBSyIB0SE/TZkHC6awMIzxQ0/TeMsghpper7vvKfbxWjDqMTXwcWC3nB6AR7
Lq2ptsDJHHWn7F9cmCH+bIfKKGG2mCea4oiCtGQ8Qh9dVDnUZjdwYyjgBHto20Eo+7F/b1Gn72xg
KKQxZCP/ogKJp2AIgmIeuodCePth8VwLd9wXzGqWulvipBd7ygqA4R429Ny9pOHG87PzvA/hUv3y
IA2yVQe+KqE6dXfNuar5yySoUwyMWdBu7QXqIh04CFA9CozTTi2oxqPoya49KN6g6f8dxI5A2Wor
W9vByWdWI69sMCCS7W6aWoRjUjZXkZvvxDNWuMLSRQS8/rqIXMw/Oou8a1PMPbdEkCd636YCQoTQ
xYxaJC8YlbYnOp8BWcGistLIkWeuiUP1sLLG9H7Eyp1LP5EnvedbNAQGUEw5esR0dGYGrsjhUUhr
ySPE2x+39OL31DXBfxdZ1BNrC/4syKxnnRhDHzwkPFOYU31oNKUt0FkzxoG1ElU9ltfkjYN7ByBd
+vWGaJQFNS8Y+heoCXGmYr+8o0cBdSN/QLMzeckQy/IqabBIA7TRo/R/bBxYYZLSvjBLN7mFtu2u
2SEElWhhM+xXjIxVwjDiraFPAYmlrIBSHFEp+2AeKWhvW3TWLYRdec5FITEYZNNM3Sogb0wG5PrY
kX1uBjf7cqa65y93r1moG7rEMO4RZ+sXTSDcGJUvFFJcCgYva947u6VzsdciptKRtTO9V4ATifYA
PmB7s70an6fp4ZL2xkgY5rsfIvO2i7H1Xi0IieI0GHyZdFtKMdRfp88yzYsNtibhxVc6v7MYHjyV
S+y+UXouzgrlEZNVwQGAm7O8BbzJQND+W+5uAz5O5qOvFbOFKwDpVA4xLfDXMVB/PR7IOgfB02Ql
34xVp/ybSABzkJPk9+HdOgGWKZ4jzUmum55c8cuK2lnwBHJe6B22xpIymmsBOvtus539HPYrBm1l
xsoltt0bffmgZ0eSXFl8tp6y9U0xvX5yutRgQr3VcFyyOQa+/Njo0736mFip3AU+92Zio8argrju
lgUERZrRgNMb0nERPHRoURlN9ttu4dNB9OMtY1Y7NMdh6ZYsOpnaxxiSo4l5VsVzTnjZqitEVgBR
2kVkwExMwit5sfMRTD/CTxNiXZJeYqMQJEgzUxfkuSAbZe+HPF1Ep2MGzMnVe1QsBjPHD37lUlax
h7revMTlfvN++3hjv0/hRhFDgPqvfNTxt9K6U2rMA2f3vl2GgqxG55RLw/D56URasomYAXUhvYtg
wvuYGo6Aa1BLqnmHwfhZ48jL6nRlYjC+MtKsoG//ZWLg2rIS8LtriUMKkllzhNHvw8CBn3Lv/hTf
VblkpfSH3xG1evmh4sFP93fycgxxavL5vIBGPxiIehGgAZJ+VlG4m3Q/ZN4FX+X/2EByPJ36W3Nv
Wvo+s6xTIUvsfGt4DkytL+sM4eHTskop5qDuAz98nOKVFGo4DYzSAU9Tkl5WbLB2PILy/OOndOS1
hSofrdSOB4JVAE3tUPcVDlUlcFjEWzMRnCstz7UacVrkvJjAPH79XTSAHKdLmifsfH9nmV34ronE
TbD6/JZz4L/VcT0PurGeHApcOvL9dpauTIZ2lLjNkprzG95hoHm7W3nuFnuRTDYJc26vssmN0NdH
Qu1rA8c3+Zq0zMCBCkE3j2lgqQmYGdrEQGWQ9uZV/9S1OYd4zXnyckqk8o59CzZuCBEhdA3LmbQg
p8aNOJfAA7EgsDumdHD66zIBIsRcNGMhCsY1n6DmwPHdfikI2nMQ4AQCkZW6EExpRRo3nnEHXoJi
G7et2dMWuYoSm5+x0dJWbLJph7u5Oxc+o10sG1MlEqU1XqMdrxrzKS+L5eSE8MRTuYnNOC/oTQFL
tYa07s95lQC6fU30GI05bLpDrK9MohFJo3a4g1cS7+f+FkUNsgMjJxZY/qcT4WXtL+Uw4FAB9KLC
lmFkP9uSoAoJI2XpPppSwyqdw17UFAbPiE0FIa5Ob+nvFH89TGt+SSyUYRTplqM2pupOFfgd4IUA
S5Mb55+j2RbvJETx4BiX/akQxsAw4ZwpPHsIiLbTvB4fuqDPpu+WxOSbgIiUNdTz+TzN6vtfYEda
1PDygtf4vvSQJ7U6aijqhdw15hEHs5v8NmGJL8LvF8eIPKtGQmvgI/pju59EYE4b0TOxvE69ijen
La6koduo4A7G+VQS+HxJGMLhTUwkyJBDa0g+ECGkLkNdD4wxZhnXageMWc4AFnVf4ZUA797VbUD5
w6bqIbzO69RxFPQ7D/kSz9VsTwW1jpR+xmri3YhaCv+Q9R9EXxCuPPyXptTW/QygVPEYMzcEugLj
FeOw2IiwGpF0XHY+gXxtIuptgMxGzDfPKlqzNbG30RAx4D5Z7f1f35bv12VX6+NrexvHOR6Ll2OL
TATLhS0LjSVKcdiRwjCdlsn/3VhVsi7aJXpSLCl42mkotfe6DwFFjEvTy9aDKLUDa6GoSK3KIixW
8lhLyEz0AcEDy7Ly0Xsh4t4Q0lBwk90F5Ajp9Ay95KB5dFZKBGCFIctZWS5si3dic4uGaWZZHL4P
Blve7TLXuDcc4f8535xKuL5hYN9tVFY8pxOwwSCgDQdUwXLH7vghezJlqa0oJtMtun/QugHJXpBI
yZ2dt7g8oHiCXRilN5x8CelAyHWpjwaRyiLbM6csjvqxsdXlQnqLKpRfu3pzVg27sqL+JjCRUtvY
Tv5uZ7Uq/htZEoOF7IbTwRNt93KY2XZbHGVYGxQyD5YOSEskx08wVEgDqcbST0sYlQ57qHoQnICD
Ld4pZtLxYXW/i6QaMlOJW4f0PWCDKy8kJo1vxCN4tP4umt9PS9nFSZVjNJV+nq7gQtFXa445eKOz
5w9S6OtAn5NvCbR1UYQXlz+TVFw3hjWOiLWa8fSMUTl2r3GdnFSWNXxLJv+I8AHKfL3ozCb7O9hy
ju2otoHnM/5Ifih0AkK7zh9eGJhuD38bwjvJggRRvUl2F0x2mUNHyk+fc53bVdpBOjuu2CQ436OC
E3dGdP4Oq1o4eCaDtBNtz8ky3QHvuUCjRz2ic/ain/8V8A1lCsjk9Hskv8hjeWnJ2+3f5d970ANS
EFB+p/6DkDyqCKwy+MVqBpDCzslE9I/qegNQIY1pu6Ki9XhJK3uC+tQtjsBJ3iCncPFO/Umx2Nz1
Uy29n1P7xfaCjXjoYrGjeQ3HgbSmh8SaaZuzADO6BCOG1yiyavOk/Lg5B+mTAT2fZW83o1Cnwcp2
E9RMVcwUbHsyYiamlhBpeZw3/mh619xlVeqOCJjOOiewMi1b/R7zRFTCUmZ93eZQlnBSWxSGyhBh
ohaqEwOWkhFfQP9fs312Ff3Al3jD8gwAJPTGw69XBf1fB2YtuvNBdlANyhVOwbIc7buI0Gy0tehu
BCbRxTUQlUi9HfhBFc8c68JCk0sHRMFEPyo7g+qbIpG0m5GukQie652fbPvPAoAk85LdOoFGdhx+
QcRVrjGjSw8rhMbpCk6QsR7rZjBB9lfE73WjbeBYZPYq2J92jCdg+b0tt4fZjczwX6ww/O4fjeWG
iX3vWfvFuenkiezBMQyMPkNZeMKhuykbP7tNnLKas1/jWSD9kJS9+bR45EI01NwbcPqItQo6UvBQ
EXMsLcPSHp2In4gBOlO79aJuYEvGGCmu3Cz/Uh7mQ6zstiJCvA56UAMnrdFl6ooi/czc5wrzwxqq
nTY9Cx/bCYLehCg2FbAHPUg6Z3BEj9pa4iPQ+pKZtOGp3d5lzU78OpD6OXkUD80Vxdatc7vtX5qT
auSTKrG/0rcMwsh0ebAkrjAGVJDJArbR5Q8IkeWtvcCmdMK6/jNzqMy2JoSLMIzq4IeQqYM3FPM0
q+WZKmO6Nd5cE4Hcle+eQ+LcH3V/jPCEdLHF3hyh3RMqY0uFzDT0YWfyjFU6+J0dMPE6QaZkCoXf
gGqMLRFWhutw23jpLkHfvWgmWPvRzgzxfkLUd1d2kOGiwGqx2i8ua/q2qWVsh65gfQMSpygl7+J8
2XPHlvbVKOu+hCEF6fKO3VgoSirhk7jqW1nKmNf3IpPkX7zTedBBybiGEPVCsmYYWdaAKsi3eWFc
+aZfHr4Qfso2T6IAhP8ra1JDSyD4NayI2Z2TFjb6dhLckp627NouI1NglqPyRMJDifMxgO4VziDU
dES6js/zTbzNgY6VFY73yUwF2Ojm9VA2lLfvoWD2NCBmcyf4KRc7U1FFANtE1gvWTcXhq9giGv6j
qSTyWgGPqGZUWQQhJvvtaevd7DtK3XMBucjELiMAcV2okAMTXjbXMnR05dkY3iCtUf7hdacqky28
7Oco/I9PxbLCGAIkm2HoL/IWX16X+xZCvTa6KBRvT4j02shyKh9U8y4cXVV/pm4hXDJE0RBh8NdG
h8hZSrKvVEiKYf7TgOJ5wnuFF4xmA/uGevKhJ6T8SM/BenEgxdwQhmNZlQdb9HyonG2kDDzS7nS+
hILnl9bhONr5cWCUtkTNMqeFulbapX3Yg8ezGU4zLEutl5hceb3T7/aUq5WMTeYVHBytzVwd3img
HzYOUkwyBZcXMz1Nx3tY24jAEobxlcD1KSu2bj7cNRZuBYg7dC48ianMgN2qJ+Yhne0Jl8xPGziP
OR9PSztIP9/vtxNL8hZsVkwcMXtEqTNsQH3nwhNRO2h1o3Wu49zUU3J4wWRTL4dTsp+nwTBgO+I4
PtNL6V+nRvceT95M5E5udxHRKoHI6mHvVysc5sOQo+njPFpq29K27kvJmmKIs8oCbLtyLIsDruA8
rlEbcu+7qJxNSBUMfEnu6KZ3jf28hHJP/GX+6kmHQqaCCBKfMaN+DyYLeBnILEZVKkn1aPjDaLyj
/xHRmpLoi0RkwsMWEFhBeUmOb9u1W0Pcg8nObzjKJHzO3+gSU5iapcwKzbPOtj6QYc8R8wa3yN7/
B/WfheW5kbYKd33ToawCmtyRCC/ZRzEoVd3st/47QWGEkMrL0oRBMs88zQ3guyzqNvM28AyA+uQP
Kj9y9dS4KRiR/y9t+P45eoavtratZG4RmpTw2nP+Q7+bYOBobg2NxpuiMXd1XxYU4MvZJ9xE2Zxa
1/NM7kyfYAtMcJwkhqppTydjyt3xQ+4xLnDURXu7pnc71EFSgrsWRMeK2sDZzVLvNyEvDajr/Ml2
KhNTQQAGzB8sKPZrcMjrFBCHv/3Y7bsokCpyyZrhU8pJN+jfbXYvFoI8mp3NVGwC5vd7ORFy81RE
3zD9pajAVrEKFvac5JK0znXdzfiZo6cf1vySTwiUbrzLbaTVi7QdzotSiNVbJ2+QRNm2B/p2u4H6
3nkektIUBK2GFFfQ18TdtqmXq6bTOmwr/Ca9AxBDE/QFw81g+pj2LkSaRNsZT3jfkEk9LMi/cQMs
cysN97vtQjb2bjoqn8/xunHEnUKI7iEx1cwILM2NA+9xZCxDhB2r4OP9t8cGQre5KUnDkTow0l9s
70gRjD/tSBLLLUMxv2rCOJ52ojoHR8uLMF6xJxO26Sfe0r+h+wmkJxkvmGYdGjdH0x5NxY+dnQTU
sE6Dy7DWuvzpFtdiYy/+LUqdbbLOohCQP5BoexQLwFTj7duJAJu4SiGrZVQYvC3eEKa54e6H2wd8
ufIEd5VZHq2cnrZ4iQ/AMqQxOAd9g0h6IMPMwxK0VGyQKVDjGXPPPnf72dOibnMWedpFLa7nR7bi
Ts9Ct+UA+Iur+skIxm2VJMzS0gdVCKRi5LZUJFLxI9HlJsXSgSuyavk0M5uFlHLrdxvQ7UjzA/xi
+hr4AEx+DlTpdmzdwRh9YHJue5OjbbJZDCFBmB9dc7K0YCoZeRCLQ+kS5LqZMtUEy6Z02p9pbFWP
SLrz50emUPJ05/+ZgO+v/UfTXp7nP8r7ocVLGQdC3PV+8Z3fqd4m31DX2mphuUh4H06VNUyDKqxy
uX1C/5ye/vgiWZp9Oxwe9s6UhrrlRpVGa1dyPjdKm2eEGqmhLQ6zwxmH4ZRCH451urX+mQIMWdzD
LuWZeHFlDbQD/dIS+gsf0aGoGMa1yDtQ5l/PxtHWj+3iXu1TpP5DnSiF4G6M4kkWJfGxMlWLAO89
C0ZqOdq5EvPLRFZTK8r/DGvDCzv9unr/AUeJ8Kyc20nZwa3tPzMLEosMKUvv7Z0mj1JCmntTGTEQ
hwAuxXw8MhJd906dKzM1QP4v0ujD6KWOK4hk6KUjexki4D3OsGwVr08nCATHPoV/1LVva1Wa/RNk
aflEjU0XUvQA1wAmwes6gEwwRINS14SOF+MEAQYBMH1/LWTstyQ3EQMEYdRKoxc84tnXaZOByi1a
5n1mv+A4+18YMFMh3UI7ZsUsovnBHWjv9NdfhR9Q64Em0+OQJsAWekAyqmocuq3x9/B+1f9y8E9R
ErNMmt+XkpYNBBDn/vCbeeYUOkz/ZS8YC3LAIQMghNt/DYf41Vw6i9rG8IK7EnCczFZdv45QEEXF
L3P18tjLdw9NR3SsudJzV/bxU8Tjd8tfrWcP4RZXy2KDejglqEHRO7gGuhG1n7m+xNvDaV4K7EGQ
bFhhEpayZffKP8n4zkd4P77zXjl79rzNw3EfXU6FfX40TbK0jasZ2yVTLJaX6C0YBq4fOPf0Cztn
+sd7OGpKWgiSo7ASv0Ydxi70umUenr7+3NZCZvp9MSCVFD0aGJ9f/2ovSylGl55hYyqA5ZgyTW3A
sKeqaegCavSSb9eZIMYsMe+QRL9QJ+kvF/hRFTrjoCDXm6kNiL3AtjVfkCdKp6qfBbxgoo+8oJPa
2RRc0KmyBIPZJut5XSOF8AX5Epgxm5NYCyXqJJ3qPTCDO+0gHovsVlrcyZNyJiMMUN51MT+auSy7
gSSLl7L5Wf2lhaA2FYYuTAQ+6LI/oHN21esassaQZ8tBE8rBVl7Xbdiq3eKtkHQkawnekqBxx0eL
L2kmu4FHqdUhpyXvwlCmFK3Ats0zzt9k359uiIMwa7npb3BNzWBMFmRI+4Sh5HCNmA5hiKGoFFzv
R3930+mVpJxHwf1OFqIwAxtiwAVYTKFATaUtLd2DwAy0IJqDjfLrO5s2PbcZfOkGJ/gnf44/CFgc
GTls8XXcKO2zE4r9TrcKaS1dnTzxjs53WnSh4H5B1dt6v/CFLrXjl4tqSuuQkP1bVNYiStFCaKvO
bTNUayYkeleD+5X7LGy67ksLNw/WfsglQ3Puup/YbJpZGPOjQ0lYmJPowlgRzL8PqnCirm9S32vT
sArepcyD4qXMOS9TBYErVy+T/fdGJonL1ojt7whDIOebJRLH3lOgsF4RgWffclh73fqc1l+ASe80
IpIqJhqhX6rhE7VIXT80nUv1cBx5HbMVk4NdWw2Zeey06zG0R1lroKdS9RP1/3+GtFdX+Gipyslr
j3zMnvbpuB4ygP91mWMM4gxRAoj9kNiYnD3xdQntS0wowh8SMKjb+KaoVaACWhVS5C+yL+bc7ApV
O1tGLPlWulCMSPWio67LvCNwotGn6SmYgCa0xvMew1u9jVKxzntn0Yh9CeEATnPVJEwZsSLIZ0bc
2mg0inL1oRKKgnne2OjtoX8QhAR/jA9zOIrqnsEXsHR3ddFkWQarX+AuE2YkIHymj8tg2zlUBgEG
a6DD++GEZvOOqM+63VsxuSVoSPvux35K9FkH8Kn9vEzOYcxT8XbE/tXN+dyQG0XxQ2o9Jkg2UrOE
VNnqYj4nyfVE7LONh7/h8rH9j49aa7tgMQs5K/9GYRar8N5bS62moYpwFq/VlHD3geMoT9EkkwA0
U8prGe/oJc6Bv8rSGO/tmEWV9uV+KgHT+dunsdPIKXzPIR/lw1BjJJjcHYokiyAkQgWgcsk7NPjT
PRa8olDb1kyAlhFoQm8O5Ly6buf6m6I887CMmplLlninBZNeBPfLcHzaj3BGyRu3pR5lUwApxWzm
7bkm0PzhGC8oyZ54MJQ3N7wl0wf2zRlYgJ20/9H4PW9szRuGHKY8VY1AwJbT4q6aUs+MdRwBejWi
W3Lj046090eyS4cYOtsj69iavOBBPW8r64sNG/OWXcIlxQgu/vp+GwahPzkaHmYyj5MhJX+xYW3a
u0/+Xy4kz6QHoVxU7ltFOoU3bbomBc0vZpTZLl0cwrMGyLjOMMh12X2ViRgzH46C9w2egjDNjw/0
VVnd98eubx28sSI+iWtSRxaJ3m4fMzzZWJjULvzQYAbG0YA3JqtEE5KB7lGbv0fjUwM9/Ol/gvtU
sNDXbr3VeQ+bIDrdNWuW0yEYaxfGKXbSpqo/fDNJ1kfguKlivQY0eWS4UzVGTvZazfWVcwucs2k5
cFpPUooXxce3NfPvj9BBjE2DJ2wisblp5V1NQlpnrtNr3gpZhaV3/7r9y4GgE0z1485p17H2F33K
go1BEm+2E9tSfqHx8s/XEDPF4YMC4TCvUe1HlSK0NsGFVj5R0zxPm9UfMAlK7Dd+pX6Ff9jRfYvD
YvksMj8e3VoEE2w7uIfM8WhLcO8+YKCUuf/FkxuloPR+FffS4ibzqVLZH0L2yTUHhuOhFRAkQa7k
r0BQtKzCNY6r9UpOlPa7DHJcEN/pP+vwqA2iTFmdYP2ZeZaizsGg2DeSpiLCiYmtjfL0sEFMdqe0
L11w6J3jYq/44fgSgFG2X+MsKRsd2MXseMUzcsvrM2+iuV07bE22Eb2RPN1YYIXNzWfkHLJHVhV7
6vuW8SAg7A89pORSo/nTISAF6abbI7WX60TjqXSDSpRloPRUthdO515hC6fDZoch8qDmiNVh2Ct1
Qa2DBfULB1GsvIyBsd51DtVXOYIqTo6K65t52bL7fbqfJ+6INB5+IHTDNR4nbA+O03qf1/uy3bzy
nG6ZQrukgchx8mwGqbENhG2X1HM446JxYGELbPt17fAwwnUwCpY1frh8df2gyCteEWPOUBD0pSb+
nSKtoMRgdwNuS4eqxce3Ctm6bmxY1qttr7d/qtynKJEHL9EW3Y4nJRkMXd6LmqTetH0CQFEMld93
dMd9bthjMRgp01g7aKOPbzx6HVUlAno0rFuw6WvAugk9CxQl2cxXVNSMkYPCHdjsaU5drEieSeQn
ilIH5+Omx+gn1TtDC4eshNLMgy19aWLaInMFSZyvCI9qNBqstJ2Gm99XcNRczlnnpvkj7krsMj7x
g/CergIKkq7qfco5hy3pgPvqDhcFNmc8g6zK3SV1RjEoMR3D3S8PazzDYxK8h20mmI9AD4U4Kvuz
GYKgYcg32tLOKeqVSQKe1FfilSX40/BzVLGaU6onZEQmPCVAuIy/+HXQTbZ0ZSi3gHX66+eQyPd5
kQpBD+KgWFMa7kn77BiPssNTQGv4PZnlyX1Xrfet2CETsRT68nQSJHOfEWE6NahpUA0Og6IuPnae
5uj6SzW4tiwPfzj8r+5roKQ8E0kCeSA+cyM0BRHRw07tgXjk643/aBzyO1UFF4u4SrNeGTTpG6/M
kEH6hlLm8FAO5gGXbAmMpvjtZ2MVCuJdpbhsPykG0WxudsXKlOTkimpSXcCznaR+TWWpOvPk+ZRS
zCRe0UrhYSs9nfW5RaZj/62Aq2eL+Ts6rTy8kJ9GVzbHG6c3v5spRBVkBv69dVfXyXKXb0DCxM+8
FAF8GqBBkT+wttS5VkaUOwtLF197QyI8prm18Kw+cHUGU2nBGcmriUWIMlzFCUrSyzUQPhcZ82ZJ
A5S6duoS7A/JcWq4a4QUUV5JkS9zMeYopYv5HrImlPbeOvG126mdT5vHvf5dJNhqmphUngO/9ekW
5ohnQy9YlbZrRCwYUygLaiJbFnoj8n+NNzi3wjGwKuQWTpOpd3yd+l3I+tbwZEfCyj9Sjh2P6pMq
QPyDpXD224dw+8/8lHuDQSJXm3V6jJtSGtfiEKvsycBIxckZ9+ZqA9Ny3q1HbqD/dx+UR9Vh6N+h
XPSW58WGJ+tYOhe+ZEzJUXSvKenJZDjRNkkHe8GABZdFrPD834DPT8FAgeG13ozWp/q0bNmXX6Fc
PIK0v7l4puobXaPckKim0mmv7jDQRagr2u9AjubycFqHOvpxh8Cmj7gIK1FHYIhySEQQ/Bn/wwEM
Yr1YqbgMvlswZ2us9NtGSJaIzpf/RZhrRsbWkijRyMtzE37qK0bJknlurQOdf+z51os5BjfjIJZ6
EYYLzprPO+YAPNTI8nvzEUeSezoB+kieLe3LFZyBuCMijlJJPhsX/exH5j5B5liDGq7M+p0fjYED
L0MKj4lwTPhcPm9YgMAYXVccX6aOj5mr0pTkTsIgJL2mGAQbebWNghSPPPkc/tVwDghL9op5U5R1
jAWrDw73KrNF4bdBThQ5uQoyPwtX0BZWSKc1OBkB7rGZlntDr2HrfEDdUFpphN6tKR96XyCoT5Gh
pGha/wLVzMS0T9enFtcx7S44AYuWISi6IP/3U0mDN81SKXT1KYqqab2ZQxMGzNQot6/WUg74gKB6
km957wcsAtZUQEQoNlJq2B/3TjqntO/XiRKE+LBBRj5KHeB3En+1D7Dr8X7FxsbqyPJNVwzeacXE
VS5IDy/JnvodsPdylg/LnY8+UYCcfd2BrE5mIGzDDTtBL6v+iEdBgcyUgXOsX1vgo1rLPMjF9NCP
Z8Im5x3RWvl9M9o4XxTmaIIf8dTYyLl8YtCjubirs8MCwFf+TiTVPuPB0d7CaTRgoo0SmukFFPe6
fp29+rTJJwcwqU4WIzPAqOMyMG0mhjOCNF+v8lkBTKomU98ZbjhNFdEnwS2X7A7AY34o+JgzCDP+
CID2SI3ODDLS8vzc3HD58/VX2XpUmlmqrs4QVA3QhR1lYd9dxd0Bme0aBqxWSFIvJZkGQyPTp7KD
W4kpKu/zu26yNLvq8YQpG+RHhukVaO+QmO0AjUAm3d8hfpC1gbo8go0Pw/2YLzygVROGGnp7XUDU
vDJnwICgpmFqLslbfmcpqM5WdM/IMZwV3wxiV/NKU74mSxOtcm0eM1KDxnQ4tTpnh0jv3EBQBubi
q6WJa1MNLzFQ4aMqJmZtCt2SbyrS+lSQjTzvGMCUPL+oL+BOn13QU0OWioGqbUaG/iZl2Fq13+y4
0fHA2aNs4ZFDXV4yYHSmsLv7BT5n2lSCTLBv0JmD0e1KTJM2yup5WoWRW6bepq3ld8lYEZ3fKtF+
RR7RcqljaDwrR0qchoWp14MS1OSA/vTtMH5EqsL0pV0bVkDgIRL3y5Tss2b9/cxzi4wYGfulutH2
EUcOS24dOMy1CuqbXEDMlzmeSVMsQL1PqddVpf+prmirSRx0WUOM2o2j24cqZ4wlvApIQNjXlJaI
wYcd3fAC8joHZ5RrQifefGFXQBe4DbPB1HnLfmyJwLGfoMcz70p6x4yKewCEB8pWTrPleQN1yjHw
CJ3oamAesaVeaEzzdNiwJyjD38XeVxzUpVjVJUeFAKe070gffkoRiIdLKn3P9/q68tDtxLkKPkgA
711wCpgtiZfzfP7BumVrurX06CserCQnDxWSYpZnT63+XUilr0gsxf3XEgdbOqL8XS6C+H0BKAOO
u/lsB0SaIBrZn4wildSvLHc6DwxJ9S1XhIamMohw9jxQyEm+1xuPe01uYgH+a3qjxdmPW0OXlqGa
31FPiXR2Moa9/M2lid6wAY1ZKI4n/1sSITPyBgGQBT/xpnDNtlz7RGP9Cg3ajgzTxjkLigZs9rNR
qbKueL59XKkyXLVufmI5Ea+pVPwAKBQeyH5gpZf6jKeNFT0iROR0aaNUS49LFLOtLBtaG5BQKlH6
FpXleoszaaqY9Ud1rSsDvfqJr5TsdSm658AfXPhEG3k47U8v2kptkENTn0gwkXtH6rqg6IXASR6c
3y4fc/xnY0By9JHADnLA39qDHjnlMGxR2eoILwbgM3dD+Pb01Si1rexDpeO9RWXMSW7e7+y4njiz
d59Gs7WIDFFrKVIAZyOpLFrVr0su2uBHsWMFyHrsgy5ERddrm5fSYlonIwRCvO5e5MdIzE0vHOcC
WYFCIUbCme0JGUWr6GBKfvE7d4VUCGk+NCAAghrGXs/0z0tWxeMFK8oeTFx+6AVcns97M2Carkz4
N8oGFx4+hXg9cQGamsvMR5uj5TGdDE+h6b61W3bd/x/rtLOOHIEN7OBVgImCA6sFGGwetYCt8w1/
wnSFc3y300P8r9u75ZyXq37fJW/52rrGJU0GWtGEUj95XrL8ArYUBukp4BeNm1PU6+7+p8xArwl9
XYLzSsyVHuSyR5/ZZ2U/SWRMyt7UjJ2vBJuLIzrozD+/JiTYh7cJtxvTE9jXfRSTFncmZWUu7SPx
m99YKIdnwy5tCk4ZtHfpKDBr3e/cXpOc4QP/6g8yHBoZk6lMKV5AcDuGH9t98FZ5lE6PkjMkIEd6
WRQUJYplJDgdwjUEbEXYONXNITtTZW2Y6uaMA9c4hTmAgSC+t6O1Fb8aKPIY4p1VOJRLNFr6FDkr
DYuPWAHiy/rS+AnIZUClTL/h7W3OrCTlJLUis+dNuxMbfogSFAEvoNSD3MB+y7Vuuz/3jpbjx+EE
mzN0nX9yAaD72TQr2RzIHu5npKuJb6dSts6aEYcyH6SMcCzBGL7zCMouxNAdaGu1w+ONf7EB7qbS
mjggFfIO7E/eXKs1h1HlPJYJZ//T7mySFaoPIa9bXUeOxHesa8ESfE21XSwuJKJTdpFHAYZVWJT2
2utjqMweFW/LbkHV9cE5UCiJiJhrwg67gX1kiV/W9fZ0AZ5DleqQ4lVeH6Bo3tBczSDJoS02l6yP
/q5702222ayaJ/DP0bNsWtEh8dlntI38ZJj5Ra5mdnRHJQsh+l3iXyEfwQ/REh92x8DmqgyBZKBx
Bb8xR8Xj/DMlGw3fmJ6xX/xwcfKppCieQmB17O0vp0wh1g5fMvWDLUDKtm8mEkRzbfeTo6+697xo
2v6OUn2ynuRdta7D4yS0KmQWWrT9mblB1W2+0BCCFjE1HEZehOhoxmWz/tSim3Qc59OOgPS3z8u+
VCB2p7+jogr7xwr6k2nkeM5MY8qvd++dsAtVR0Gf6Bc+s1lze5WnVzA6mxh/8K+H0nkSbvTTnm9W
YiGMHnRw2T8zHhbMIe8it3kYjmRVKWHDRRzxWMGsK/oYKHfxMxb5/y5PRDAjY9BIK+0EUW2481pd
7L5H8t26kG5Xzt8XeNQ2XAbO4woXcwW9xkKQHOptNlQ/N4ssfeMa1kVeKVb2o88ujc+qt8/UwVtU
GvgNG63S18yUXaxzP2DDECuQflgZIpNKUMg2+PIrjmEPpVhkOi9vH341LZ3b8HX6/ZUozYAZdZg0
aptxxpeniQ9eoGuuhv4mi0+opITAfVwJaQlgqnS8ArwxrNiOsnceHjzjORqXh7kQDLGD0UHDABLG
/By6jWWU0nLgsx8ufBGKu/5xLmRiDuoY9xjUVGz9pPnDZ9DMu7LbjAlt2OuNsV1CMNeCvUY1kYIy
P+l5UWoGJZqd8pKtI5O9oMFCwoqvDbbgEqrgAFFzAalN6QeqZzhV4+UQFjZiaU74PSoiFRGHGco8
FxmNACeirnHdA4WquPoyki8/fyH7QS/TsniTendMMt3olx68FokqWuQ1ALQvQxh5BAcTqJGxgkPF
C81vHH4n1hXhNCAdJsSSZYa4QuzsGtcKBnukx9bSy3820aot4Q/tunxx0Jp7wZrmI4WeM0e8B/ae
G1Bxe8EX2RfooERw3j/dcbXG6sX+i5u9Q36X/ZL6KQDA5fsPQA65QGLnDPTiYLE9ITJD/7JIUrGv
bi/qdnVBG+RVmR/lyR6a23+oVmtv3ipUdsYXyKeZVm42xt6ULZIj0v3SXCzJufYaa/Ojd9y7jNlD
ApMUn2hHf4jz5J5N8EPcyOY8cx155WBp+F0a6Y6rqKwGDqvBBQvJnAkAJb8e7CX0Q6W7uM0weNso
3zsCRWzJY/pB8451T45QYbKuu1OqLwad155Xc2L0jMJojXZ5C61lDt9Hm3VQCH8KgVRgUeJB4HhL
txyNP0a/tyHGi/baFiR7w8hOTeBfP9zLD2AGM9JEWtZmEi9f289JWUmOo+aiEC9DfS6GGqeOB/Ln
oz7nKAch09f+6nXgQ4IjxGUr1H020x7zXU5v7HM5ZoBUBCA+x4i3A3ze7IaIcnEsWoFxCXFaoBFY
D2ben7zIBnAeqcXoi1kVkXaWCtzchP/ExOeQmnHvmyYS6QZOthL561sHH7x6mWB8XZQ94s3yK3d2
9QsxFl7TiWmKoBQ45XIYTqztY1vwhii2SetKLeFAo9EyL/Wg/wMUqXh+go/Md0MZ9eh8msFG0YnM
AN+RChlyxqd0Z5fMWF46cDi/HNoCjqS5RqT5kYha62OwrqzsEIHEaff3N5nHNJEc1MmLI6t7JsFP
xpikiEf4MSFDejej4WTZOSdIR/YP0WBisAMkiY5QMUL8ihM8svU3k/G0iXgeM6B/pskGfpYJRS6m
uzs5IIh8ghszqtZ/9cSlin8vHVkkRbBSfUi9APoarDKgzVjy1658dbBIW0ecHdBN32UfuDMoGf7e
w7+8SSToDEtaAnOJ4q7o0LLGLbLU0NsSkg9Oq3iZ3o2W0v4XFAQATf5BmvgwmvQ+VrZLw9iXNUwL
skcQXJvQYPNypIKdyXY9zPNF3VOsmhS5z6+R9KhYV/4vCSvYMJfBn2bEozVqReD22QIzUfXhwkL8
8ZSN52H5gzFmMVp4tntyNHn1rxNbFzWSSuoAWST1xywoSKsmQurt+GQa3wzQJ+dvwKNxRUVOkOat
g7LCqG5hrKevQKBnlgtOGb6QGgRUWn1HWQt+PaPOGsAv1RuC2CdgnNYU4c3qgOEZjBmRlrU3eUvy
NusmC1FZIYMNpyJA82RPQOhsJTQf+Wlw66rhur32ykR1QADNIfIkORFjCcAOLabLkFlHj8i70wEq
ssLDqcLmm+HDUgsGrkP+Wn582vIlKrJLPOfqoHuigBRnViN9Bumo1/TwnXpGx+yFB7e1Aixizgj5
oaAW3zCdziIUGF4/jyGR1uQj8nlAFikGPF6V569XkJ/9XwUNdnx0rafjd3FOxwHrBsF8ojFY4Eaj
LJqSz/OP4p4QjQ+opwmW5J6Yan84K2gdeG0ojN8E0Ed/0Tv8o1ZUalUPsyf8URon0JP+/AuwJIdA
0IW5iT6SuFrOBmLI9VTeKPVTeDyBpzTUQsYCdzun9yvQDgZ4tOZ2sFNEFmChNwph8yUMt5JqatBA
6R3HPLAtbxQa+4jSzWCnDkhXfXpMVy4eqdcf1SO1LjYz6BxgZ5yLbhs+S28hF8uYGHj3QBnlHVwW
wfATc6tyDOu4AH9IufpyAyxik7eYRXSBp1ZKk9i7d1DBgdJ2A6fiLrkF3CpZ2IMF3gjxfJmx6b8p
pe08V08udoC1fwAINcDBHKFEpdZCXRx9oulIr6OjxWR7arEt1Ohc9CmUs1c7vC/xwwTHImQcr7LE
u5eAyjbaH7llWfLJuX49tVCibbBxXvflshVsWI4zmFiJXBZBwCUDO80hyXFcu6cyDy7bMWUV5VyW
lHqQAnecxxZKObLzkEqHdYCTFszmg/RpFukG6NDIOTgVoejBT+EY5rKJwhfwgu8UYGpiSN7DYHXo
48ZZeyRcjgvTw4A7TBuMDr+pRulSR9/9HwzGjHh0F2SYVOeKZBvcQYjw/cnZO9+PNVOi+YrmgPKp
Bb5+LCsqrlKAKaFjbXLyVQ4OcryTEnTVugGPLNqDcJtOBvfdzU2FmFtQT72WzzSqQzeUuOQcNwBc
rMahK7vyXmmb493z9nPZmxz8pu7CJMJB9Q4V4cMxowJi0rveUfgW/a3KZH+kGbpT3FKyncbs48ak
3KGplnXDXV4bo55jv7J2WWCcVojyx7+uC6lBcE654DWmp8MQSmqf+o2C/s6f+DrxX4kLV1wS5YC0
uJOaLh6vyQevlMiBLUoQSsK9IKziCuF9wS++mMczi1CwHNgmeEo6bD2Z3L5doT3llHmOJFTA5DtL
ajiW45368BE/AXs6Y+o01oqiH3v2+IwR1CrMD5h+uXLddIC1ri2X1sJdVa0GdUsQxTf2xAqtRkhH
FWtLgqqR6QYt8jbEfVqep0KOqfc1mOlT1NzDrpkAHEUsKdD9mP+z3ItQzG9KaPN7t310nY5fk4Xy
gIpHJ3Me/ZL3JgBZg3Vke/DdSIKXZpzI/VVC0QO/hgV9ALxd8hkWMwaUzlXpjg7aQvK0yDHpBUva
3+rLjtrDEfbEArwF9Y+5e0T8khF5392p9lugIxgTQ/h0I0daGl5/ED3ekrkmYuKZifoRtqE9CbMq
gd+oZmlFAFTftC+s8QwBvePJj86N4L/vwm5sULfUdpfLb+4RbCqcW7Z527CYFccZAUhdNmmK0q1A
cMd0YtKi9MwxHA1EQHuU+Ae5nRekhRkdrxC0wsvrLaCWyBHnTMsMtZlwPM3oMTzWeyMBq1hlBQVT
eq76getuNgpUGH4+X/Si7h9IUKzzR8/t44xYD01zdrqWq0DwUDNhsYufSyzryU4aTkZw17dpDAls
6w+TifMqYvhzLUhShnCQwBe1p0ZlHmKnq5yth5vPFMumsr18r/dReyvhApQZicI1/7iqCQddyH7k
qSKqQthhjgW37hqU0qpcJWl7C1xkWM4cP6C2hLjODMYKT0+/IeC/i3VLzE1Ry6h59mgK0l9YyWEX
LZgfJac+ju0gzKTsfyjj7QXkCMv+/rxE7GHoxqVuMcwDYuBi+Wf4dFK4bquNc2f95hldpQ+9Get8
VHiDkDSYJjIfH0Xs5kD5/I4/dP6ua4cMCMFb+4+3S+g4UzAVqMRLwyjqatirLOm2GBDZcqIEDOIg
G1m0hPPXY33TRdncJFG6sgHWrU3VyZT0pIULE2tQ4eCADoUlVEhxS+UAag2POyMUxUupuwlVufRu
3hTzQBKGDjSuiv8PVHHW2eYenJsMMi0q0MEDBPp8z0Q+k/ElEeUh078XZqEBlbQE50T5rQy4qhXm
neqkpGs6XJwZSYdx63+fsaSI1cZl8rKh5AKalg9Bwk/VReLOnwmJ80zW3Vcd2e8lUj5ZCeL3osGL
FpA/p3zA2GZm2AcBWBNuBVc0TzdIyJxQ9K2Jd/+LJlFHrnZIDYz4q5btdTUhWEYk1HKTEN5UAa+V
6MBoky+6dyibn7ekIat4WtBSEfW57/7Hxk5SWOmyjKfGUJggktFb3c7pDyQY0zTRKCyMjhHDtzXq
/29Ry/W6dA6S3ufFZqLqDsDyR1o1Kljx2k+oczbbhHdOOXhwHEtCiDcFUy0iou8O90/IDpLXguVT
T0dcU4+XlGVninJOda0GwR2WBXQswrGt0UrpazgqhXPav4JnMQiVjJkG4q5EuEMgUI642NfpngCr
xMB8bDjiQhf9PrO2WN8i554fnEGbD1kQKd+PDEWx6ptLCl9aYvhinktX5Pkw8M4fZhH5hfRCxx85
aasuja6kRolNLpdzwsCev6rnxjLUJAAZO/E9Vn8Ak48LlJM8snyLDHv+Eu5cfuQgJbibMSCeVCsJ
02sx7O1joS/GeIJswiS/mK5q2uvmpPvMkWOTlaYH4Ia1heXvA7k3E8hI9aQpCnSQgAjE0/rMwUX4
N/LJWsgu8/8kNQETUI4KBPKoZT1n9giAMAs5OX5YDY/+kr0eEbuk9d8c96jkrNUaf1Ri6x5CT/Wr
XLEAFWS7tsIj59muCR31y4S8MmJ8o/ggHLrWvVwVlz+C2byWvWSTe8TRatrDNUdCfEX11WPzPaNM
n9R/Nk1ZGXndSUBtNmrxQAsXzcrf8DZLPfRfWuMgvjSTdLPB8l4Q+Jz4cDVNqETpfcY7kcgA0pbQ
JNuoeGFQN69I+HCdFZNGTv+/09gu+WD0cQDrCmSFdUHu+ZthOyjuU7hvlvcLw9r6y9hnoScxOtU5
s9OC2qzBpbcIpMhFp+t0z/1wBY2Z8wHyf9Rfx1TU1KZsjocG9ghd9ToEKMOLiQOSN19qM+McVUws
Hy+6R/OPXoHwjHcjYXc45HIDcgqnJl3j4L5MD2Y2qWaSHiXU011kwzZodgxiDdKpkq6E/9vALTvF
DSTXT7Jw7cTn6A5dhK4ii7w0UtBjfyPJ4yhQ/nJYhVOx4pmE+I4SxJWhPegAEo+ylsdqUTYYZOKW
BgsqaEmommVlAzJmW/ViiwJ6tTBisR8HJ0WGFay2t9kbTFRpE9kAr60JinNc/NTbK1L/DXAOSLiG
PLDsUzsfa3zQy6x1vPkVe7UjdlSctSZ0JF0Vc82DlmNOtG8tAHoi9rDgJH6h+C+ZVTbVsQeobovh
t+F95kpdVZkpqgRFasYwzXs24deyAMjAp/3MXMbmoZpC9BpDzYRR+RmhL//9Ep4z6ZHfRjZi1Fmh
wFmWyk2lAfZatp5ASUSJAFSI38Sp1bMvm97z9C/bJo2hc6+nBzXCZCU1T4oqvLLxx/lamKpOEq8u
qOI3wANp3bx2JT38dj+Lmn4h+BXRSDOPBVts/+r/bNZD98GdBf+MZdLX6D9qKNlkzK6XSKo8QqHs
hAFp79ahFD8Lux99rsSON14SRmiWz5Z6PkJSbvdfmDrmAhKfGmXHzlqL8S/WZp5JxiQBETDOCQwH
cYmEtncioduqVrgnGmMuuze8CqxD5TEMByggnapKju+qi/SdCoCx8KU/DSul34KpeVXe7cvHSVcP
rA4CDCbvl+yMK0snG8wP26RO4uWAntGyF3c33GmShD1PyBeJ0gw8ixJ84WSgGGUN5L0kpahDR67h
hKh58V48Q+44FuYZdTwyEc4acnleFR1cHx3zoM4ZHtfhCOBSpc18vdUA+51d/ODIT8KtuTer9nry
qQHc5CVfNA59PKAaGT1H3HfOyfEKX8evKHyKsS/cuxc9j1NauH1XfMr3WuXC1L+xqHGHiQDZJ3RS
chmT+7z33fFubD5dKpA2XUzWohbQIROTbWLshB471UZRqHEnX3NX+VV2dFDFVbft3fKr+mEug2Nf
VKOPGi7qm9eLDQr6VctxuNIeMgiBAIEJeSGgXnarH5xTT2KqL3x8Xk5d39wODKDIo0C1nPbuHJrE
zhe2f+fdSqre/msC1KgV30GIiyY7G/pC1LwjrFpuWszxvDRr606D5dWSlbW+cMD6yD785a09X6NX
5Yfx3Gr4J/+SdOdnTGu30GbkAoiDB2/9/vSeVfKxfeQBkj+GkIpyqO4ngfjIXQjFAWIUa5pQsjk/
HkwjDp0rJLQHH4lMRC2ePF+J82SBGer3pydbiVN9fP1Dk6YC/GA0tVL4hX0QJYYPmkok6xVeCXLi
IaQIQeeDEkzUjpjEdmeawGihhWAzsXv4CZDy/cSkGeXzs0CLbVoN+TE4v74O59+T3V1dqlEz62mK
f1opOiOh72qCq8/+Es9m93zwU20dkG5Ei3Vx8YaLPLQyltWDRhwcceo+FUgDn2ljUZFQjDNNWLp5
FLfrOLqfg+8WsmX62wQahsH+IyT7BtgPaajELB9zNAD1AjczaWWFQK9cMFPmyxZ+fZwTOqcybM9O
2J0ptDi4rgiksWjihzn9hOOIqy4CGygPKAKJh6USPlriRGx5NJL0A24yhOiEZz6BkD8XshQUoVCC
NaRua9oYvTc/lNQEp6h28DT15hRBCZ0nZgFCOmK3TsJ2mrYyXkb8Azp56jihbAEs03UbB5UrsN4e
rLwSNnmBOs60HzEf3+5E76JOgmfGpAkfHI6Phtr2lTIOltnfLP72lZInkFApVHp6cbp++GMqU3fE
wd/hRQjeGg+dpEZid0PelmFHve09U9g3Dq9zTkbB8sTQ6pkoKYEuAd7lwPNDBWhpY5lr2/orif+q
/WkfTnrL3c9eqlZfvz6G4V9pWnbQA3ckYCmpIjn7G3r0K7oC6EVIhMV/Oi6vG/8yBaESwYpsf1RB
qb7jcVwupVCS2t44Q9vO7N2vlehCV5AoInxRQC77wGlAJS+lhY7yIBEg4rh4/gvw/PYTPjG90nAU
E3xGuldftZzuK+BkY+OqndNq+281uRVg4eMW8KCL2824T4hXYP2I6iaLMTDyxVFfDeHKVo3a02X4
vo/aCP3zWJkkj42xkKO7hzKKb3x06Jij9vCNttHq3wCcRyz8lip8bR2lWbsPBysnTBQt6hDPFNj4
aztcUmDr2N7wqp7uOFingzb2T9BoGLjp6ZnkGEi8tSVSmcmln5aYi25F32VuHi05xFEKgav0SzwN
wYabYpN+agWWkmVyFs4uwY3fmZvND6r3QmGgu2EevcxWhR84GdWYgsufrQxFC0bUpF3rHErW40/8
zyy86OjNjr8+SIUOvjJaEmiLaKeSoAlw2LNivBTE8QP8VDlu0tlF+p3iP+FVt4DbX2nnIQ0mqgE4
1ZJ7aiQAA6GsxZy1PPVhmKsgmDxclFWW01H6lnOiWq0lOb3PQHuA+yRll2HUS9o+GwVg6k0J7vsf
LL78Gw+rvly4qqiBHvLG89F9030iuMte+NCBDWR8JM07/NaP20Hr/S6FZkarNaRwqXxLBAZK6Ch7
y+g12aXtYzXmrq1PFadQiJJ9lbVElDNS+Cv01A4vfu6XvCaOYpfFZ4mbdF4QQHMeLCj9Cv8OClGb
+2D/SfTqxOJpCvRYBU6MAczjzMp4D/Gb0y3Jc+iIUcQBGJbgv6mUSgzVq2UbQdQyfvuPbV2AVG2x
YyBhKxowlFy9k+Zflr535E8CqE9MY5xbvhMSXTe2S94Oz2ajh8L2U+etxZqqBW8FMWn/PafP3kuu
SfZJjhMTYWtIWGVEczhfID5JNB7GNqWyoOz0PMC+gMfsmk+dIktAPMiTYteTzo03sIOyqih87RQn
0lPjUXb2Voz1kh21mkjucl/Hp8nyj5iaDpmCmrAxj3+Ux5OURmpS/x7IgoPg5Uwa501IAx10PYX3
BPLS8s21txhU2mSAYyArCFaMZz5CwDNmXMDDOvWZ/LqJrd/OCh+gGYKOQ1y1ykas8MOZzxEXy2zB
66eYXk8JSjJVKyMirBNyrKerACSde4LhFSfpID8/ZhRvOjle3jtHXBCDKjKAfSnMUFAvKLs4R7V/
zK8NomB6bWo+csnYKlZZWDgEt/ty6zY+hSEoEwg3+2S10djNCZ+aQKPx8uJAVnD3XRz6n2NA+bCq
lR/LVsXr9DFv+78sDPNmPF0xyiyLV+aHA7pfc4QnBklhUsfq0x8T9SRUVmGpRR/kIALXXMlr3jZf
OxMIelk/WiIsakv+o3HjoK7KtcL3hhZ6zqoewo72VE6oZyaiIzmM+bJwg/FAVU7yVNyXAgbQf/pM
XsMthS9Rvx1eLg7zSFri2N1/x/ddEpYPYo9N9eKqBZiYpgyFDKJUNr6MTvPkZxgxDcNq3e4Vg3YT
iyIfI7q50kHK12Eq5I62qy4AALOOOezpUH70Fxds6+R/hQVdaBBgNI4CfBHVQWUgaFRtpQwHuUY4
RXBLEZu6u869+SDDa0zTcCqikei9oAp1Z0IhWVgImnr75Hu4ev6CskqAycOpFbfcrYJIrUKQ8rJv
zb97XwF+Q2Fl2Wyzr+lmxTwkM6/9YNuTiwRPywnCPWgUh992cjc84a8FWGAp9F166QLHjqq6+FLg
+8ZW9Ud+DbIVXrWgBlJZjzpp/JQ7vQhaCLG2IRrEm5rwFFYy1bpI3maTA17bK1dxCxRu0b2TIkZm
aJTnLjdh+GiRRTaiAGTJCOtcxhlkGHzEu+Ls1BOMYNd3yY94RlAiLPaBupK39C81GOh+aTLpo1nF
Thva/p8jkFWhZgl+/gst7iXWTQXDMnjIkPze8TJporojmHbnA6BmWwn8x2jzq6jtUZV7L/FPZCM7
i/z5LjIdMeh1RvxYoQmGDjFFr4W3v5Z5ZmTUlO7cwgSYEgvWUrWZj/GVDcMJSs/zaffJGoPK+dP/
j/9+coeA+gQQtTJL2/F9sfOSSZqBgfbWoLR2SE6IB4thgFcAv/WlxyTaoSne1Kj1TRnM6ac+Vs5j
1jI+zNkY1PvKkF2bEnyl7E862LVw5lQdNzDPEaBxhS5PmAJVIKWr0pn6zLfeb4Xb0CZBjcFk6bmQ
r5w9l/mpDdNpjATxVDjezAsGy9/5F1HUoSolHIMbF2Fib0bdQgcYJGRGHKfqRWTtKvz1Z4ILjj0E
D9Qnrytb8N+ARp2jdTLdWmu7rlzfir2Q+w7+Jt0KVK7Zv+aYCZ92m11OUhR11SutS8bl5MGs01SY
9EJyK9iKe/3fKOuIgYbBggWdQR0A8zJXTWwnfI4K4O3K8QUmHZ0f6AWNqruZkJB1C3Dj3M++CAxV
MDa50e2YKc5yOJBxizJOcr6OtpgBVMpdMIwSn/G7w9z4KadHqrBIssbyI4SEMm92umV+gtYob7f3
J4iPttTmZn76mea1D/fPnbTCkDqBSvfMtFtT5cCa2HGcd1lktl1d1Knm+c7tftUEULLh8qy0XfIF
3qDQSGxGkdVq8FH5dKXNAmwnkTT1GERlJmHx3VbEHxBcT7RirtGzk5K2mqnYho4ubIBiJRBsv3uJ
ofS1BE5bcmqbXij+v5Xt7f5/T+AC4FfBDLl2T9wCKLLPZD78a+rw7SkreiThKmkhbttMTC4S1CqD
Te0Mr5R70VtgF9cmZKFGbpeLLfXn2sEOtjYJK0YKYKou17PRcyGHS9itkU1anZLqTTb38bfcetqP
Jd93CXlRbjmn/0VTv1hmw+aEGnLbG/KFc7va+0P+ASKTuS7dIW1XUGfrSAmtQ77nJqCaHQSPbo5H
HITfIkYK1cIFmb7L8QoDEEPCB5P3WOS2fRbPfd2+nORRHEpbS/MqPxqEqa9a7caUhLOt3VFAizgE
RPs3F8j8HkKhrjfQ/YBfcSMfQrPCuUAZNbh+VyP09BAYSCM96wlSGdRuHISfmEptATUEhW7iwQek
CBrPD4890TfmNdQNz5i6s98bxnkUgz9oH//FA2ysHLSIHzcOmhpSdM8Y18YxwzLP5Od52+83xeJk
iHL3cQ1aqvCPkMk8mniEAuGhVnH6FMQ5FcaZEKVmWgziPHSfLYHGvB1nFJghrBdAM6BBcErcXXj0
96/RukfFLMMPjCfyWWdFGyZD4f+Yu4ANmEuYkafSU13l3lLntSMK0pVWnRemIClBi1OebNg9u3Xi
MOYfwSuuUYsyRi9GO05SQTdpLm/Z+0ruk4k3V34yRAfP8C05dguFV03XAlg6+yfzwQIJM7Q9p7Pf
3quzE1JyI1Tx4lakI2W9QCymE2xK6N6HTzdKxb/kOho3M6syL3AOeqhuBYuOu0yXnoIVglW9tm50
7Mr40J20ECsjHEILOeCrCEwDa9Gd59GBoauq6CQ3LygZ82TYaQljmIZFG7zUu+BwJ9VsAIP0Y6eL
8SFTIYICroPxkdm2N+9NnTFJBwwt6AabiQgCqY3s1ACU8AaNOFAya3witf8ww4a9KAHV80hTuLne
8uQjx/0sRuM+3GRUzKKvV7BdAMSLrfK6waEKTUjmiZVbRsiT/KzGHrJrM4ByPMuAoaFRkbvQaRUb
LwDHEXedQSynfm8FbZrfXEoIJUykBbIuw1FXIEcf04KxOdb93TnhyXB2kzjIt8Wz+lmAH5rOG7hd
k91+2OEh5J3VfPYJ9lcfFoqLJ/daY6uKctxpwJSJTsrA8hKRoobfLEOREFRTjfjznN/KWfKFK1zG
xKTj1G7ze19sE+tDP4kKCkGZ/ID8T6gDj7ELBmlTi/trx1RCjcLmwLUhKo1K7oNmY1tzdzUfpOCP
OxmJ0qXRnGD6PHL9sE1noC6fG//0k9ZpYSFY08IXLlTfJSKSpJjc9jppFcw/LlqVvAIqAu6YCfix
UUL6H+U/LZbaH6L4joHflW+ncu0KgQ0ruUZeTHs1IWjiSdL3u0v+59g90sELOmoNYNMqMEwJHULb
87NIa8tybadPe+ukjahT3tG/pMbVZqE4SkVqcM+uYNI6bN5WBv5CMhV5abBSa+DmBgNXBoAbEagQ
JhA3+fVT3MpFqlRAa2xy9ZdN9MhEv++ovf+TMJxNnvBpzoWlVFEkaNdU0BgxmtKMqh5C59mWEX1n
E+7TuS9hTV2AHFT96hN5m5QpVqkg73AqPQxUAxZ7BR4Jc6ffErz9+HVXj5J8Nh/a/z0NfZ8AhlGo
kvyFxqZVczdu+iAqSxY5n0YNXZTAiiAP0+faGHLs68XhAbdfm8iBK59AcgfiIHUKKVNAcGoeyTPq
3GsLQtXCNZAe8UCliF3zo7zgK/xCdtl+pT9D3rqAoq5e2GGWHWxbn9Wdu+KqJsou1EX892W9gDH7
xXnE8wGzKfo+ojb3YRXwb9GfozRn5g9z4wI6eoJZFb9qYiM9hlTztNp0HulrvhJQeXkCtW4F/VQf
jDke2dwAcyEP2E/qPzouZdy1xQ5isEd/RzZPKHSuAzPQAIsoIhhag8GowJWQdqimSCulqEcPFeLe
MZYSPxx77HEzWTVNR/2NXtmOWTOLrxeYGSlymgB/1QU3lcjNlBQulzplH5KqNnlwlZ6gRNeBz8pI
AICKGH+8zYlkx2k4/HV2PAq5EVUkX+KrCL9jgANMhFRFrrjqC5wikAryN3Q3nstd15iG4U7qbc69
xW9dKbe3lcJyv7USKS1pm+kmpRIDWxJSfrEjAaIY4e9Q1g/J3/54Ko8qZqi0d3DoacuIjNujxESN
0/6eG8aKXif6+hO+WkCfCxAUp3Zh6MbmuFXoD+OeRvM/4xugXSCaUrVxSeWaO5++gJ7dKFpX5e52
vgp/nzMJ0guOYEsYnYMpjokwJBXxJ2wgfZ28P68OmxTKo/6Y8+wStiQuAUqoBI2wG5xfn4e92zZT
x3z1/2fbjY3V8yWlHl0iJ5/vXvfonA9M1wFkVUdx1aUc610UX3xXv81Vt4qYLG+vr1e1ytjn7tb7
llJG2/DfR45AemQoKT76WQGDplC2RnUKP+Jmuryqtq+/ppECKgX2kNsKxQXUyabQtrkps3GY3obW
VduBHV/AkPRCMfibqdAj/I2ln+0QE3bYgMALARPt0fV+kIi9xq6bdlOxjht7J+s8+bzsFmwoWZvB
DvPpvcns+/HvcQpXWVfFY/qFR6kEDgsU1lnUpnK/vn38DfXZeK4XV8eXguHBuv45waLVUCb2lWII
yqqYyXJYIzqb1iqLUe/Xqdq4OteVz7s9ccw/i0duh0QORv222TmiciIZiFX1ilCOhdfaZZgxKVfM
Jd8Sw8iiglkSOmAabra2w6hFRVvp/wtEb9iowrCR70PEzFo2/pMKWZjd5CxSn+YJQv8GotlZIuvx
b5yBDgLtJbC2hMWnBY4btvfDCkOijbyV005pEUHaefJ4BXBy0ul0lGbEbwLqxkYYfggA7vMAbMiO
DNssMa5VPFgf7NpyOawfKxfMv+oQh+aHMlbiUM2/UursJWeTPbNPPpgVVxqnszH6eIBXIh0eF5eP
An/iBf3ty5IGffTheMQI7lOeVhGRVcDp9JPkWgtrg/cGmQCSYk7O5LWcqi3GNMCuNsDpemzxGbJt
lTFSQA9Fzfo+Cn2SgRe2+DMROJO4x71wiAXG6ssJ/brld6UT02fcqLq+FqxaN9/P15lGgl/bHVWT
xbvoO1xqb14659Unyx9+cJUYIFkPSAooozcSzd41jo9t6JcpQw+/dVLqX0X+mj3Rl595Z8VJDPjF
YxA8b+CaUkXTM0PU+38UTIa0RWQjUwg879WfOP3BxLoqxd5KdkAVsS+TuX2kt+kYhjA5V3woT3jm
cVBb0UrKi2/UuqUdQUW5VjhDJqQDnQhGxmhECmxEGVrtqfiN4yb2vBzlPtY3v78p+PEf2Y0kpZox
Hco1TTOa/2eGAIDYTO8ejhSTFZL5RYbBXJYKu6yaSbSk8K5Dj9KNpRZEC/WVlJeGNkGAJ0W1M0hg
moEb/NC4BIcfnCOZSjxrDAXMDqP04MVlSLj7XDUFMT+uYXV5hCR0QlgOyMxxF9b952QbwCSNx6T0
BosBMmVIvD+nJGScDPRzTKdpSwxBDDCZE2wmlskaZ5NBcBudQF3Yv9+rXblbVTFbrVB16OgA0aUB
LL1rEDk9C40ZuSSXEuHJALoF+mkJMeKqEEmh06FfcGLUr1etjYBL+xEzWBNTFzcGpabw9G/PTCVT
yo1DdJXAxbiI0kdYzJYQtJJyNVhTxgdu2ZG5sVadRSFQd8Xb6lmC3vfLOVYMTz+DxdN+ftak23aJ
7D5Ckl/pczSWRGpBuypQOStYfDoCK/pSi+n+RUsBxhIR+uMJyEdeFbKLI8oSONf9cbk6aLKYYaOd
p6z0feyTGvoxvA4/XtDVQpRgA5VkatjUM1R60X7zCF0ebdyiR5rPAY5ZtFJ/MJTc3I6ontEDSc0m
ZCVSyRqQmiF81lhEC3Ea4iAuQhpEAcEQ258kxJYkp+yWCwIzXNxNC+fyafQOzweQBCa6NbRGdVtu
6J8SqDJfqXPiyszW+fWMCcJnkRIAUnBnOy64KYcAcd5BsGmbqCXV+n14LAarXkn5KEoQwVb3hUgj
564jbj6boIFNy0IjMgVSqYrvRqHepf0wGFutqI9rzVGJA+qCgW0SPffeSx/pg5DdPIzL+twxB176
/f6rTyLHF4JGiH2nw9upxKqZMavhAcWTII3xUMXeOMfxzMXIrrS2dWoYy3tk/kwRMwUlQd0dNVQA
A3GezcJayNlTM/ndjjHvcUYP2G+dE3JZrFfc/5zt1lKKEhGuXTrC6i955LURLvHjZmyWosrPNUv1
XoQpiadJum27UTUjhkP/jnNzqSj3nE59QHxwuUwZBPNz+uGRzy7dIIhYwHIqlW4MwrXliXdyyQF6
Punt2vzbubL1cUGKCG/HZ75y8+W4oidtc1e4rJYCH1fbUomZ4T/GbqQ40GCVK3kRcLD18ISJ6faj
2Hn0J14ICKGDnhhY0wEg59PUqNESl+mNjoZCmzl3NYyFRIw3toaclvwO8WEoXvrBWskV1JnDvJw6
AGi8sv87YvfOkyXmDUr4mmvDVIZ+ByAqu6LC++7TUwgxMrmsPIRoqUg/1M9VRBefFJ2/4TP4c2T8
unw5uoGeW2Gfuyg2HzEkZmOWt8WwJWb4x/1j1uwHhRUNt34o3LwK5iSKzVvBLTvMWWfPGATuY0+F
Gg+yPAh+TwDssatqH8xoxiQwlxDdD8dvPdl6i8Zl+IS/2Jjnpxrt0yRRBcTRmys6Rc5Ui1eia08c
waAPxlnob5YaIxmA6BBw4KEtr+otrnUbNCXxA+i6C6+zMnj8RdfXJ6tIWEZhtebqQc0/yZmKT4pM
8bdJpgBLnsZLtDAjKWRjsxGqqAobJ/lXo8xhdXvIxygV5fi15S2bNcvwP1dlQPoaZMdcvLL/+f1M
lg+6zXKxVJea/ywVSM7X1NAhXsr7qZQV+FQZ6ZEiEFrvzVMo9iW5SveLqtxCaem39wdWNUwyR/NZ
E4fuQ1ScC/T370XQTF22atNxsoLM8RVT57/fmEPYtii1iYNxWkCkmTCIsTMi+48EXVpm55Ih2Rll
bVbFUy6iWMZ/c43gFVv6YyFR/J5WjiSO2ZWwonJA88qX+eKIWf+irkbrAfN9C5sAsU/cmkz8t0kh
Emb5ucRMCUMOEn/qsmGXg8ET7OKTrNipWc304EXWSo+1WDwYLKHEd5kx2ocslYuxjbha7WYl7je3
KguUms7eq1DmF/4PmI+PZE4QG8bLWqxM1BKTaDzGNh4Xtc1u86Ex9exxf8zYTdcp6euA4Nwk9lag
GersIZaMqwebS0YisXMakhcfQnxvJp4/NtoRYnY+TQbAnHPRFzB5LIJKjIOLqHyZZrhK/KhXaM/W
Heo3Jp43RgNs/EsCE40vSYgeE2o0TXFYm/YiqTwsSEfPxAOPHSUf+z6sUag6PMh9XP4RPMuimEFs
a3ngLAUQjTI8ucwrseK2NnAT1Uz70Ssew9uJGg5io4Pg8iaCNOvmBjGXKMBLGiYA6OdAY8MqZyaN
j8vSW+p4qBoYkz7DCvOaNQfw4XfOIaFEDUALWvzRvgibZV4uQsGfgQGLv++wR8slTYQYlO0mzjO1
dyIT8xl/FFkHHEoUGm6uK/Vippy9j4WOHIVkL5btVbT6D/IFcPopL9nYm4hiiF8ca7XiRTBm6MUb
c3Rzzau9eaAI606mTJAhD/Ra6Y8jNQRD0PXW1s685Uy/wuj7xyTl2nWNoJMEjsf8MyJj0vnAWpzS
+outdMxogO87Uk6czQh6jUiQrQtFJCGPTA7sHQedzDj8IqcQm6yUHca6oozysT9/3I+D70C58EHv
8MSVgxEgs0pp1SB2u3nqcmnSW5V6GtV7n+GTsgZwk7M/0W/VUNopEde0YGrm4kkHQQz3JjeVe8rf
4TlTGVr+G/+BL5bZFEk2b9+JZv3EW/XzTdOePbwZSUFWGNbgymtnq5u6dGWqI0ikarEm5F64d4Pk
/CUt3gUOqN+6wp/vRCy7E6rj2MWLfKnpIyOGZx79oegTTes6jyNybzPmk0ASM0XZ80gqsJy9SS4z
NN/NsIkz5rVB4cv53pkspo3jeN5XRuGDUX4MIukdHrJqaK1h8vRX2+wfOFrXJujbCbdVkvQ6IYzr
pEKcmny6AiwHOkOeGlBxzeL8SYkWfb5rLfZW+qqoXn+AOxC7rhElK7HCPGxr4DsqCJZmwjCxByBB
5Vh0kZG05hJ9Mmb2VHVSjCNWaeNvDKkn6oZVqureZPeueVIYb8d5kTgZS/K2WDjbAdMaCAyeu6t7
BkrCUTpAvT+rt3E5IXrIGCn7hQgn5hyjlZI+fQC0vDfiqjHbGDClPdmUbXGAaQAMMK39tNETreXr
S1OyjaFJ2B0ggk03ABf2qfTVuLYx/mRUcOLj4XYgL4Lgi1ad+rU5uc/MAjHfcRrH08NImBayZoPs
l42ZyOT4geekI1cj9l3z8FWiYPuZMVLYT/djUBvb1Ocd9j3qziCjrJ3ncyG3q/qw5eqYqXcaSqFI
JEjVTPu+HZ5lfnRUMT5LrcUoZrsMrD9bUQS7c/FDpvx9D36Sq/jtZkGr1yTYaoyXqKXowUt8AI9X
iKRo4I9WFmfAGQFbSFMox8AyxCGxl7iLdpVaQMQTqmSsvdTGhyEzwLkMxgH8WTVQpBFc3tGlCcrG
1UcWuloMiCyzNXX3ioMv8r/8dRsiNZyOCb0vebk1QjE0TUTbu8WDt+cw/LVQz2ez5ciqQN0fSWYr
RvDoJybgU9vvkjqMj8sXZpVh021nyIhpSpBM4gW65Et9gMUHtjdKRDjA1f3OVh5h/ymMQyS6KHfG
ML8IKZEWo6a+xQ0CUd+IktgVmIObxDfvM8oUtuARqrnn/f9q9ei+q6cMHXxLrEu5LJuFkV5XkaeY
dMSsuKFQLVTZ4tYe0FGx8TaXzAUmLSjtakGdFPElPm419x61YrdnGP6DJ25rLJhhWtpZuD4swRKo
71cHZpP3gjrw8f4aQhjHsjO8iMmafvN0BvgxDNifNL/apPa8FQwPuLrO//wthy9/LlX2crDGgn/V
trlzPB1L7JS0ICjOYr2jzWq/ls43Xb8ynRdxb716V2/KVmX7ioy1jflff74sNpLxsoCPeko0VW6T
l4Cwg47JxN1KZ0Cw1L/B87IqLbRqEYCQcsR62ie92IjzXnLB+BfA3SbruZlSGf+sIrej3U9QvRQM
45FutKkBVbkRbHTwE1+okCYjNOTMp8S/rgNWFQZh1Y1BOFxpgnLH94NqArpunq1W/85Dp19Ope2e
j2AQ9jqx0yJuFm3oegXbCIU+OFCTBLiVjjw0hAEMhOx4PHUBhi9KYGo6xM7YwDoeLtOVs7ZCpRmI
iyM2zeFrwAWYPFj0GoexGNR90QaSIuatCikPECrTsMUwXnwmndeicv6mFRjl33td6VGoKGnGPl98
7w3dkr16fnro5QwFSwo1jv8KZvGsnB7iLoY6IMsmtUGDBPYkNfEK45KmG29D+e9kguRiX1Avffzb
sTCclX+5+RHUb+u3wGK88/h9xbnN54u02eWlraL5noHg8KdtO8vT8y+yeal41u2eBruHw3XGW6WY
C6iKjafJuwiIGhr1ohhxIKD0dv6/uTrbT6pXID32E3m8L9ittbjmWF43sbUf30uQnUFutv1QsczD
2mIOxocGqTd1zAPAJgPJcZYa8L/XtIUVhvAHFH89bjXjalzWG53DMRfbufiYjeENg6q+B4lr331E
N3hWU2+Xwqonqh0z22v+qFwF9r+rO59i5T061uzkI0Wezxwtdb/UlU/8WMNw0Vn+uAAcvUedIgja
+tslPjOSO6fed0IGLgd84fbZNlyL3BkWrdzrNogVFMVOnn2qLtW9Pp7lByhzplIofYQsjvTMD1bF
TEKjRambDteSxzwpNpIA7uiRe5KTFPhGK7BjZXWg1uoL9ybzImYCJNnuK6tl+eXoeOq8z14bYlik
Xa1BpjcUdSU+6wBjvmtZbYV1Iqob+p/xtNiRT/KPHixiKNd+qsndTKFPFMaPil5gsxwKf4Q/JMjT
aqn44AjzvHpFFBCcjMCR2MclTt4O3DKFZi6RHyLYtyP+mCjZqZPTItnlAGdgNfXHcjbWM6bIRNos
P82GwutndHd5OTZt/5W2LISUJWIxjOQkwM3eblVG5Qaqq7UiQj5PGDVieUQdX3lYwszntYzRdkh1
52db7kaqSz/Qzl8u8JyVyVUdwz7cFtxd4I19crxni/S+hyzBWnIoxSmIRsCF/RV3J5RXXjkUuewD
jUi+D19F8jXq0+sEtDoVl6LqtwPpS6895ozM1MOwiHu85DorU1dXXgle4TkN3/pQRNaWxQR+2OlD
zcrbt30fpGELD+LqX6KGKnV8eFUskOnkHdBn16Jjjfv6DPGOw6bRG/GMZDl+yBsK3Hqf12vYNoCF
BqddBzZv7o65I5lKhLXXIL9/PYaduCWsMPhqLSJNaEaD6aSqNEWerUCrJ1WAFW0YZ1tS2eDsLoCo
Ox+KxQsF2JAG7DLD8XDco/seL94sDfvldjn/TDEggC6nLrsPZr8MSpfldjyZeHoYyE+cao8k9oGV
OJS4OtXgW+BPSt6uvydTUPOKXUflucELPxHjKRLlQIfGtornLkrFmxtKZ6bm7UZD1iONeD4IFk3B
LViNCnCtKav475XxZrzNd2Eciz20umxHubFHzxJ7K5TZgCuOmPP/XsrENKsxpuH/ZpK3Vs9kfr8H
sXNCN0UC8rjPGKjKph9leMgBSqBURy27dHBne+IObCqua3J/IoIwxrBXGEblWrwfydHq1mQdw4Ki
BCOX91gN2fYeD5AskqwFt8CgH38SN+VBkH2Lk0b1bKoCEY9QyT6ZCCEACqpAJLK0/NJnro1kfIVS
wmSKNlYiIkYeqJ3pOSkkTCwuquad05v6+B01M6QGZRZeN/EurEz0ZtihXghBW0YpTsh8pspcIbK0
d9JJy+Ojn/gX6OhNDvm1rRRBEAugwyP+wXZhC81u3R5DqmT0OYsRlNuW373pCvZh8bpwsN1s2gpe
hgt4dYH6XZ6aHdq///QD0WJ+zx9E8mEUEy2Yd+wfWq2NOXgj2s26BXzCnWf0trN+SAuwz52VOrqV
xGKlkZUETWiTHdYoBBND3rLSW85/QBnYLtR6Xh00TwyqSMpEq5WLwrVVKXzMoq4bsJ1e89Au4h+g
qeVWpjawFDJ7/GHQvjFlBRM4PaWOAABRIEb0aCnUc0YFOSCQ4e7MZGbuPeU66QhIQCvmBZL6wx6u
tcXGIxH5qvbnppb8HYf9Ui+lf4fEADLkUtINea8xnJJ+9if0KW4px+6h/Tney0DzLDrM3SDJsWY3
r8D2wOqyuemHmw4WOyXoICZB0rurOlCTCHnvBx4/N/jGbFxZFVr6xKiVhc5UW/svEgYpcxsnrtIO
ms16N1fjiFPU2Pb8/aA0eBzs03TxAVw0rdOpBvSJMF7+qoIoedFt7Msy1+/ZfqcUmnMt1O6u1t/X
6Dcb01KIAzNAwydCqCz2Vr3MelA6wISE9OszxkSsfDeoIEF1t5ZG+Qgy5VF6suxwc47OobZT73qa
7MA6RauMIGNBY/kFy5Y7vpmV5bys5MNJ2o25Y57LPvs0TYS42T7RJnnbtZKQlhqvAndrsYz25y7Q
YGHH27dOjtTBvwC+Dfwd6nC4GV4EhDKUGQiX9rlA1vyHorDpFWPbcQ6C2+NvHLNw6SYQBIwF6Yme
+zgjsLaWKLVGIUbZDfiSD1bajChy9LfExDbmB8YAVGQCNr3+24TuDGSspA8lhyIrKU53SKoniQEF
LYmX5NMeiKaxqCPZXFi0ak5rAqdbzGm/YjBwaDiSTgKYSA6Xle7qEE8VTnPLCrf/TC0FYQoRbQ8O
fbujDNljG7BcT8fCpYa9w1e2/9/7ZbX0mBUkZKtkjj/IGr0iFK4zrftsicqEJWIdSr3qM/JC0sbx
0ipy9ooOccUTV3BmHB3SYGdPv2xm7oYXUeUVHr5Scw3/Ht8TO+krysOfANEaybSbvbrKKkDIumwt
hxAP+3sMgf0Dnd3NnNo1+KkJlpY0oaaifI8I/XZjuryHE+P7Gjh02PUo3ce0Jr2EeVJ1QKMRMhI1
RR5NReAlroJtdtz9mWU+1pl2gREzG5quzfYFlyPcXZX8m61HIvHeOmcdO885VyaZ+c+2nizZea3A
Fw2YKY7hqJyjAjbfcgz5d0lDWvJDnePRIfm6gTpwlShIULfiZ24Qb34vkYb/ddURq0JzomoELjXc
2d2qogRceLQ+Z6/Zmln/YWTkbuIawdbH8VdOcNqzn2cgOZzQk4tevVoAyDdPc/IE6Gkr4JYiJ053
Zq/qrvixLrtO0pUXzZ74+Jk9LL+K9ouz0oay+iNrx/ISN2h9t2+L46a4qj1JjRkyYNYg+0Js5GX3
uaMeINRnr7ptNzXkdUk+tnc5RWdaeWMOneESxHihw4LXLfPXlKjE9LvB11fPmTP9J/IC6qGTZy++
TOC80KcdzUxF4wRiXQU9uZpCQxzbG8SlEGBYbAbSW+dQYxEsm2rMMERLyOyJ9II1a94xKKbS5afq
HKVWrREww6l+Xq1GY9frjl37l7BBysF7Pz2AN6R1CYjLyMo47zsgKepxfskRP8aIov+kqDkD4ilZ
E+4vxJizu5fLBIPzqDhv74ZsNTcJDTVQehfyteUP1bZemlpWHek1YlHxcC2b9++9zXhoPnBt6kmg
0ov8/HyXMbMc/MO+WdhBeeKoZYva+3VLf4Bd96h8p0LV7rKa4tatei6ZiMFgD29+hnPIAW5ip6+H
2yjEOrUXTiZ+b+pwIepv7hSVLkrwQ0694x4epYpNzxLniVZfUSkOlcMDUBuLzXCNqFN3oYoZi0Rk
PBRG20UjrFhyqe+EO1up5BJJhPxWmvD4abiVgF3p7nCvMie5xFUFtxFJgW3l15/1xCqZHjFD7W8d
1akvP8/V/SmRyUFKlRuKIHV8ESN44OdBqoFGxT+Xn5SUeuKplWoGS/i7i8EVZGI2sgf061qMXrIk
RlscLwVRTzztnbkbvLms5WjRa7nq7ui/yWMgjU64Sm6ITTadXpIxqxXBzjqXdJlJjQr62Mhu4klk
9+LIdM//aIqEAndb2594J2Cp5jnbj3rodIv86bsACk0bZ/d65+rfuJITxM1VlKgYw882+CFri7jQ
nPbw3Xby29HXJ29Qw72p+pq4lcEGiyAhifzUm539LlJLixTOF4cmmqzel/JcqBmrhdakkRrvQePZ
i/ROohfm8nwy9fvYaQSABKe/ZXsqZor+Aij9+oAjmlVkQUpr6Fbl2bh2k1NBVxco8GEn4qbGAylC
sLGAwDG5bx0gn5W15684b7k2eqgZt/DTRdmIVeYMak5llkftKVpU13RnnlkrpawqDDHra9zl9xd5
1abFdVILGD4C7S34hak7AADtEOGXGb+P7+Oivz9Tg6/pnaNMUft3DFE033bLY0tTH+DmL8kAYAJy
NUkFxuHmBLLex/zrng51u7kIwi9iuMPADCfF3dE7QbP1JrjR6hT3njYGpwKny5PXXBNgGMFHUKnl
KmI8sBOxt7yp4S/9PSpFS/Qs+z9UBJN1vXG7Yxyge7zc33YKjA40qbtjtjF3FpXJwJkFFIXkcKtc
xeSlA0TCIvk8TCo/IpMRvqJQHPv/rdcBdw5LxxzxupxL8+8ImAZAyS+OBNVJ04EdIW8bJRU1UKHd
5Nd5tWvhUTCn4w/4GbbKF50+sPs0mdj47MGMaZWEu4But+RDKafReQofMNflXCM9ylAHL+HfmQyD
Pbnku5w3retOwMC1LebLHUVsHI1Y4JCM/2W+QrQt69X6g8VfxlHcNuJAzFnrgDg+yeu5VEpj1Ada
GEpxd52RHdiOuDJmwDvve+GeT+cPqvrW31GX4nIUzvbueBZZVsAKz4c4eCaDHucmMv9Fn//Y4jPp
zKXXFvQ6EFboE9d/gkNXzO4PcDzOAACE/U1rnIy3AXN7IyuXhQKxX9QQsPBZvIMkxy/YrhEV3fld
6wk1aDBDlpYIvVenwKvq6z2LPn/D6ZHpmj9opwruTJCCPS8x21zSur4hijKnc8Bu/A9Ega7cP14J
AJC9iGuhcAoIyJz/2YAIaRqJTPzjPAm+mJpLDvEOleZqfEvehJKR0zvqwkQtvfbQPnJ0EB4eUDj7
BnI4VQNiNKqk/w0HkYf1SHIoi6hWMlkwlJqGMrky60P3MYSe4AsjgNzrAZtufsTuMJCd8AwaPwpy
+c5LyElLTqNSgVMPGMPu8CBd5kzf49MhYRPW2afUvE1kdCXw7PS4qpVaBt9vYzCHpeHFKWCtpSfo
CLE1kW5ORHFafL6fqnHAj1fzWJ3ISpcQRbL0DmqR4wrexULQeXqr4ysWAtUyi/5RjP2DTcxzpfK5
nQWbNQndk+5suriZfRxlCZx5DyxlvgyvqvKxIW7304+AUGPbQDHC4vjBeDnQVPO56AMJED8rrp8e
1BEycPz0SGOq9tMPz+A3PCEkuB3dDnR640nMa7IhtXTdPsMsinWOTA8JNyUpXVro/SVUmeHIlaXZ
HnLIn5t+trpLlBgOYCzSKd7z42w3rWli+qPnb1lDUUr6pyTrWDQgAzi7Q+MuR1PlgbYWOqjdOukj
d93ks/CHwkbkVkvNQwdMqkmxB7F/xhVo5whNPfvFS6PgRY0adQcuXUU+FvuB+XnDneFsnmb+VlE7
J0n3kLKeMMOGZnM+ko65zTSJjHBAAl6s0Ou/tOG0xkCCSMEHhVjnF7EvNCtHssbTrMRIG+OSZaLk
Vg8atI/gDk+SKeWzNGIHI/GsLNn0qcXDQJ3J+v4oCPzjRvo1Heh9cen+5ZeWQ/15vBcaikvRo9mf
TcEUXz3zCgvpdjMoLLhVDn6+dnlBKXje4Ugkd2Vd6WLg9Xe6XRqnOGRN/TQLR97UR/mVUe5GPYGc
OW0XSXmzLsOPFEgPhwqOHbY2z7ukz7eTyF+W0Kc3uErtA7QGTcEupoQL9cfXi7CZD0SK7mxtGRjY
dhPZ2+P3MBy8WVKJZcREM2Wk1Y1p6dc+XL1PVNVHH0JhAqAnwx3Lg+gLhTuKTaLV6C7yWCGFhlgB
sGBc0G2YToq0y2jNVBH6PZbtnJ2kO+t+6jNxHO6L/kp+VRfb1iEcLmuDU1XJyKDpSlX1e1f8mdUA
gOJHms5zoOrpZQrPlsmQvwPhZqCx8v6qcVUGM9n2gKHCy+0vGlf1atUT7HAystvNIiAdoxcxbOlP
pEzzfUWQTFY+KvfQt8XZzKUxMiuD3yJFbkHjW2lHqAd+KFU2JxH0uyNyb/phrSEIfqQ3p4u3rYhd
+L/Ew2lZM/Wi7WxfDJN37x9PxcS9kgzyBIDTnczdR3kN5C7COqu3bXEDLArKuxu5qW45uSFey5rN
cxBKohBCUUzJSjX3nXnDPlJ/3azhFAaWWEDlX5SAOIpSGjGUxv15hBYTyANdCmsIAFxPwc1C4UlV
9UfSxdzFFCz25DGedo27wJK75MYdHQgmaZ6GVJNFMHfNOU6B0KoH+VFCUQzYYD3zm/7Nbj6I0Qmn
+tZTE6UQuE408l5taOOKNg4jXb9clbDJmmo3eAQttK3qs66Kp15r9rxmOXmuK5DAmXcHJUgC8Oce
/mLjTV09Kd9mQ2idz/CUU+gBkogWsk7OkbYbSlS2YKZt3tHOq2nvCy3ZDj7bwYJd7Mt/NaZrNm1n
s5HCwHd8KzypJxJJgjcOjXPW7KS8MTZuVNvsRGbiqhv7vMznClDEo5G7Lu/O0baXetRqNBw9094e
/w01J7XOYjzDlsekIXZCA1OPhprdAevMWZp3jZ6Mvpl34aJmfnJ8mz5Z7HzDHjpQPXNTPjFKBFoD
SIhe/9yeK12IG+qd1TrtJn7wfFm+OnIujF/ZiDDt0zGiUs6zjZqewwfslz5XQmfHemg97mJkwxAU
DDMyX+1Sq1SSIKyHFW6HFAbocbflWAdhoV2tJ1JrH/1mP0NUuPyC4r0mVT7dC89Ac5wQqCqfNB5N
N5MZD461+cRkajb7JLnO4WfWxCPX/4+tfRfqkg/EB4jEWEaZtABo9SA2L4eYqHSPJ+0aucQ/18OB
ICOPwvknN+PP9ISZduavrF1TVDpFFiX96YLS6dRNkcAZKfjE6YG1wj7feoO6ZAsmuedhfMNyFfhk
bX7sYf3Z98yQI293vaswZ83mb1TbOqX9iVkLGFTCw1LyXndSR+lhXOPIMG4HNOmSjFfWQ6ho+9Qo
alc5j8e0W5FfaHsJKbbXf6NAnxOm0a7r8LxCYu5k/IcYANDCINy7XKWam2kypZPQ3+R9KpVquLXZ
hXxGbhgl+UshMg5oPxL3rNDPBbOUYEULZpxiIVJOUSbH9kW7WMQRhiErBGogoV9sgLmmPyNDYu5z
1kk85TWbGPUGZlX2S29CqT4At+c4KNnsjjARzwtN9hjNkwyVVUgtfaJdyOeiIUo13zxmPaEquHS9
BS0ggxp4B8TIMOAGHSLz51rwwTUEG4mSmgWWwgOa0QfVs8a+6ZUXzBs+QwVGmWBopDIjo4IQSUD1
ELRUy0tbMm58Ha9HSbfUPcvEJSPOtOvkxpBb3TXt/K42n2uAoXIgtVs2RN/KDIeCr45UDN5EUmgs
p4TdLmhu+7WDmbr3GWQ8eAa8WkZA3MUp8YMjp0Wiu7HiuXnHijsGucbs2HA/as/rTTy8wk7nmOpS
TU/FHC2oMF+yZIwbyvnhrHIkUa5Y8mRNZDSX6cfM6VZwJ698aq0uIezpbRe4X+OaYslRDgVtS5Vr
ddiz8b1lddtCoWhnkPW61UpLAxNsJ+MbPwLlZ6HPd79UZXRB3qC1aDyC9zMsgR2fgybIbhklmLdN
3c4TDwEWeZqz6oOLayzIoYJvOx9EkxkymRZb6ngy3GUCLV6s2516/nN4equGAc65RnNm/lXeJdIC
EVcMdyuoLkTNHslDRUelS+aMdsl/9DyHsNq85c15FlgVBDENnPrJpXY81E+LWySU5C+vwdtACsNf
tOAdR6NKffenHw/HUl3TwLSbJlyFKlyQBLC6nIEjW/i/zvNcifKWen1ngd5tGGHCux1BYf0A2Tve
5cJwMkkE0XXnj8RzHB/QfxfH65qBE/t27SxQDTWK3dalIih12aXE5M3kEScOEfjI4020VJTpN293
QDp5pwNwDSaCFKeG1bJiDxzfOKFJiJfvHpTfOL79fJHcsAHvpTFh9VSH+RR3IrDsO6dIJfR+B7gV
YUvWV9IdaMeKNhYB1QVbczj2CpTAB3rWlwfIsNXJTglPY7wV7Nrhr3kxyjrYJ/qMMYDtHLCQ9EMJ
+5gBCmXw0Jahe0kDsfSonSm8+YfAdEILcdOUZytj4lWSYB7cs/KPCjfox7y22B3T3lHuPabl81eZ
BXqaMXv19SCAEEYQg6lpS+3WXM/JsZhIRZj/eov4P4pj0LpExBhVblZQoJos/W6WgpoF0KWF83Xd
oK42w5DKIGmkxg88usJAKLxC3XP6BujTibdW6RytY6NOxP/IE/KYJeTLLkm2H3xZbEF7WMOpgZ6x
FyAvO/JduTJFnCIXhj5kAYvhOiwkGH+hrqq70A2dSRh4VFbnpYBYyE83SvqFQEakcXMU9OFozpw0
HWr+mSpmUXMVGZegJuRDI+9LcKpP8IZZqfUxMzaXyk0U5xWex9B6eFIZ5XgMXSqbSLnyyJbWhVaX
5IiSRIWSNwL9e8CnN7h/v1Z3/ZiEAMHVhWITwIfDhSoWNuT8ng76miQxhwTv5e9wBRS9U9Pu/y4d
MJrTBsKnf8/u8KQfcaIDQJ9Afo3jTUjCF5bgIyYlrmdgxMD2mBa1hkw0xuI0kewMG1PM2mrYu8Lf
nRA2jc4hr7Kdhkzmq5TCOp92lGYUk3azaZJo4mB/3M4/oggP0yCIkoKeEpbwBCQNLziYzHqa1mdk
L1FI6+WLKRrUbvE8uJ6o/wZfCo95V7YLQ+UpcYBlIzHzRcewZ8pUQeBykudOoSdZuknJGU8K4mNg
yIs11Hqb2PT0MnyM+LSQzx0/tvbJtqIf/BhwzPWN8emEyK7OnevjJU6djAg8jiqej90NRGdMfHFy
dRG8jHXhhq6uFID3hH5O5rkYH92yACGEbmW4oR4/hwDyycLYjoW3pebosYCjpUpGRprhW+uWJQ5n
ZjB062FcQkQLVdHUVeNLfHemhe2N5eAdFScHBzYK+fFj0rbAsPsuKu1kbDj0Q2MnJeqyc2G9ofQr
04YFPuSOrpqFvNa2H0hm8jfXs75HV9fWOqSwxDbkJ0QWyv4FmLz3+KCGN47e12PmTgo/fRQ3WiQG
gvoVK5gKwscpA6t+UzfrqizYG4tS4o/LmX8NnCfyooGVBIafVeKtvHx7t0cT2XMfC9Jyu+lADR78
wUo/uQgMAK8LxyG8wxAjaSId4XPxcGHsUJDBGb1IQDkJNjl6EFSg8D5mh08rxEXVwRr2Rb83PwM8
ZW/ywYH8O9cOyzLdilWlk6WkTEQN1JxHcMZ+JT1Ucu0Xf8b4I35q5zoy28YPGN5JPmKbIEXjehjc
SaLbL8jp54IzikC/iABXqVx7a9xPE3cTePDJlqdDmyJA1XsiMJcMBz3xs1hmS6B6CbLxZSy9AZuz
wwbD0PCa9mvichXFVi8+luIKExcPpTsBOgPhy87Wrd4XlazU+Bddi8Ys/D1bMvdbeg0c2C4LlGFv
1Z5xRbNVjwa42Lzq3j4sqawMUfckYpCPdsSCvdAXZWjJylpj5avBJylnOh2fH0oP1syZJ0XhHqKc
Hdl10SofHWJyH3QHqP5hfFtrZ9jiQOEYfE82Qzfndh9uxzO6ttExjPMtgVR51+Ck/z01E8mSGeJB
8MhGYRad1Nt0SpvYTc+IGIM1Ox5uiNrg7CngPu+l3FFQsS9c4do8d/P7TRYhAUQZFnClYojlRvpz
JV7On4ubqsmPevIRSMJbs0Hw4JVtYcn6a3gvU+H/wS4B0yQVXgIOvNihoeYQGhYOkLBoBKEO6NBr
LlBftafmRhsNmLZSFCBTW/erhvLXVjPUPQ01rQarSKbK2c+F330xHst+WawosLaXuz4xghnUbZ9A
StRYlDiFo3n4FuYVEiomdeRmmIC0ZhF9HWjN/fbB3zCcbR6xg09A2mTyDHLyOe/AhFjD9MOxitb9
djdnmw+wlnkhi3qePxSqIoH84tBlbJdvyN0KulzL2BbWP7gF/C6PZR+rzKr3h6Qg/h/RQrifc8nh
Ct1HZ6ePW1LP4AfiD7JDjc40I+06Qa/zD4ai3cjfmPQNvDE+FIka8THQaM6OBt0/1uhsOi36LbP5
bV0Tls/GXSdVV8mPCsVwDsbavT9f4/fxvnBKnMLlECXk2PN2fZUbLUODHY1k+CTW6QFLk/b+uCnN
iEkvjl7JRT52sFDEBc3qGuXnIBO8LjrabbeoWGP5CU11RLkDG16PB5EOmlSGMgYkDzndJVE0nM/R
rk0BXsvZYQqxqS6uaJ3bODyWVTpJj5hZZrtd3RMACCTV3BxoOCpsiw7mtyn5oRNa/ANjJvZYdpCf
YR6Dq+yR4gTmvxbeUps522LUGJHGxZHQ1h2O6HLinXeBn6GxpGt4HGGhFri7uEB3TbHghInB2Vae
qXjZW08bYJvv+w59jWat97EbLXCvNxB3X4daNbq8oIpH5FBYo6G+3QA/QKJXy2PUkYGKcO+f+uLq
rzvxlBDl+q40rFV9t9Tr1nVr28UngqhVkBOJFylcKWEr/86kBOJ65CADZe3q65C167Z4n6+4Tqo5
kkq0k172souI4ZepMhPdk2Hri4NoqxrhRPNMoR6iIWkqIiSZDbOaP22hWt2HT9RtBqMZjV9dU4Rw
TkMQpUhWwoKXYmKjIfKTrR9zU2qmZVmspDyihXYREXtHUFGTAsifhr3RdeVfs4Ao8H4dQFGGADux
Xph0pbuzj08s45v0YMxQ5Xwy49Y/zeM/6snnnpqmaAtZmls1w5lz6Fxmsazvjmzc+Sf9Jy2gPVYQ
BHRn+2FRxgkttKHv9XuSYNJXtFQjd+VjKuF5KDj1A0JjXyvXWg/m0fj8lf9R3XPYzCNr//g4ugt+
wtb982PwWEWQwZsL97I+DdIKZUZVEK5qkI4J4eFx5cA9S0Nk44BGDonFOPh6//sWEWR0KyEja4Wg
GP2E8cb8CqWPgUv0kgw9ZB6UDFXlBHoiMi4jefGpaskKPU1At6YynvCBqheBj7ihb56RI/kz/6vg
wby6OuEKHXlCvXu78j9BgOB036lNuvJfN0ef6dCct6DTHjDNbVjEMHtcbukU4G94qm20lLK+zH+1
R4wpnDPSugoglOYh0HzBN7u+KiXgsZyKsv78t5j1ZKI3XGPF/jRoz6eR8zTDKzRJgIJwzYl1ybzU
/6WivZ50jYJjCRGj98gb+0jlsTgDzNfdboYkA8VokjHzYIM5nx4zqjGF7mDOkM57/U0p85W0lW74
Tdw3VgiYm7NqIqQVAqhhFxMYRZN0+/dzDV6qW5dBgt4l35q8o5BNdQMmUIQtfer6C/mdAuYKWafQ
hXKAGxH0AUzUlhwefE+KHLsw2jBIbWjHBYv6h6DPyDpwZu8Si+/7GHYKV8nliKKz+N0Szyvnc8KQ
Y4C/T9caB4kLGFOeAgXvR1WFYblMF/bLhOnAprD1439VVm7oKyNdLltvEz8P4KBy4rzSnUYVHeRQ
eosf8IF5mJ6wcptjlXLQ94p1DFtUTG9VomEiDeFaUL4suUFHHUgP1rpyYRp8x+fDELiEmbanZFjM
oIJpllZKNXYYKuERMkrOMG+1+xbTnmd//V28BcdnyK1kD8jr6XGwPjRtuJReWVy0z4vDSq1IAYsP
9H6zxW/tc7VvG3c0qPBliOEdCDdjd3tUq6G5mw2i8WqMmDNNnlSbXHjfhHxiwVVwPFrtLrk3kU9C
2MjMHDZ+lNLlZ4bMB/DwqL+poc48pPt/8JDssnlTUT9NSHPZY2DA0MMnHkgWKdoudmfro0hmYjdy
jBfzHmTY3MMFoEzLjkCP1zWQxe4XV6hDzDlC351oYXfEEZi8IsNoeB6jV8/zZsFzNW2q7YihV540
3p/UAHyqmZmWxsMBeIY8YZ8WnumWWhSM6zlFaJ2hsduH47PdY+zmfQiIDYaC8EFK/DRnVWm2KEf0
IAVZXKYmimOOJClRd7+B1AGy5Tx8bvY5ATsdrtmz1Gjat4eCi7bN+tPvfEBFKKkvmY64E2lc5rGV
zCC42rRAlbfDoNvjBYBqS58upT6Bjl7IpFo68J020+NaHUM6AfoQ1pJN/+438x7DWeXcWx25dk6z
6RY8jP/4wdkhDUVWv1PWHdKmsAPM15xlRKoz1hJsn3rv1eaIOxc9SFTG6cPZFCUTVrnFmH2CSpaZ
yTzUg8ND8Aqjo6mLiGH1kXtipFLnleO3aHjS6w0MiNko0l6yhPf6OD+Ye4xUSm0k5sXwhsLr6ILt
uiWZIgbF7eeo2ZZqMY9uNgTYLrHxq1pcwoRMQTlee32aaGrK/LBquFlsd+AZSXVOqbqwTkfWYrFi
xejFcyO845ETtHneis+Par1qkeS8/XHurjQtIv9ZcUpCerlVjWJLg6sy+6z2Kbl0UrmlPvuixZSs
zFu08QAFZg71H4nu+TXIh+dEvHzKtuQ+rFoBfFxTPdvOKWZVCpaq4glsSZTEw2Pi4HqadebUBhaI
AuW+Z0KoiI8WS3qyUwRgjJMsG3bMulbcBdp/0TO3SdCI8KTIu7NjItAbHuzYxUujL1tRQjcPWBtR
bVQ+JOd42vQevXFQ/DAvZyAr9tzIV0fGjUzyX7xKmM0/GC1XXDHBQlA0ciOtSRXpyinM5EllauY2
TPfOktssXy1RIo/LNlHYpNChPH3czN/xJk5VKfAeiEXKSg4xr2G62EKiBEerNUMTnxH5X4x9vA9k
3Wg94kt7XcjNTMVTJfhcOwnGX1S8Zf2OWGje3dvGLcwKsGgzhn3+QJJjok86v/usZc23TXjGpgMf
W4p3+4N8f2IHaM5ZEmHAi5UjfjkkqasPB8WMakd292px4U/L3ty9apUM8RwvGgMLnKVggVzsJ8ME
d405dL32KGkphhX0fN1CqjcZEwCdZxnDGnMiMrJIKUYR1rib/LC+lbOOUuO6Wg0VJz9EwMB9NC9W
vwTj9CoatJZNEKHZ8Y1grv+rL28pHmkpYUf+5+4QL3/Zmghb3NwQ8E74gftIdRybpjTQ7tQearac
f0w2uNPlFhGF/ePSzA9OHQHZL/xmN5u2y5XP3yAq/w8AnEaQwMSTwJrQ1R/OXkRXC3vIbUgr8zF7
VfaoZFWTXcf+iRHYk43+DWcApOa3Vl7gjiemL4oHnIKZhbFbTnw8Xpc9ohWS86UQRJXIgxdXzgda
cMxqJJZFIAsDzRiMmg+TtNVt2fbcsUmoC8GnbWHIS4pBMmiOcaPEel7cLiQk5hEOFcF51+Y3XT82
4oD6yOaHrIwRLI5OJ+vwbxx/YzZEYisawIhUVNI42hB0/+pQ0xMJULDM0UGwfFUpcTa++Fglgq8R
BsMLO3r0ee/Q0a3xQN1vG9dhR/p4SQ7mgS4GWDPppbE1Wz0JjtR6J56O+bU5HMuMniyhgFDRe+zj
9uAm3BzHXmQyIQaI+eDFXeon1piQTt75y5MNM5jQw84K4rIJrpQ7DhzzDUJqlyxUAmm6q4LaYwZH
mdA+8eopAiX/P7jrXC0x5owud8SOccfXKD1hAdJamWAbfRmwE42cGP4h2pr3g2sYdQMCSnkVP4qq
aB8wEAdhCroTEY6XRA3C59OCcizntvCki0qbUs7gmhLp5M3Iy2wCPFc+PwpfGnDQ5Y2F6rVMbzIe
m79ogIUD+TrLlDC5VwhwsatPZLZg8Q693NoHEcmULAShBtRahlS/xB9RJxgV/1sb4Z+5WGVU4glR
CYPn7RVtCmq71AkAW8LxwzVQDoLD4OT7wxuDdUUUMhZf5x3pZtvPhmi/aM8VcLYBQSIh6mSUzPZM
kGWOtxwfJHsYu/fBe581u/MxZPuB8ZbBGEmU6IFhjYE0x3jnSh4r6JulGaV3NCWXaOwrY7u3ZyEh
HU+s/RPfMqTidsYnBiatW0hNVUCRZcNup8OvANTJWMwprFFpve+7e+X1fowPdTu2RTASzjLeB2Gy
r3z0vnO3m3YvoJFYrVhuNS5/KegMiT/6HNWYs5AohjGId5OVChGvjek+zbW06hsS5I+E6JTVOcex
jYDtWFPXFMfQnZkQ+T5SFDGPmDXA14RftLbX/99xSM5DUxJi5vrJwR+sJsDReiajLxwfQnUgLXj+
LUNsDRVE8OWJf66k0vKbJuakAy7BYCx5wjY4Z1PGjbgO2UzRp+G/KhSytLV0tVZNEX1pNJlBi5+t
HsM41he4suCSCbug20LzKqSjMRR8v5c4JmOvzSNZGqkZJd92zjArACdJb+20dk3q3+MtK2xxC9gj
la15uGPvxz7Ft2fhCLQthDGZNCc+7OHobqYdG9Ee07Fre0idZU0/WaUqQOlsYWMcThjGvz88bAGD
swW1VRpH4BDMF+O5txeaQzQ8SxjIW6xdp1SDfexqnvvfOP9lUUZhIdHaRHM5WtQ0s4wUaza2Rh2p
wDa5vFviv46d2YFHYIg2AaqbluR7u4W5h8VoXpWTWdM0LvYkL3qXfnrbmiNgMDEcr4N6V4H1UBQV
gyBdCKOGBzH7j46zEOLabRyKiARfHx+G7pxNTYpdw3URTgyNzc9btnjt51wIOewr8HOPexNxFDQi
nfDjtniBph9y3QKeWtj235Ob0DmfXm3Gv05sUNG5n0RfQYV9PA5+aRPk3yBmueO8nI2H5oqoBnIp
pdxLiID59Qcy277O5Qkd7CnbWIQefzhRXd9HJ4DiGhqNTcmIPg51it4Ms4brL2WNXzLcORutnHfc
+AA+ilHbO0vHaP93Fn4OYQcv7rAXmDRaLC1Ey5u5JrrQRLHrpmFG+ulHprjFJ4liWkIqPKD9rIcf
eUrZ8lIyFhE5zDymu1lmRUG5TYAhQUz/PIKvulN+tO1ji8UNKyqbT2Pm+/M1iSRaWLC6RZfFtbYD
T/a93u++1tcw5614PQ+gfIbPNNdL+P4xlF0TOLg4rOvv29ZWP5U7R/DPHi0Qxg9X1/XJlznz5SaS
FzGQX6yWNvewad9AvcJRoK0Ya/oHQ8xdVSDkplrn2U1msccKFdivoZ/hkViz7EKWgF3j5gZ93e7f
CrzJOcXhkLiaLujCWt70G5Pbhqma3eTJdFjC4+t4VC9L33dNhWsDCJwVEKHV+099gY9rb3aAIYYr
XWjmrlEUszV0EIkRZCnpazjVsjgUQGhl8C56oVMvzo78HPk+h67bhdWeP1LIvcF+gS1LYLd+Ga3Q
DRGmv2FVYH8P7sRU8JuEMj21vRjWY6WluWkttQHJBkexwhm8sHnfREv3Tp7Fb9MJDENpzx/1v3td
cRH/je7plF9cemfRjhQnnnoCviAQRLXRsQHIXzzKBuM6LBBhDRzvj9pgtgHhV/GM7/WixMI/8Uz+
3vedyVhFt+l1/c2LHI8dNI0L/Wolxke2PgW89G8cLYLphmisU9roM8xR/yq+0LnlrYIAPG/J/xPO
urNx0V3PuyHsC+RxXiXUSjhNBpQ4YySAqpeiEDhLWXhrTyqADmLV5+8qQ+4wgUL8wZMpMGI3OoK6
ft+Qj5/FJR5hdWash9bjVIkQgDmFotB7mkdRfqvJOSnMsfoazbSDi2Q/X7Ybrqs8Da7Dt5oViZgD
Tf0Hf1TioWHoLPCKNm7ow9TS4QUwL24/8iJzt0AGBgd+XRCfkZQvRImcH/SfnmWJK1aLEU+eHQnk
Sx0VpTGuwjFU0NowR+BJf04IQLE62atMe5R8bNC/CRyj2REFhuzuOJu9/RWYNzuqOMLTKOPY5rcM
rM1x0LDxQTcyGgyoSEs5FZu/N25KbYI1W4+q27Ml3FgqmZUE9Pv2SSnCBhzIzSfzG6llhCgFNm0f
EoQDgEQDQNVvhJf6QpYXS28ac6XBkdhYrN8AGRrbVBUSbUD0fI/VXwmI3tV526tPb8sdxbLczpgD
LtcQVqQf7moYV4BKl9cd5ufhdqzmewVM+LSyI1UGcmP6nhGUXkPqAO+8OjPc+8sJa+aVLGso7v1n
+t8e1QPzUbbIDDRBuzTnPpN0q1+T/NFqqECAeNIX+MGGc/PROObYe/BrTDecZPONSeNKopB89X3u
bkIJFSRmpJtjFWoFLjp8t4bFGL9Y5JspZFKHPXyPLzvlbztEGlW5VmHpesQlZKdPekqBzmdyodI9
qZx3cNbksBJJQJZQ6YBwETtYnkR7c0ybEnLpGxJUQEW85pSs7qSVcleV32Pz+ck7c9cc6SX/yS2c
qppZJ9s+SFk30TYKsyCnr/2z6PoeU6UjYIrdGKRXqwnZ/pD1DqjyvDxFUGe4baEMmfcGcfGnvASu
z1xGD3+/UeOWKe5zCmOeUWSAhXjnuqVvyxJwCRsmNbomoECL4Kt0uNUxQrszYKYXP27vWZIGLs08
WyuxSD7AdWACurJdfuIsaSRwmWSCcRMHXxm9LOTVEvE/KxfFyD/M5QHc8iR/yMOIntcBPolwqS/2
uVTxWXjs7/4ZEPg3zb03gzjgaOaunLQF/pVD90CzwSpexrf9GaPH6SSqT0G7nMAQT1V9BFZb3CHO
+jY9HxCMkajsWfSEjNClwnA7HjzUHSZDqyY432SNFYrsPDYtE8W8TGpMmWqG86UN0jPwAZ26mZ/Z
VJJbJb6K/5KvYg58zb/atMC/04MKba42AKwd4UNj+t9eUrXB1DI88aqcu2WCeAzfx19xLmuvCHej
Auh7fQVBDIVxinH6zGdGUoejbyHDKw6ctlCNM9nRkbgewmFKi/uYKxDJEtiK/eoO7lCB84FbstwB
MhsuCE7KrHRuU0LG1vY6cUd09YWCncVNVMWQl83RGiVhWS83lelECk1Net+tQL3Yc9Glr0HUn4tP
ULXKudZtMmteypEP6qNVOdni1HE1I5WANG6gnaUc7fUoaJx/SWlLwftQyG3fX1RuRu4p9Uqw7l5S
rWjQeHMBBFEEqyqLWYfSR/LycvQFJyf25S5dee0by17+Rg9rH/wTpyQoBaKjNrUr3iEGkBxYGmvy
G4j4rF+bT3kK57Z2xwVTvIWjayeP8OYFnZtJ80P/z0XILdErt9cmFDEXx+FTh0tQKMbViWbX+MWF
tG0M6ANwrc6926tONDvajoTohtxrwhs3nqr4uPWNDXoOddiWFjmxg5YL6vKxYUqWHJR9Rhz9zdSc
2LVocJv3xa7iZfYtqdoURmw5YhL58qouU3OikBwbL9kzvfix4VGeWA7bFNxbYahKF5JY9wsX/CO3
W4Mlu8g2IjG/SO4BVIqRkhw14lXn3CqFj6swNK9Dl+yFQVec10PQKUZI7dcnCEa3G9tDpKPltOed
5hv6+XwZQw/s9zIZ4fH14W5NTwkVjwkTLz6T8ig+lvxhKDwbMx/Zia5xbpmsi6xu/RQHIyVnrxP9
DdINQYjFpmG0JeUJitRXWKFSodoYXY5YypZzRjtnBuSmApHV2dyXQNjq4VXLyVg4L7o4VMZ2XzBa
n1lxq9y90C6D4sAWMIjwo3jsYdx56qYFrpqbQ1rGLzfAod2A4iUw3y+x1GsV9z0rBw9FjZmvtNEf
Bb6N2Vj3zYQJZDy0l3W2v/EYcw7Y9Nyp9a+bIeTHKCN1odLdC9oKeF1u58yKnOMym5Qz03lD31Qd
UXTFLdfbUBE+v15QCkIR17IV4Iu/DywyPbqy5kyUBktOtc6ebjspOAXwDHZxLpwrFZqHDgo8pp38
uDD+b/0LuOxV6NLG9buJqEj4xX1qbF22FpGHvaLMXWpB0Z0YHqdlKSG93pMgNz/NIC+/xnTesHDS
+YAmoYllnnZCDOpJIGtz5ZTj69Zqe54MM0rW5GCwQ8JBnTTTSAIb9CRWAaZU31anhTAw/Ot3qCAQ
GIjaTKXrF/MOZ4Co1JZT1anXHE0F+D+X6Usm5zIyhlBC/4Wd2ykvddbl5EhKeoSGOvt4J9+E+Xsc
DBg/Mxcd5kpt9UbGUtxyqYaYiCujrJRlNqiTnxj4VTBKubxSQSa12KXI0rfIG72SCMycCm3MDs/M
idHBuoPvb2DhPNVtzCKUZpu+qqcj4Wt7ZIeCFFWKf9WmYuuz2GD2g10NSWBnJmbwtuU5ds2vA0xd
n95BqkRoOXoz00d8vxDDPfaJAcj/I4v0M3tf/ntzxM9UhfMiM3Nai78U1HaFcdvlGDtD2NkCSEKw
wjTOuCtrJl1pCZFG2pdHHExaLkLITOWzI7pLCnzuPC8pVIX6WTqOtcNUgck8WzUnUORkRzdIsd7C
eHITNtlawgGmHVboGaXJUkG7HsbOspyuJOWiDgd1lXtUg04CuH2FlQLgRDSyeRTXJuAeO93IBbp0
ncumSnBV5itLwrYpodvWW4wQf5XbKP/ykj6fjcibIYOx/8bUaBywQZr+M9f2luQIRwIIeo8XQUXX
FRpz/XSdVdTRd5BJoxWLJKbe9JdIuuyFJOIEO+AWmpXEoLuC8cJYSZhxY/QDl9L9tMQdGmvEQ9Au
AeL9tvYkRRXuWr/4NuYK7t0HraU6WM3PAZICtvNcOYKv4KEmeb1/+lLdwx+/Ev29PISgsOjzrzC/
qX5/YuLQnnWjc7cDR6uJMonuce0/lOtv6P1lPoUZvUrSZlP2xbValmvNzDTwgeBDCeZhgd4S10O1
kW+QOAY1i+VOAZnWDokq3pLBNdPXhREmEzPJtcjSxOTMAftGl5hpywzZmyPTHXvpd2yvj0f19UyT
pHnd+mS8kv86BKO1Y/dDhfipqKuKkVQRDsC1/XQydY/XG7pag0SSc183XfH5+Eb/TnuwzXs69cXc
boUr8HYyr5tf+9qdST6/ZkgqiZNAKdmp6/oGsX85CIpCEkgYq2X1E2uwdKup/ERJlNImRJGeyyWC
ScoXnksUoeWwqjyerSJLOB5FYWckX9+pWTf+z+kimXKoO6GfPkLxKgkifokIAoZMHtWPvmdAEqYi
IW8GiDumq/HXbjq9p6TkW86S86Xsby1TpUTmf7RE/nfHGLP+YPeW0nLdk3iiLuGpr890StwT+9bl
1CSyQLu88ERV3TmejOh7g25erIQAX9pxlmKYs0dUxT//odLHcM2CpnuuVtYal7HodlF/JjwZsBki
2HGlpGgxMyCbCopGddmLJYsBbq/CP40nJaX9JwKyY/x6E76VahT6AVTXWbOkOR3ho3KikrUEudGg
QHoDtcfmIOKA4WTvuNgs/2A0xrC8nmogyDbZ94+vFKK9nA/7q0TuIh695lvrdIQELtlJ/J62TPDP
JPGqfmlcP1GujSf7/33vc789Q1h4O0FPozDv8VHIjguHzxR0AS7fsOBgCNaqocnLlSbMOJCd8Mu9
hXaYN2n0aEZ2F0gb2IQEQXGTEHYEhkcvSsyApDPnynv1zAg6AYzVbid2322QmzM5SIeqDFarFTXY
qs6Wr6dEx5A8YT5WfCatBDzKtkNjePWywslxJ0hUJGdzFAgJR1qUMKIqHPCZW4zFS9ozfK5qZYiN
WKElNZrJLQQdWDZa02W2IcQzfXSSE0FeclAnqwZ4lL0WeMWBx0H5CdfZ9sXlvFEDS42S/NxwGnEu
55KKQmwElzeiDSJr/gc0f53FJiu1EUPxRoRT833c9tcM2AbuFZQdPe0AhwedEiRjq8Sq6ErhclwJ
sCVU2SaezAQVNpZD/KAyF2o1sciaeGKIThm+7gwM6kro+OonOVTGidu7+0EDMOtDHlS1kGmIe1t9
01qd0ywjcUAZeZMfCFa06w/mQV6FTXthQWaV6ieT3w6e0Qoab8qJDJODL2bByjHehrsguRoPqZXR
Uyim6LSiwDNeogUrnTIaTFg9B42EPQpwRxvTvJZhbTnck6gRQmIDMw3SauTLFMI4PRGdkWZH99+Y
JadEZpZPRpNh24Eh3Lo5qZHG89hiILlUSPplRJKXPGEemFJ1UltvuSUsR7AndUCb8qs70kA0tOK8
ba8++zxrXfLWMcphm7v+4vZ75OWTZ8ZSQap9Sn2YRAmmXYTnDl+6Erh2wVvlvEH0yucKP5aCIj7M
JZbb+uDoJTk4S9DSDm22Ik8+dPggY+wR4+v1WWNFfHMHl2lticVpFCQ7LY2mvfFI9hGDI9eBAuXb
yk7HxTHxGHQ1J7Zt5Px7x4e9R0KqalRJDslSowfmXhJJS7Rr7OsfwGktCgLBsJqGKtJS7BoK4yCW
H/ysrCNwU/IPGDTHPtm1ziZl8Es+CcMB7IJcfDXT/c9EQecsOnhlezAhHsAZisRj5D5uAEFy6M1T
YdRcb+3RmzZsFYw5X9sia0IO3PfLa9H+WtsMl0j8b+zJunYPO2bYUSfXrX0Xa6zPLLMr20pMRwbG
BbM/diAWrGxHLzjIE+269BGernFAwgTBWBfN0U7SP91pU4g/1Ujw11vcS0IN0/tiN3Su6TR1bI/7
v8HmkGJrgYfFKQ9+RXBtLNczT/rkJelNhKGEjQEja41IE8kL5qnc7PwuT+yW4hR7DSuisz/GR/hV
TlnfuzAg5OID4WqIX1WWtaxu7IQyUTnCTUbuGZdohfvsnAkzUL5Cl9EahgG5hlkg22LdDlowIKlX
qM34ur0gZrPvWHLEiLxRhcWI5Cydari9ahdlFJHUIdbSf2SU8N9XRb+zxz1Wo8kqcAjJ8qTAMftF
/DNdQnVtxpUrs/piwvav4iZ8Mz+KyuHOePxMKo9eRyLP9zBsBIoc71L+0p4v6qUNZBAwnnE2mBgU
gsBwZnXpU2kfFP2kiLjhttrIObejKD9td0FoMwy3LcOMIBvym3uGN0Qx2QFZ/icKSGk+pID6BdEB
PUR6qVPJsZcJs4IolAubApchfqfLqe5/TCrocRmQrLbeWp0S1jrjFxjehRS+Ac2YKlDxXOejckrG
pwqD1nxzqzzKugJx4FsyXLjNSlJ4QjgbyZFnyUI7j5ZFfrUnOTr0jIixkZ6WXnMFONLkAsln00IR
fM97TQUGmITO1s2EmL+hNsxE75Nl6sDdeumK7Y3DX+8rXPwkvY5K82AeuxDzbQg3ADcjw4BuANm3
zJtwEA2BZn9ko/DiMl/z2GYM9raPk92xt3uWGJ9mDBSMgeXyB9Ck621s178lPx03cYMkSh5j62G2
61QluVDceababiXULygMlOOCxySpVEVARjwHgqbskpjylvzzb/f4GTgorWLHBMYj8vU0q3nnChL7
lGZlRGTD20hnkJX4UkqYzuAxR8tnWzgC4EadYJmCHeNYEbX98+6FWdvSpDAzu7q5igzWeINppwUQ
YM7tJpNXGLRdzIZt1VCPnLavm/INnDLuRdEw3FLWUfUFSaIL/qaZqbrG2VajRsQJaM29X7KA10lT
a5wVUsXpiMPq6SWOCsujFa1Z5LybnJQtTPxwKk2K0r5rbLwlL0L4Bp/j9s9Ycv0C1aYPZOk2xaRY
7pYFNfpEqLdyb+AVCyxUuVEkqrl3O3h6SdBOHmsYkcnv9bA2ABYIJwEg0Nxx5tEudsak1bW1LZfI
xcjfCZLGAqAIl0HTqtSlXi4lbwG+JjAf6WAp6XKY/QfDIFAAg7wpcdQsOaBifaj9+0ardN1B7S17
S853UBEkINuTEe/SujUmmkmFynUNrkz/0TlXzawuzCWQmn90Bu2QATmj8K8zpvqfdFH3mMvDUF4v
ciaQHPK/Utl2szlGeX93g9GNp/LPUhEJoXucVz2NeiAUx7de0Qa6OBcF8fpCFYhX2bku0T8czQag
+6wHkt9J3smiciT29dWf7FRPULjcWS4yfevDwhM2rzc7l0K1oRNLl53D0C8dzromy4fsc6LEGXdK
tvuw9w8ACCoZhbk36gDKopN4wAu6SfsctPyH3fVmcVUN1l4SLjS3kPrvlisIr3ChIl9tGMPl9ZzA
LQDZip/7PTXVV1jIWiCOGIIN49tSRb42X7s6EM4Ve0oClIgkCfMLKZaFkGJRF4RSZw8u1UCSb6wB
iJn6XWw8rMFsTg/Ipz0ZtuKMQjA1LX3a4dHujb50zVF/8rpekAqtK5AKK4IM5c+4d17aBUh1EO+W
kki7t5k842AMlUCWifIC23c/1cwStUlATlKI0+OVPiAdh9xIJfHEJIKn4UlNKHBrxKdWbQ0z7qTv
N8ZoLghuw+hVfFE+aRCGBROYEWWYzJYnA5UmkdybGQK6DuQHXpbdTYUuUL0R4bWdhqesmIvzclvZ
NTqGD4eLuSKsorXueCbAAnp7uzu2TUd1d4uwJgzufmX2y6psODa3i+1X9coNrfksYi+cyZFHbQhl
Gk0E+r3Hd0hRyXluHHWYK1bJnJkDU3cwvpnyh6rEQ3T63s42lNZw+Qmujn1B28yVDK8Q2YxwpS38
D6aTjP3+a+TNcilguwyj45ltOisn0MnLTJ78zKWxEB8dTVs4rifPCCw52VppGwVljNOALRwmPaOZ
LwQCst/EjZX6I5ZiqGh61HwLEbX2j2RbaGofFigfO7XXc7c5ghZUcZwD/6s+lP3xljVn73um1upc
oWrEfFaskNCf9Sb90NeHs0PaHnZuPLUWdY1rT4N6fYve6BxbO6SW8Z4CyDl4F32xKe2wI8Tqba0X
n22BDMTNkG1E70fHfw62XavFqGRnkegQk1n5A31JlnHIcLuzL08gMf++qWu4wwWxjmgRZ4HNhu4K
adoB6gD4EcQ9NCHITuE7v+9ZMwhaQ6S00lyoDWs2YYhxeG1m9qNpv30PmNVA7JL/jG3294exbG6A
FlorEQdODIPtRJFs3M/7JoVLIi5G75xMKR9McXuxzrum+pzl+YVIXIIv1jHM+TkVMkkwyVjoPvqz
BkdV+MMQ5aHrT63cyJnsloLy9wSPd13O7J4vhm/UKvztpN6xollrGGmkJ5FcmS4hoH2xDZ04vlGA
YksRuTjd6sdgYSGOAmgmdpIjWltrovHp51u2a//+KGxQlQJOh331LsXSNv3szWqkDtlxC2mO6Rp6
3fAko66TkycuLA00nsPxf68lCgJgdVg1P1BRGctVR2yXUZ5FPJvEWXZwDB8WwapLvQyiXO6PKH5Y
IpeUNoR7f7cY9JVhXldn6N9QGFUjPwui192L4MQyG/0D2OL7NvX4Oatho8a4cxqaZqGMv9yMLkiQ
dpf5QgnagyudWL60AxmnBSIpVwui8a6u43CryLDge97JFRCwo/OsdaiOmdkJhM2Ag9I4si8NLDPa
fZF9zLsZRJy4LunU/aHmc2H5MRnRUOfVVVpB9NdopJkpJFiaSjcULYfeXh6ZD8lQ1H268G2KaYJo
EVXta/hTnuyp3XLI8CsdHfCSuJ1Vs1jxlU6EKAU4rQA22IBj52WmRyDRHLPGUhvejIouxSaWsAs7
nOFR+t2VhtdyvJ5WCJAi0M/rGgEP6KO0ZU3VrQ6chPZHSseCpFvSGzO5w0n81lelTb+Ao9hVOaa7
FO+VRoSRoJOMapxOGTs74UwleyRF/o4Y++4r0ZeJXthOAisFiooLXanvWV8F/LXSWRVWX4/CxxlE
EUjTCH/EcBPB2wQ8AOYkeE/3n0yfTjv5YHw8kDV7sUWnUFXoFQZHiGnEHFPxWr21KZ8T9NQqvIYw
33v0gDBhgQNY/Wa/EpehipP42cD934LXwMq+OhGeTujahcqHdIV19oU6s5eOxcEIHknrWVTWXrPd
94gkptp3KReXet6xOjx782TV8ZXlsoOPLe7yvaRPVJJ8AAuhHZtcs0m+wbQ+QtsGMwSBkafvS9MD
lBTk9KXZGA3ACAMTI5/ROb1BzG0/TJRiz6uM+XvTkK0mkw9h623H3CM0bd0Q23g4cQmAc9ZdCNL+
C4YFr3J/hkkrwp88cqSgYuMBrxQ0kU//+fz5/CkdDyZ+vK01CzoFJBVcKiwfOliQhpWqhiLKpAnl
RZXncNkIVzGTPOOtSyNJlrPdpBUYN5E4l2HVt9xW3P8EJodyZWylCZ0udQeUM3c8Z02XFeAyCRr6
FV12HaZ4TNme1eUYxxi7wiwi4AuuEudPiKJlbtdIkff7mupW1ejUo5TmFmVYOZCmU0MG47eLrBHI
FagcYYZWEH9hk/Af9PWhIeWUstWMMIWMJv86FKM5o7orcGKOys1DD/UX5bG5EBornAbIPgDrTdv6
/V6YiZnr13Q3i0llWkitFkb6YpD9eIiP8j8DZu+sbh+IbE5aIfeHQXwpBYEaCHd2ltmhfFCzRLa8
YlzpcKbk8sHeJW/RPWjX05+9yz3f/9vr+n7TsAbw5aByWGqc3TZ1GkNEtO8Iq+nd+fOjbuPmZvh+
wMm0u6eB3gqro7H8JGsSPymQB30l9OQU6hC2UYlAlTYPUTtWzEwy+szaGJwqAvGvioU2fyoEuaG/
YpPx8fORZn95fdcIb8nxcYVbmndiwQHUbQ6wEPqZN6Hb5V4/HEfh6/h11wPhsocYErz8W7khlEI7
VCQbpxKq7ufKQWhkiIXatadK2rpnPDQBLDLJZoUeaQrMH81agY1B4PxKPUIUsMNJ3g6eP0X9Tr4h
FHedY+Jiv0Kcy362fZpjHpUEMvBW45g5Fz6J2ht7MfXgz/lmSaf2RnfBwsWUzMl1XsoRPmryGA+1
s7E5DvWlKA8R9nNC+diCglgEzpFuR7ZdxNnmhHeVvUsaAim48leb3fOj5BYIrFoPzn8/dzbAIMhv
hOETZtVhvIQxufecLFXDLgu/ieFF1xuHY5BrCZm2Wb35Xs6xpofW6a2ftn1+TCcXSLRXlj5dfwcO
e1jijxfzo6mQ0d2H+bmlpp22AWJM8F7jiVpK86sxUlYICxxEZTupcKlh44oj0WkLhVzBAlpHcWyd
1072Ln1tP7yiC9B0pW6wQSw/vx4pafecRlDR58FEf5jtDcCWa3voiHcLnYnQq/9LCkhUly1kRKA6
hIOTuXxsKkYTeC60iKqwibTnBzv/Rwvty6Yj//SCf0ZvJIxP7AhRiorrVTEFCbG7dT1d7HBWaZ4o
1+v4kF7FOiQIyiyVPZilZ4tpVRp4OmPSVXRsfkMYIlS+epT/ZVrBjgt9EFnt60FAXW+5To9T7MMt
GZXzjLpg/lLG/T8HbOOkou1+v9QB0TZstViKK7jSNdP9NhoumDhSoF89tJPyYVfEBnsDfkQ4vVSb
xcnbPhkt46FbgUwSXrkhZW8BPt9ZZCbzMhBDkuHUCn9wtBa+dxuffmoptbKb00odn+UyDGwmqP+z
zDm1cphcfWhKL5+nXAbW+fucJujvt5ALEguGefU7H3+TmRmW1XfMvRL3Yehg7GFD9RVjpwS6NJuV
gWBXt4jNIjaOockJ5mW9KoH7P7NFsbn9ye8haTy0j0Gcb4XIGHccL0hb12KwUr4nPNhTw6yFiyDb
2flBnpUdVo5yTx7/Avizw4Q8WV8YEG84mLVUkg469VimQ30YPVkpW8SJnSJhebz6gve56Co0Lnfp
FzDQArFdG/VSYWfpcjeLVruKvoJv70U1QZjkq1jQKQe1iFwU5HepYCYJpZb1QybVnnu/VNl0JtGu
h+b8HIUpl/AZPlXnbQbSEEB1N8jNPyBraC3LIHRZrR2P2YKij8LCJZJdTtfMBzj2kvqqpX+53lVp
N30mO6nHnz+13mGEaZe6f/+JAZ1jOreDj1dXzmpGh8XhFYid7tu6LDf9ZGjIk/pa2E8x2b2GJRaO
ZnyrDBRxst1oEXqNIM94lPqnZ+IEKbwjYSxP3P9X43u9s82QKnmplO+oLgUvw5C7gV3ps4zJXNYO
qrV6lSzIT0XRyGDK19SKCrnffTQiY1tdspcT6iiF0nDOnY+Ka1htuxG7G0kbDXWTDF1wAJZ6XV3W
tX6VbN0oGVcv6ZeJlOtE4UbG5J+FEH5dH35UmWzSuoXcro8nEJmGJO5Qo3SgRlek4dDirxTmTAgM
IdLN9BtcUNtWevtr6LATam/Cn+kxRuBeG87ydecUraHXl8Kt/QJkmUovd+eTcFuVYAewWs9nTPCo
StbQkgppnTdBX1kFEVckqxrCKn0H2Kfkm/woAvegt9eXalhbN+HqHMcgbpqtE7n2Ynpkph4ZHMzy
TBsj+tzuqQ9f7g9foHOSbhUs5g28jyk38A+1HKrh4nuVCROQr0K4WTgJ7+9+z0Z8YxzSPET4Ycq7
IYWSWecFYqZ5uNJJTniGCuXOcl0gU3OGIZ5IUmvWssRVur6HNd39YN1CTaPndACuvKMOP6mVegS8
I4KhbOqFER/Jt1uWGqAWzK1wppFTIfajB89bRls6wA1s7Pbm2pZLyyJlUTNCZN4OfmkexpDRwxVD
ixHG+v9HB1yjgjw3tLtLaHa19U8czT84+xWp5BNlZ0FgLopPMuXB00crB3TEeQvCAIhkYVVx6Dds
+Ma4ruA64cKCWkVCcONKRx3uZaRSd86gpUBH3iaqr8iegW/mhWaaLWMeeWmgBCsi8mEHy1LQDH1r
HJcD0NkNBMd+oFbTxk2oM2pcala08kztaCx22o0mZh/KPygi/x3n35z1LSxp2MTKJ7LZZ1kwe9sI
h6VhkZ7qUQ1P4TVNinHASUgii8wb+NBRbsRCAC/1Ks8lArYLDV7hT4H4jfVYK/E5LOGH2Po2OfqJ
n0Ixx3ZEKsmCHQt3UBZRY6U6PEYZ8uKzzpz8wSAoCZDXhVTEZoZRRWDUs6yWamdH5kFZ9QPrtgcv
ovFAulK48swPqqSD0bFYD8lhJfDUILCYjGYiLdNU+aFQRcwPg3aTyJLnzAHBjh3Osir1/eOI2JjR
kK0lpZrqBKO60E87PdozzMLKuU6+PA/C2bwf6BcpWUAaDe/l0qniAeuQHVY3uUvL507LJaRBVd0Y
esvf+sE6hCEzDN84CLZNoevSlz7UG4bVbCHiPMWa2+JfwbLdGjJ7zeZsgIZo2Dg7hcebvSAY6ycm
X9j1esuzXoJCtQFmK7Ouzb6E8ylBsqM2q4VGPnX+IdqW/WYfQDVWedAIs8fmVpRIlp8u0Iv7edfV
9m+V8yVwVM0scoMmUlkvRn0NIwF4ExaEbXBPBu4JgQkmRy+LDiCwF4fifMegHtBNO/6Z/UZy/mdk
zj60Z+iM8MixqFiXqaFmUFh9cE6s4EiLZqB/duyzRIrCayf3Ss3aSAdLWQgA6p/kTFcAxNMU0adk
2ap5iH4DoEiRs0UiBdigBlzLzBIU8rtZHJGfvbPhD4PzLahSxuSgF3X+Cz3f9mq0abmoko284T/Q
Pyk1XhBQZc0TdyWyfQTp6wjE5eXKqLC5loBT2kOSlQKNJ7BMMGA+Sv+cXDPu1m/EY7qMU62CBQGi
KA5gX/JD9MtLjjxBtgE4LH5hKvs34kCHem7fbgmTSLilrx+qky8eXi/B6c1VS3/O3nrMHCPg9l9s
6iG7wN4Y34ohXzVwnCndN/9A4jE6fv4nbkjQ5zrMlh9bIgH1z2Wwb5PhU91PkRYdM1YsRUNLz0YG
IyEHMWHJdMcnMskuXhKUGX/oGOQyEWMivxW7MydlRcxQPCqQ4gb4TDmtXu8JOJGlXV7kHgzmGRXg
2xbcXfWNYPeXJjdFRJ4Vppa+S3fTE1HOs/Vq1LoBxMmJPmAP1kPJniQ5FLpUkiRPwOXsyOcH1YXg
QnW8ZKAVm644dBooRKJAy35y9GbdWbAq+PVOoTQ9ClzmTfk5f3l+Tn2FfO4IZ5FGA80ye4lfK8aO
mUccuFASKjZYgC2Dx9rNNcKnl3lfcbNUYMxsbY90FMEOl+vsajZtYcN1KiTzIt9m3LeaAmatFrSb
X6VNlokc0uuf4ZiQJAEEz425CZl3zxa6WhPiBteL4iSP6ZSvEoS/unS/Yec0aXnmUOFh1rz0QT8a
iAjcqwVoEqTCWkJmVvJMm8P72mbZ+nABtzmO8Sfuuy4jw0/NjQ7OOLbHRXiSYWX7RIxc9O7fgRg0
dkJa5//U6PTBW64iAE8u6w8db2616GrIV70G+8gD84VrwUhtkoxE4z9P0gj3Em094rDMgvrM+Tpl
ZDKKX/9cdyBSZIi5sRssmHKmYZ13mlA7eXtlthkJahsltia5BLlfq+g6ZLJ9oawI404yTPgpMsqm
SwvML85FEIR3Pwo4vIMWGlsGY+oAlOlJ/LhQ1JK/4t+yucTmwnWSLIlBHwmsMr+/CLigMHwNUiCo
PGYkNWlhLLmOSEBjBVbacbd5qyuJMlfmX9apqJfb7J1/hqqUT0k8di5/8yxuIMDtMk1N36O6gyUU
CXbvid3BBx6aXN6s+vd2kmvipDMcVWXkf7RaaUiD+p+sgBydqLmwrWtEzbv0MrovbcQZWXw/W80e
yAWYdSdGMqsrArsof+/LaaapDgy0+S/YBOoi1CKuRBBCKgiPYqcYndSqausc5xZXcV+N/Pl4vC4q
i3ifLCgCQ3eEmZmLJsWID8EbGaDzlOfsm34jqRAC4dzuSMGkmJZ2jDyi95KiF+YruWEYNYODNyez
njBtb4/BLCgxGG0MpeH5HWu0Q3pNNBRHrUvl5ti3a1XcAXEss3brJTqp4OAvB/Um64ZnQWdceBea
PGyvvjM1MDVfPMXoC3X0QylWKKg4fGzrt7MpwMcOH3QRm4lFlEoP2drR1/zZJ42JK5yB+iFFR35z
mT+YQcN9G0aK4nj8Qq8boELoFHILerBaDIiNfTNHzeQOvoli6c0wQ7Nhos6IprZvM/eaCzZ59x29
1DA+Ct9TqiRL0HttULRDR1CvMHmVQVJRzU9W0iRFuTQOfxz1Nu3MYOMyUc/ob54kVTKhVkIBQiKr
rd9aNvJ/ofjK6WIyn3Wqac1LhtzljAPKJq/5AIfCnUkArZgFDPZ1dfV+r/fuK+fwWfA5SmMEGbPZ
jjAjZn/Qj/F9PQ+8W6jvc6GoftJUvgwjn1lFIpul4QDvBDPf0u+F5uzD+bKuNutA6TxF8slHDkHL
n3QVTHr650vn/HKPcFn8eJebsZIxWwkFWnyLPH0J9RxIbSDDZmA0hgYk5cDaMgIX56eU9D/Fo1uN
Kz/6xblm+tKSxMbjCr9st/rMA564TO319tT46Uw+gc3r0cKSc+3sT3GZ7NL2Dz0p1vCFNi6fOCGF
knfA1jxTKJdiHmd59HTMiqFL3AM1jBTaVnQ2HQu1if5GR9cAkT8xo8n4aqfVQF5OToYw25xykEDA
+Jex2h8i2juqVklPeQQ300vHwzQkQvrlvjTNNNts0pKdyTvjh8TBTs7FSKOooWGIw93igUk3eesY
lPFhIJt2wabK9UE8aUD23EL36+4NfOqXbnUDEFt4F7EHrmdK+b+SK9/PvNR8fv+HxhxdIZ5nvwxe
xyUAYLCfVyLzkjZvBHfqesQuoEIQhbGTEUEZ5ltcucB5a0IFbDP4RFWQSajtRLX6eJFpfhNb5Dpl
xvAWveqdVlQ0/LgNmsVFyUanwJ9Ik0t8b2bUgLDpdlasc6KRYB7mk2qgEBiamGoBxrVP0DvKuRGT
ujp3JwVFMj+zbwoI4YS74G/euSWyYHf5LG7BPsUmf38gVpog4EnFN4pDZKjVLXgDhvLYMYTo9mnO
dPHMqnEm5VTtZXvj2TR3JXnmnwqyDOHbyOsSygo9PFvy2eF7vpsq+Aky55DDQeOR/PqZ/umoFC1c
GiX0cE/eevUFhCoGSTs2w0uTUmrCgcGLdepEz2YEjxYwByA2CnBXHpvP1VWZ05ueUpF0f0/8105f
VBQ8jSIwufyTwiGHPrvSgIZb0qhFjYAV1pM6lOTg3c7bwtntolXhwTTUDUUqIXbgk+oPrCNSOR/4
qjr9rFzx8d+UmroP1ejRnjOZg9v9Xca7OIKmgtYpx/4/YWmrjBly07VZJz4ppGM3mGJc9uxR5ZQ1
9JVlRrzFWs2TbmZk3LfnIKulmVKvhI8j4AoM7KXtwOXH9djZ2OC3UX6FNSY7X8se2K1inftjFCHk
6twwhh4eVh4vyKpKLPu5geVNSh3iYoxkAK9yOOlq16MQY40wEZyAAcpBiI8royFsxEk0Coe0RmAa
3kh+OA0blGJK7jVIvy2oWXzRQCQMM/lXQcR94+KJl9Ko8xGC5LzXlWDZubBYAvLL49IxBSDdFFtW
BZhtMGX2brBi+nebP7XaVPFx2rhnNngtz+XyocDl4JxEbKvzBGd1BvA3/RrQizwLyvmu5v1NlmYa
2WxOfM1615qg6IOHjhgk3Nju6j2juCaFJcRYsOUCj5bKnoR0H6OP1OfAdPiT/P2d6l62N/usI1+r
uUUXn6sq3GTGv8IuD+gTI2/Gn5Zd9rrs0CXFgeL79m8f2UGK0qkzT2QB1MWRcrXKqp0mpN1PwzXb
DOOCGUR7SwlmrrBBzAzXBbKQpMnP4jpW/aNJly6PfCc9UWLmnfQIP84wxXoqhb9iqUcb2CQUI7eI
Shf3orFRJPHi0Awy8tMCRMgDXJFEBSQrFk1OBsRTUJD7X+5hPGBanZHNKjXKGq8/X6yPwrz78p0u
9GaRlgWFgXFcV2Y/W+DrWCuANx4kVYZVabBb5RapubJj5Pw+cDAeGx207gyw5jVLTUdBpZB89ZXR
RX56dB4kKxWi0hsurK2x2Tvk4WFU2iaizJL8IDkA0NRh0Sn00Kwm89eLDP5pzlAFQaTp2H5uI2up
WBHN44NZv6cKzz/OWhm6z1A5KhScCMingdd+WifigVJrEKtIDe8N4usdGXcUBiAIhnvjELJxDfcr
fDpYB/LwznUJSWBsmEKNzxsBUtcuvaBNTpJB5Zrkc8ascehVbfDkBFHvyWiWO3NGg1oZk10M/NHS
bfa43LAxJJSNJ55YdHhkhHXh54Zmmqt0CJe2xXlWWWqmGUukS4orPO26UT/Qs1yyXyOw25pF2cs4
FQHmGhOl2ja7AsK97hr8dl5OtYvfi4Q73rItboiIkiXLZHk4q44Er4f+QKorrSvbMvvv0bqDIqM3
zBjyz6IRxrGpsene305HptjJOwrSf4ODgs0xFGug1a7mB20ftP/yImZ3szaLY6PlFpgOLiGKVVDQ
eOk7MwYIHbKlzXtyUklzdDW4DRH28pGBh9Em6+/uK0SKrpErVpUOK7Ks2HOAGkbCS4Xfyr1/Lp7E
MyBxCNVMfTRRX53tTRledXvFblRDVoXLohrCjyVLP/DYwS78nuB/8/lVJh4BeTsb4l8N3RGIA4X4
CXY4gAdggvkI2Jn7/Mol4ekmtk8rXfdI6u+d6QnTV2D4kUxgRdtv9YYC4eyW95KGakhPz/cnW8eK
N9OaGN4GvoOHViQMfVYaxTjj/t3Cjsv5O3PnRyW+DxSEwJpmCnYb16MTNTDumwK2qawyH1suVm6T
/xcBfzXfANzznC0OHu7kkd9QmNLJ3oSohfRSbHii/wTS8l/ErxDdUgubOCex6ufMKiAWc5E0t0iO
KvgmIBiSPcf7ju1SOzHZ2TjEmYSQdRGgkAAnSBFxv2f6ujQAYRK8c5s1S4OocQzwRcMCGT0DwcS7
iE00/h3pAKynhzZ08d+PIEKMYsFVA6rCfkm9HHluWDOi1RXMEMf7uw8NO2cncKoO6knrf2s599XC
za9VMpy4IZVsDzfv6ErrYmSZtw5lxJRqducD7cfc8It2er/ogLk4HaTC6ghd4XStRn+B+CsP2N/B
mQ1NgHBhCe79Hmj9UP2gI4TvGUN1lhnH8F3c+OXUSmnmnuRscScs/VFdUEboiYN6ac93h3iRqB+9
bdU2u0E8Vxi+KOdoT6xhy13+C57EuJS7fI3orVR2rvgft6IU7vstWoPnv+DjImE8ZWB0+/frS1SH
VDO+AfkHNaTP+N6MstyJigv+KpORkGELqS0NtFRHGnH+wrx9Eqx8KGaz2PB4of4VODrXtFyhqbMU
+vUvRNWk2UrAOxkIP8RI4KqCKGN2Ib7Uo7D9RFEIiN2T77ydxuRvRwIt6I0qR4BxR4RFHqy94t2k
qJzLg7umBZhxzMdqW+2Vodof06WombhnE/7iUA6bgWnETuFoRfkCxLgmETovlT8/XRaDpC7Ibux7
Sh6Ahfy4HOMy0kez8fn1XRQkW7OUy9c4hdb4zhE7ElslojPQcRSKhmQSzO5C4cvKIencNTCfd3+d
xD6Qe9L3YO9IYyvXhijJl1u1f1XnEUMovvJ6HWRbbbmC5d/gq0g+cr9mqsqEqMXWqVjjE41qBMtR
8C0d5wTeX8EPeKg3EX6NGUeQQtLVLPKu6/0K29bGoA9wmpSsfJEvbGIus1OeeTUqKqdiABCeTtwN
4t4yGhdw4FggdFzKgERPuVTVGF4T2wlRVHWtKejjD7xVwWF/7PH/CeZxKzglNbIB7vqXneeAwtVj
+fe+QLO1OlAiyZGidB5OCMX6lWOIcjw7P8qCNmScTyauEFxCMAEU1WBtHz/cexl7rezocWQdgGEZ
NOv1ouymCv70Qz6YmhZks0SPZS2v8fUELep8Ht4FZTcnlvzD1Sz9V4W5w1Q6kh65yE+pxE8JcNN9
VgMhat5Wqb8kDG5g8HveC/2JwB4e6+TgG8PXJhlcz8tHui56xCyFGt+AOTnXRDUIk7NECT53AgTo
mFUFJUQrcwHAywopoQFGOAN+0dKM2kTKXdEiwsfvAqCp0MopxoSAuS66Y1XIeFNHPfuhk+LFiKXh
FjtQtp8D5WyCw6ravFhNf6v2yJ1DVRs7Nszh8zGNMlWQxWNIoX3uulEE/h9u8G0pzb827S6+PJnK
eUjwF5NWdFhYzbwbhwMCek66psHHEVCTezHnrJBtF9Bt2Rl/MU/T1IbbZiQ/+r9Kf925jc0OTVk5
iob1tgH4OHj17lBLKek85zSTTvWjIUEXt1nr6MnLDooYpBqfyyyc7260ojklB8eZpxlXYEbXapA7
JLX8T0aND83jcgxlQmmgDahOamYjN9ne7J1W3vU56tXcuEwEh8q/JYGflHgISXyUdvPRYBdF7oI2
EcfrxHCft7OGmHZap6nTcgnTGI2wiCs+UZKStdBfOo4/qWceKlL3dSuReg5ZB2w18o6LgVnKuufG
egb6NTFmACCm+6RcGNsV6qNDS7S4/eVhXyVJ25bKkmf92R4e1BDaZmlADo7JUG6W2i6GNRBF+oH1
3vbIoj69jmbmez80Tzt84d2uVy3qptWzuPPUy1MMaEOLWqYoktHhcZ9rgJtZVfR3zf+Kc6lgg/Iy
xqUSxn8LEtGjCs7W8on5ytVvkYJdDEK1XADQQPHOqsyxkwSfB+tou+Ra2PnS69/3gGfED069gIGR
CiOmAupH3BHST1tumQADd/WhWH9xTsd+8JtN0ssERqW4GALLNTvVG0Gcx3VEcn/DSvOICH03xtlM
KI26wPt5wO06AHiLb6w2Hr5MFjsswehbgVKd7r3rach+gbItQB7jg/nlxOiav/wkCP2rmsOzoFuq
MqlPWxFevaHXEas3ThBwD0LU7DKC+hysrsgq9D2MYIxl4OS0xy3+58MWNb7Wuj3QCcIOzkKEWqfQ
VNdNqfPNNq/ZfU5Z8KPxHzDjuFFOAna8o8JYQk6rMWtq6RWU+bV++kcV+sttS2EsB5afsU8bKf7d
/lts4MQfsRKgg/mx9hAJcfkGERMYKZFO8jQPHuHRkDsymGTjnjnCCeoEaeyI/yHSTHRENfSmaiU8
gDQI4U4JVSN91j4vg26VI336wZ/xiXqQnZhdRyy4TpCy8tU0N0r46A6O/yHz5LBdkYdR19kgmkZB
Z819CA9ZSUgCI+JzD5WH7Igvabvy4jM55ZI46dYzc0rlfLxOLyEcXKbza7i0k+xNy1DN7PEVAhxY
vdYikMcmoe+FqfnHMtmOWiqPGvNCL1HehFZsXOf/O04wcmdNhQm6jh6jwVyvV0Y8+LIw0lJA31kZ
iL8BZexKAhJ9FxkMW1lzEGeSEiQ4/rLkZwSL3zXWIjnYmq8dCeQUTe5pS88xFXQb495poJVEOpYD
q7pEqze0zHMkMrcdmIWFQp2sDXXjpQUwTSlLQm7ZjiAiQ4dfaYqvXQ8pZIgvOp5tJ7YRmRfDRwPC
VLQYSx1FxfVGcojBUBHftBNJxxDK1zGpMtx0BnbTIdqwcItWYsO7JSArTPrXtZwhVUyeYW9x+AjA
a6EOBHs4LedXTGDY1lm2u+qTjYEEENIvv8fibC3+Gq79Ghd1LgS4FsXJ1B5nbBQCt24JvI7cm8K8
7a5CY30xyx2aWwzSCNexaKbHOqYA93iUt+VFJtRb+7gADrOcd1Odye5xyRZ6IWW5bMOfWdgbo3Zv
VFY630M58FUwDjrh1R8HQvuxxb3JtYZWcIIu9KMPRaiDEbnDrXABgbWzqdmnHjlPCBfEf0gQSerN
THrITBY3kbDnvrm0Z4/UkqxEN0JkxJ66CBbahIcHNR8ytTEynfBzWPgeSFm7G6g5Brl2a8BvrcFr
aZiaVP98W1oBpeDSrOQIIDlgD0PR6MAYw1/DWyxW5RnRNFHGBUGEFgBuBSGdG3bf2BKM4dzXiDnl
EDJkBvTyzWBOExHQmm4yBhaeA5jbdKloDx+h3L1MD7wwe5U1RAVvqv4RkcnfFTDnlQFoXg4uGoDX
m3LIvkFVRUpaG4mb9jw3tPR7sYUHNK6fNm6Zamny19ixgPgFi2jqRWkHMIsMeHMMHhn4LD4eE3+h
w2jVFMIUq4YRcYVcanKXC7Y+ji9JpKKtvcWN0Uh0ichqpmVQr7Tg9nTn8YQZnjesqKRx+BZXNXbe
R7Xnpb2WQ1dxjMKI0dDlRwRmvJMZ0hWpSr7setklaxy6yZPKrys58znUI5KNvqJH+Ut6wfzdzDN7
5gVNCk8WP1xfxbf/I15SghRRiHZgs3ojOw6Vy2cCxDB1C0/E/FrRPPLHYbH4F2j8NewRA9JMEmky
KTz6hO3sn3JsWsd4ojMXuVefmNOzodlILx3JguhVzRZp2GUWcXYJDzyWTOMTVxo/ifT/BIkd9ZSA
5vTp3WFwmg2ixKGBpTpEOJxTWv2LWG1BbCymYQN7HgxVvI09vX/WYF9tsvB6Cea6kDWETc9qsToP
Pu/KHgybc8pcXJce41bFTmCpq+CmR+G4DJ5HDWt++ZW3m+fuN9A5ExWa/NjEQNnEtwCFceZ4pm7M
vDQObIW+7dqznLVoAc24DHD4UlJ2qJj5byWsiz+OhJo9o92fmnbC608/RDA/5NqVIS2XAaXQONtP
f+Ypf08DcWU6py3hrZ4oVsQmCRliqb2gFqn/JAiHpjtUqeYsdAt9zJhx0iXQH/b/MF9bt28oYroi
BqYE9gHEsJG4WaDUKAIKCXU8x5ZQQh3lSNf5XqAwpbax1S2Atqa9Tw934BjDWEVl/dlGiCnKbJ0D
FCeGvA4CKMg2b/k+/5IIoABVKtN+U6P3dJjeye2O2Am7Ce7Dn+aAYi9MzQKn+/YFSESuMuqdls0A
umvTBKmsjl1Nhp9isz8/GMsKIV70KKKU0Ofw/a1Bp3O30S6GwGCTjehbSzemb5WP2qI+mCUizb5/
TTZJQ9yZRSQkUrPFq+ojKLQaYRfEo2KJXi4RmEczHwazEc8JEMf5CuuhD1bHRk3rstgNW7e1qsyX
MYtErfSKmbh6hKjy0RsK0QLxfHzeQKiYwKaj8de8fTVDRZKfl34Vt3rTHaWg4t7w7n0jgBHpHE1l
+5EC+lNfJo3k6bCUOtkLi+KidVtn+Tyk5VoshjsaDmwYdD8IlQwSWPlPQwPcLR5J78uz1zvcPl90
PzOvenYWOpPSlX8JU59Llld09R3NVI9cD7+pw5MW8AdBThQJJ8w5aju5Z3lvtlReiYR3XBa4VG7M
7Ajrhvqvcb8wPISD8BhqGCs4A48CzTdyJjw1MWm/fiuXSlcVb1SxUU+SPps0Sx+DgNyXBL6Fes7V
N/SvScp7Fl2btWS8ecqHMaQ1ii4VrRLPtDXcakl1TFoxoKoEBko5IFwE/Uc5m5QHw/xmt81Gq/tm
/ioEGHSyxXBT08CZTsKmLqN5vDFpZAYrlFXgBNuTSD6tswG4YLCJYaE62cZUYbL7vF+lEaZcRvdh
6SiTFvXBA54h+bjZerUGORwtHkah1ryZ/skMZc3sF2SpveQqU5wSfsAgo3guPa7Vv7GwD/CxGQuo
Mkz++iSPXsG96H99ixvzkW9tkX9avf/GFn1nnCrW7QuN4Ez1HyK5iGKXiFYOx8EQucgp6l4fbHp1
Ys0tZ9iDLPXl5cKLJRRcj3pMuwebkC6jSrBnZDmejTdrZ9QONSP7V9nis0TM6mwKOErVbkJSDXdr
b7bVuzt/TRC1eQTZxFRzk5rhg2jyY+xT9eyW1feSbuZL5FtY64VooNqRlnd+N0TWbhHBtfiCSqid
Vl/wTV5MWD36Uc/vWN4ScD6x/XraSo4u4mqBokpanmngksX2CUop0w4kFtQlf++9CNc+gaAS7X/4
8/DjZKTDnaeuVcbYXnuYmmwtR1SJCswK2mw953dvsm/Pq5Po89pw8bF8uzO+AoJ+Zkhy7j8tEUTC
5/Ege2SgKidfaeniH7VCNqOw3kFDzBXpNFnCYQ1o5M/1tF9wyCal6ow76F4Acb5sbjVLvdS8aZHO
i+ALGN6r86BZ1ophPIE8CPI+9lCrcNbiVULI+gqFA1aEHt1yWQ/HeMtwmSob2rKbWsgq5cMtupzC
JqucpVay3VMxQWP/q4aa0aUMSW0vj9/NBVK1/dNfbNloSimI5qoSu3nZU7STb53PVWMlriVTRkR6
NUThiD21eQwffJkD2Ib8SSKUQIcMEJG72rbF5yWCRX8WQV8FfG+zUkeqM2itzyf1nxbYISgLifmG
/dsxHWV3lWW0NXYlfM+FFn7iKWzsvb/TuQXJjVBGrwf4zlOv0PH+BnnlAgkqjrHHI2ZN+CmfhyEV
LKBsAUqKGrr6ixzNWcCUAcrcT47nxLojhf4Hjzs9y59vfmaOwOLQcrcmnuIagaqUaw+8Trgh+lvP
GYAbz8qV9SNJOZaFLn0ZS8BvzfbkXUJ1N/N4rLUCPVLI2koo3ZwKQUdKviGp4g9KLuoNvS5haZlU
cp2dJqKh2gplpjNsHMdGi6dwkcUiX+UQVnrb3CoJzAQaIuu9vh/x7H6+CSdSOgA9BiWzk4JB7qIL
sD6XZj70OmPROCUt0sYKqB18HiIIRYlNcgrrjKGTGR3m3sFem3mmiNYf3TGxDIE/I/Ar1sAqUmlE
qIUo7c/7X7/7na+LmsjHfO/xPS21a7wQCGYa/NzbAs58qSu/oolusEggJ/0zbXfiUJNZHBr7oOib
LR03GG9CWYwA1E8x5DYfvmxACzJ5xje/cCqbm28sfRVHQjTQtoFNh45zZP8AlXsAFo4e1EOXkJJF
eBExVKvGbi2ylbM/8HDnOdqtAzwV0Eq6nJcwgCVi7/g3aUPXZhgnTOg2whIPpyVNShXwWyYpWuM/
jEbWZM6t1rfYSVhwYMXATkGDJcP54L01YYxY6TSCqo2Ta6qUw/UzlLlg0dG8a5XIOyaBVbB1HLuM
KP9A0JsaJU+EPDlCweSoolvv+WuQ8Q6UDE8af6BzpGLm1CpYleMA6nuUk10AlBtptOiclZb6I/Ib
jUwtXaZKiuRZ7vpDHJNaC1o40Vf602io0UOT4xCsF968OVW0SB1g/ZNjeASVEEtZxLjZzd7aGs16
9c12yc4dVS5si/b9Sf0yk+0oJdhnuW8QE4anKQ1Cj8xjI0dswoXChszKqe5en4bpnJIOh62U/WVl
Wk8WoHb/Gs9/YFHk57JSoKsOIfZOikeBPR2AByayjBEhgcVS96vsYf+za7v80HfARiWRERpxRtQv
XZij7Jou74v9cGesAGiyRK75HTWm5oi9f4hb+BVbbxuR5YiJ3GY8UF5NqaWCi9xVuzh05LkUoYE+
lVTdODlX1aENOB6GGVpsMHH5AHAmBAjzTanMohcpW0QjRjIGcKh8918odNvsOQLNErSM3emLtT8I
dtOzN98HCKJeJutXnHOBLZILZ+AUJHFUiFZZZxmK1Fsk72VVB7dSETOvYq2hN4SX+mawmO+0y7KK
YqFrxWanrmGhBg3MwdIWyq9HEb8EwGkLyCOv8KgKYzrgxHG1qV5MSLp4uEgIesbayhD5hImX6cVO
m9Zj9ohpAUEtpm1H3l98tHJcDAq0m8wwLXsyd+CHa1kHVJLgxYoBjqFhi0LUnEYUDNCNYkOEzSGx
DZfpHHhuO78ispnO84+bU4IoSDcnL5AryQX8+lwZbduAONBuCw/Cu+BpDM0HEsYynxQNC6HjZWGO
3UN3v1EZwOKamVu58p5idyQaqcVPJnxrNVd1XQCunS2M3M9jJlbSjNn62gf3n3v+0e+ccOBbtxDH
3oNVKGk+Tm8YNBNIuA2u/IP5MnJW1Ia51xovGtdzRIX4iJz3x9QWVdyV/aHCBOKg1L7a1mHwo42S
RPh9woR0ZR1b3SF7ef7gbFOgRQQR8PxJDLICKbReCsFFLVHVzM+97VJOkvlsj+cuho2apHQlF0ah
8WiLwa3T7tqpdOf08L/yCcunfh/quPTgFveSCiWrheH58PuWVGbMH/ba4TcvXOMGm9Km0U8BBvOg
NYKHpqEq7kW/ZJtAr2z4nPhHGQBX5eTy3KdxYS8W87uPK12SOkRvdAsaTsuIKh9+AGfXd6fvGSri
6Xg1jrpQa7PWXrUDzotcmAyUYt5z+rnw4AMIkkUmgMPfrtCyktwX6nV0ZxaOmMydr+SJSHBIlKcq
8rBl2xDMVyKFytHVDI/+uNQpu/TiFA5RJCztBDLIES1KA+2QiflytpLnvLsJQP7tG+rgJwdL0QtS
PdQPDd9UzQrbilENJUjpxUREymuX+L28yW1f/n4hbzM++hHzQO/tW3LEcxVu8oFPwnJ4wrLurolG
TxjL51TJAD37Z7ODWtCVRGXonLEqoydmFiJZKCNn5464J87sQAgv9ysx/n5v7CdK7Rcxht00T4l2
iD17HhR5POF9ICHAwPZkNFY7MHIhJNipBPfW1kpkX63dSJ/M/JX6uG4SWIiOadBGp3NGfjs+Xgjz
znzfNt2nx2Qw1TkNpy/RwpraeVT+Y1S/HbDRPkMr+O/VwMLUiQnKBvV6M5n2w07J3qbJkfY04CcT
lgSHaSuWcbjuVqkKGsVnGwlMGRp3dWQq2H4pJLR//cstYTQJeqW2dDEg85RqViC59PAplgVHgkRV
g2o5TSDMInmwDnEoSY9+aAcLtDx1RKTjabFFmEYyqp7dmlpfc8MloAlieMM0BRupvf8lwaS53BQZ
7QXSXTbf+3DzU6us2K+TfOsyRmZQKBOug9pXflgc7LEFqckHEuvcoVguus2W37G5rq8aFEe00a7r
V9QIJDYuQ3/fwU5s/9udL5lkD+lngqGZlSeeFSanT/QxLNmvNr0hQQ/I5k+rD6XEHr8ksf60xZO7
4c7T7Jl5cuUKKWOW+U/T5guC1gyhkt9Rkh/zFyIZmqUWjjAG09kEi2V7xCGgtkXDTSOjYgV9mW2c
YjT5ODiueHzSEOtkOP1lNWRTjloxWDULl9fSoIaGP/U20O9Bw1f8gMq/sylY7Ull6hyLQ/jfAjgF
bcjU1lzBCS/z0F8cUTl6xHdBFKtGLh73ap/7RmIU83tlLM0i+IYNvT7tuTYVnmRHN1CJuH4G3GJL
j57TMY2ST9eOC+mFdcHmy9RJpTDiOVbSfk4z0VqEvvC6/04OnKXTnc68tmLvhSmr2jZPscOhAFSS
aGxTc8121paHnoBSrd/bElrU6c4FSVRkxI3XqPRxlwLUe28b/P/qgt19FlYHqaZoSeNctGsO08za
xKrSmO3sD8JtPUZ5pVrF/xNGW6WP6u2rNFJeJanzuHHqETmJVT7pSmJuDJNl9eXyymSpxPRA6A7A
pQqL8nfldapQ4xtdV2l2TtydwdE2SemnVMOwmCjl6VnUc4jaX8bFgclSgkuDncJxMiqGoYEV1T0a
uuTaAr90KY9dfhDYiQdBrPLfdEa0h0ZdbJkYskbEdSRD1WhIpiYgutFvq6NvumH2fg3Zl/CTjIpV
8vZULuDrkVSoUb/JMof6JKXKPnNVOT2rl1yHzOjonSnFmux8Mihw8CJThfocwrZ4ud7b2/6F9A6p
QVNVTJXrOXrHQweE1cwGfdvJa1Av/GmJcQxiQemU9pqy4FZW3o07YVb5hslJhzMSzJMnlO4J4Jz1
zS94JzN0GcoG8zE5/IW7dkQykOFja5Hj1aBdw4vQ8Vz6wi7PncY/QoUA2tJUx7BsZxeDFjbz7h1T
nNhCce1NkVvu8a+0SMQVTak5oTJHnKEGkdaEf6tPAynjx7lOY1YRdftysFZtsjC6MMBIP+zeEnd9
srXhn/fgY+bJZGBPd4UIIgRwsDScHPUCjcbdSrho9SlbqgBGEC5Sap4HZZbKU3/Rv7CWluD8XICU
oRXcuutPkK8mUCd3IWrk+77fbH3/aZm3in9fjL8mLr77HFcmrt7viIOAFwE0eraSulkUs3speI6b
JnzrUsPVN6JVdW1RWh8si6mwaTQ5CRliWeehMqeq1ntku+oaHSNoOwLzJ7FxAJYfA5WYge0mj1YG
O/nxhm4ga4BstTtiOYMwc/3MN2ntxITCjUT3SldWinfbwzNBzqYfhsk9s23PN+ATOG8rXBaL7QOW
pk+LNtFp7fafF7Mt3eLP7eO6soqSLc9TkgE+3etZL7oZJR/zAYP0GjqNKguxRpcZu91/iIdfZmb/
jrJ1ikMo+YRT6AQU9IrtN7Owc91B2RCFDTaFeEtWgOWKEydfdobRIrx75sCDjH/INJr3MdgEL/0u
9T142Bjf/G3tVxLYjsmBlsKRYxaTwxuvimq6jHK2jb8N7m3zaBFxFo/6NmUsif7TprOi4eOmji1n
h5uoOXoJqJRiwHYWNAlOzvxjHr2l5VAXG9s/cuGE3R/t2mmiduA1cHDkC5fDnJLznFI57UmUnFEB
Zh/K9Vzr6ZoOiHXoV1AxivFNjYU4BfH2o6TgaK5TvKsQJMGZD3Q7YiVtbDq+sEY/FRnDG110vtok
+95p1skRm2p/G28v3wvwXQwxnmGNsltCkcmLrq6HYXoTpWsweDZp87wlxXPCBQGsgHoXYBoRUghK
LblcRJRhGlHEHtIYXrYcQX03u0RBv4AYr6zEMw1EAi7xiseqD927GfroBIGeWWmteb+Ze1U5WrJQ
WnoIB7tVPEEbn7MfYZqJTZNxoJg2o8P8IB132xsZuXBrTHlfL8xk2jJ1yZvUJZoOcQe1wt+DzWD/
lFAXtRqhVDej5hcSQxkwuD3S7VGYSWCwfVYA0Q3MjulhWq2wYD3aUbLoKJTiBIHbVs7jvyyKtI0C
48EfERpFczY7H66OHamyo2aokpt5kOB3BG6hVREGtYfN2tJl0KmRTNUk0JV+JvoSi0nGa6VXbug6
4fNvGxkq1jeUGudSyPWmaL/tcvhwZJLei7PYYJro7LEVA7wjhFdFbMFlQyWNJhQm9Z6hCSk2eYjD
NdkTnAX/nibKDgKrNSabdVPrMnd/jZ9bpKcKkg65ZwJplQpHe34BzAEZAI+kebfB6CNnzR+JgleM
jJxCmloWdodQ5RJtqDHAk3N3KbQu9uWMEdc8d9DzLShvTKN+JlhqamKjMvJ1uHw4ehcEcZuW2CAm
v+jh8KgE47Py32b6lgvC/OGHS//ZX3FjlrOWD+oTXjYQecNelXNE0Ws1sXHyQqbFh7Sj7Kio/dYc
IGh16ddetHzJtVIh1h81DqDiWsN/1WigOZdLsh4HfFzsUCElsirMpVnfIUOOwcqjyCapF4rtWAN8
TIx85O3jFrxMXoMCZv5cJPyUa3RXz+VYfZSAyS3uSZ7IV3was1Ec64uzYTRTfWefadEAEP/mR5Zr
a7KAA9bJawxm5To4CC03k7XplXprslxOk0W/Voe0Ev+o+8Wh8KJ0Z+qJ6uFMLJquOT7pY8EY9RKm
DbyadyYZ1+ZAjIorI6Nn/TOn/lFNx4TMUb5JRIT+fP6XcLM3CjPfDcUX4UMeof2F+ROEQFr772o7
lT/Z21Kn3sEEn3RG09RfY/sk2A0E4uaonDLcP8f0xkZPC6VpZr7k9+iUTJP6sFhU0WQkad1A+QCZ
d1g9M0r/W6gL+s4MMkeyzY619OO6QzDYSIm/fp9cRNJu/1SGUa2JF5p7IRNV8oVcISPvr+qGpiVh
cPitSl4atgEmSQ/TOC1DSR7zDz3U+s/J6QlM6+f84hRdIvWONvPjZZJWFstBWgv9NSKvgT4WwIKs
a3nN5rzFDXmMtALzt0o3NIyyguT4J9I7sjYu+JIfLcSYJX7J2p30x2tOsPU4Il7FlGZPFYh+o6Pn
CfcHqGEZf40+dO91/jhMjvjsFa5kVXeAvmSGPIIKKcjwiJaRb4VdVeWfzb5Vqd2jXO3eiok0NS9Y
w0e6Zau3Bwmug4geljjCQ3C0VJ6flfF/9kvyldXOVMTt67jgIkjpR0d66rqxHD28BkzLIiHlp6WT
0ezjbJMOo4IlkqXx0tEypyFut82wI9VX28NRmP7/0zgqn8s0gMfncnTM64F1bYU/Fgh1t5VdFZfB
zNAvIGqjVa1LFbQ1pZx3odQ1ZsiwEV7q+vTMMa56zepNvy1V7EW1WgQX4d9duwqvQN/guq4uJdbC
EDnflszluwC57I8q/vmEWsFe3Kib/4EOtj38PK0MxqCstXcOPx0/qOM/5qIuPmuqykdDf6gG9GtM
6ZiId7dkwfxvsF0DOaXO9k+YmZoFh+fhZyYLDVdOCxAYYQfgChem701yBm/K97MRG0LRCKh3k6LD
R4oXAKKQffTh3pAziz52NWquNtuyCfRCJxftESZ2+CGxdAfeyLFt4H51OOfxSVoDipNKco6cJuag
/x6GBIWh7kbheEDOAxiT8aJToDYtbAxuSReSj7KZXHH3Eb3kMpTccsIHs21YDCQSbp4ozdBD0h9X
dLISFRl8P4Q+8QULWeO1iaowB65YUjnNIq+6+G4Ohp7aK6sTX78OtOknxwruXZu8+jztccHFmnso
eP7ep4SH/Fn/mqN1/AHoiIUcEmDq6aRthVTNTlut25A4GRIJ5blmha7aQBklpY4WYIQFwRqoSUPm
2XPvWyzzVIrUVxNsvwm2+j0Xh6B87J2ByeKMo5TCtg2XoJxOgzPFSqyR1NxJdmgCHZDctMPQn6ue
ySemYorKLioOANSiVZ+y3Nn5xG3axRomcylxD5iKw+MIFsa5xVg+11mKm5DleLciY4tpljiN2QSL
ox0fGmX03bwoZc84wu9HqE0taSlMTe8Eri+DlDPqwkQT09fcPDblkuClIn7PwOas4GxEF+YxIxeu
daVrG/VF+gPhndbt8Vc7b/koLrtfu6EF87cnuXn2zeVvXKHqwnvzoBKklgdQepxzcWKAxY8ko5LJ
1zCAXvW8SdObD+WIIC1vnNPHKo+EqJbM7KLSjnrOZlhSNldtX+bb5KAYdnLPCrs8jzZmpcikcgF4
k1QtxzeMH7OLx1rwZnqMWFAV7IXmJ5jOXU8UwSmDvm5jDhOi/OCVgtVSMJX5JS1fPWlxWV+KKZG3
tlRPv5AdePNpsVlstKA91MznWszKDXzT+Q8sd6ttDoRJoIyxV18MmTP44vFSURHFgK8nJJAGjjG4
hgHFrHD6LL04BsDHu02I3vk+5/4179D6Au44KauDMwzy6NcOOThG3OU/P57wxMpOdHnk4Ms/h8g3
XduFrFZYbDZKNpHp+14fZRMLMSEekK+CtgdNLeUypg+It4ePi9CdYZwC201ZnGyKb6rneSZRs02b
/qnDk6z7fbFelR6kf1BO0XzG1bx76PeGTVonNO1L8HdjwMX4VbUJ0STLNSwGTE1ikdraLoDabb9R
tBeVpWD8/+BBoC/wV1bvwCqoweA9D8OCAXpscF7wbRCIYSYgKeaEQkdrRQEGQKvS91DvWyBwSCcF
HhT9Ttf3PAswWIXtyAnUbdcrbK3SfLUE3JrtaWsKInuzUPxBbXQ8nVehWAVPITy4Fr9p16x2C8RJ
AmuzTeS6t3rlQOGEyPktlQ6scBdk/2DUkH5q/7MIJ5KDlCsdmhjHE0uKdkhOtGaSBzkDsV9HQdYh
CrixsXMUJGIoqaOJUaGvFOYPcCBq93ufnrgPqaQUb23nN5g3O9vbGhXmZMfL2iOe3cPzejWWXt5H
fhSP0u/UhxHei/KHWiL/zTg1pUtinnr1LS66u3h68hDFYex/PzbdRoUCzsDMoFtArKYle9/0oWpz
PudEiLWGDudedMg2tyJyBpd1stW3pXh4LCjWyHmOrvdQbh3n6rAJXZY6lLvt9SOwU6vGPKJPEcwS
U+jnclvIaBamIjrN84rC/eMyLs7n4nKvkx/zURLO+gxtZMAC8gFPMKurJcoq8MbJikJCzCiBUKv5
Z9YgrzmTT88bq6jbHybNpTiUjwIsn2wlu6MKxlAcuSgXqp/6/9zgJ4qU0zDHbxdiY+Jp7hSt54sO
eA+HgkGVY/2VhbMgHIavDzEPqHedp0ylmw1UiJ6SZLE+CkLTXj8yfPeMk6Uo7wPaow6ibeFWMwX4
Aarxjbi4wNhms77CKXMJJbQ2NriVIPtfVAeuwTCzs7mg77cir+mBpJ8KMf4l9XX11rzChKUNVbZ5
Ch8wPG84Cpkic2bE1rGbs2ytoLje+jtIcUntm9IhTW/kVVaou/3FgHWgVgrZNoYg8hb93Vg14EoK
qGXrGeK6yWCatpUGKPGW5b1IKsiTD+TnME4O5B1JGFdC4OwwiJLeqhWjcMbtaNLB4OXHcb+7HzQ6
v7WeNpSMB+dF5v28jCopMTeQ5Pbs60UY0r8GkcpmPczBZNv8Z9Nc3AOGsTSipNyoVKvNSODdmUIV
pVf3JUqcVz4KlyM95/8JQNvj5c/lwjrZfWoBzKq/KduCNbPyPPZhFIG2ve6ulk+aoAWHdBtNUY/O
rpCodWEFM2JLMfF4buJVvObeiz6y9u7E7YNft0SQjZU2JydsYStbIsSuSILgHBlRmvrxoHpsJ5OV
nJilMmCznpXLgL3cD93A9cv6dUhzinCp5LsAQZ4Wn6UTWfub/PgsWXf+EEclaypbOgxED1AzWdzK
58aBPudNux0EFRomsFFThDqng/2ZqbPfcOz8b/fGIEMMOr3O5YdV4UkTOfIVxBd9uAg6SHCJEXqO
wW4d9e8uWT7NbyTq3mSDLeMw8nCBVGKrivgyVFMUc5xTACbBgk/38Ppm6ZaWpBpIl7SiVsM4Q94/
17PC9KhST0Z7PdU17qKBxZslp9snK/Y22KGz2y7Jqb8QtIJMVEtxodcNcPZSa8QYAQ5JtLNxGH/v
gIfFYP0aFpAnlpcIoEHy4g+w802FD5p17w0IqsKIVPxpwOx1NgybOtXcyaR3J2D7FNV/qRhKkLd4
lme91aqj6BBPCOX4445q2mAek85lCbsyMMph7RV+BkEvvJJnZc1kb4DbZi4x0XA3LWLTAUHqEApS
eMNadWZcrsStYGBNpSDddV5FuWBCL90sxYokLJRu0T+STM1PYZVbGDFB16J2U4Zec5K3Tm4TIt4n
MZFKb5nn8sMTtDfWeForrKx1AULeaTVkWON1QaUNEjMmlC5peaEA6/dxSKu6yt3SHwEzV22Xchas
VQHCFVKBndeZWO2/saoru2EVcgduI0xWzB3hyTRJeOwj4dn3ti2Tn89kcdTTvsIHHYhlptysgFOe
yjr5f5D9BiLVpPlBLcjtlFhTD5Avt8NkaOA82Ibw12R0FF9KAEQoaFMF+E71qaV2+/oMov9wIAlp
vKTJgwnmdzVSGZKzwim0QlBLomwgdlKvS0Gquzis+GvBZ/RE6AghvxqtN65N7h1kbMnfgQVsqLnZ
1btBxki36oAC6pJp2HTzk60DbYIbmS4x4CzgFHFP/X7CqNSaPcmjXRSnQQdqHG6DGUZRzLOjWPZN
w6aGGwSQDkcs3EmUCsLqb0vyvBPPaP/ZXY/xcRV6SS8M0r5i7+hcPWz+mrXG/mt7FE8ReHcG62Ls
yAbMCZY6uf2zeXUZLk8El/Sn0MR1u/bgunRzZtnKGbZF0ROGatcl346p9ZTKOras103hS/ydFjMl
G2PDiZEksTChFnv9PgADcd7SeEDYnnee2AxkOgLMQb87sN9pcgGzDdSrJXoihaiqKIG/VdoV8rfp
1B1gkc2eSHvA3ZcFcFi53VUkv3PF0k3t/hDhfP1whLtwPDXd+1XAVYkykwiz+NhpRqxbBM2ITe9l
ajFq0aAUEfeMrKgKMijkLaK5hbsCXaB5nymSloC75QX4WFFi9OQy4Yb9DvyPYJGP90d0AIJS14Fs
ZL97o5G3pPb/tdLtIrQKuGnO4o2HJaI+aptZDEYe708noixDDeBeP2S/SdRV/Ghm++sE2KTLPY9S
fSMhSngKUlloECRQDwVZQxIx+9LbHkszt+9RO8X5qTjwqw450B0vTomwpXql2+czRte4ee6lFiti
nUmiIxg8qo4xkBW9+u45dJCIhfy3Np5M3Fvz7Ln1/L/sNiErS0jV/CBDNyPd2a4pjLB123ENzFCa
a68JQh0egHGOtRhsAV138l2JPXlzuE+Iu/JCEO1wr7P010ZnZgjWMGrXuz9zxhh2rBIpfKLnVApo
8+lJ6cL54svYx28MhXg2JzDtRFxYIjQiSOcyw8IjXhtiIH609jF4hu6drP12+Lv4kXwjRcU0Ug1K
XQhadpuMGR48IgxHEdGTA7zQ1V2Ur4Kmt7sfAATWY7Ky391p21IGuZfwopWC0liwqdGg3zdXWWZD
yAjk8uuPu941bqE1sXUHYaYKPvThg65HyTHnNw3idIzcjxK1VQjZa1x+NgXu6VSMnSGhFcrVqkGc
LnAA+e75AYlySUe1grADAe6pnKq9OR0geM0ECh16a2qQ2qWMlGsOoKzbsuV6YSqLtjwB9+GMZU/P
wTQ6c/6r/tDekKXz52GSF2/yA+m/k2drRE3rkWuPlCX5r/eCsw20FOhRdGXBiylfwT62hg6STCL3
uw/qUxBOvZiemVFdKptWG6J+cpWi55q/53Guj0nlHfRE85CR3weMjDDQI1AgReKT1OGzTpTjywMW
rsyecqw+IWp8+Xoz9PF5xnKMxnhq1vv5DksNluP/N7QTYFNlSajGgHBsbym7dIA+yz2lixFQxJH6
oeIv+OOsttfc8t0H2y+BFkrzKm9THnwZBGiZpfQ4+L2mqlTpMcOTftkljPiy05n1fb2CWQ6z5Yv8
JzBUUw/U31spJg/pOBWPROZpI1E8FZD9XegPEqcWcQyAe9KCOl/mKEqo5z0H3+US1ja+Ttl4i0Aw
/5ClCNCYu7neTg7TW/mLm+TaiwPM1Dsg++W2MiA0Z3OMbIqaQR8o1BS1/u8BdIAv3k1KeTqA6Ukv
GImCIE50hvTuG9OWEcJcVZ0moElKRVZ/kRMslbft0UsdCIIHfyzrN9ejXduvWzpO4A69SAdx/ko+
K0SmKTxXxWTpGSZja8E/rV9m2Yh5pnrq8kwmIAUlyo6Fren/g1+vIW5FUhw8tjgQj7Ga3OOBt6T5
nogp/LqkZrqnrHPYr84YgInptNTPj9NW8IHYo2rZiFDOeM3kNAQ1Zmwk+FJ8YkgLZ8tHa9aupcM3
RRgfXO1bDENELOgc5ZSqWiINxhxCFnz4HI7pio1jHuCeEAoKlHXPA8YUik2Sb9zpknQDr8D44FCW
NTKg7zB8tGefgY3gS0KLpNrSLafdF0/lCEZRUgCA4iuFzgXpu8/3AiOC7LDYgvNM369bJGUzfhF4
QwMRGOzKBVmgUEpmo2ncYbaxW4o0elhTj+Mh2DFLWxmc4nViLlBYVXxQQcPlMOWtMM3vLxuUyOyt
Atl8WpJz3ftEG0yqH80H8yJhaCM/ywscUah4bVAGu9UMyu6htg91FY/entmVQzq/Jia0Y7cRmjns
u83YvF2WL8XNoeAJpcbECcT05cUaeNb+uKmZ6UDA3xjkE4GcP8J7Tgr8XU3sdbwmxuuEFIzD7DN2
vvqGblRHD/PdjkXjV0KXkyTr/YmPDAp2aNoCkG1GqwELBajED71urjKNvN4Y/upnCIu0REq9abyt
Dm2gvSmXmhiI3hj0ErjUgrQY2/VxG3hcJIIvELBLBlDD74kSCwh9ACRbG+nMQUks3/dFENhfXb+I
E9DnQ9RwJyO0l2YJyfkeHy0Se8PGC1AsgoJsHjpEJ7uRscjX00y0U+F7NaL0lcgNMgyh/04dxQzS
G1r6zy+ZbD+uWNvfQzxj9UWQmGIOG+IyRpGG47/xRCvrRk7arurEuqzTNBL/qeII4AQqtglWUawp
gsJ7KgUBm4JJFJQ0nwu7fx33ygCDzCIQnmNsq/Bn8zORPU1ejIOPsta6vL9FouqrpoxFm92YlFY6
74qK5PuSqvgQ/H5G/EFJLH8IFpYtQeOQy15lem2t9SNQuUVtsdc80eAeUqqBTIrtCjB+lnT7w3MQ
6PTzKf32X4w/2+ntnobdjPLlmMklovdN8OfmbA9Ij8MqnThWxTJYaVkDNNGIksWeTnc361Bu9qxd
/Ro9YMR6gb86HWiLmZrXi3mqngu9vbC7te1adaryh3WuXW53dmoASENJOcHUbMDWbpC5WGousS1G
1HSh0SH/wtJR8qNcTHzRpZHkesv6U2FfDOmYr1FW8eEpvw7RMMZ5aAOTss2k5WrMXwCwG60dJFFq
Ojq7WAHleW/ejH9LRVHPXYLxg9JLeDKrt9BtmlbT4jPbIOtK/2clQbVa1XMuivkC8dKZU7IiLdH9
M4c1uKjNlF9PCK8WuR5hlYrN9s9yrI5moj2pBS0elzHgGZvVAVKhpxNSq0VrdppXd0AOyJndrR/7
hMTmrxQ8ypm/VO9jSSvDlREIKiK+s4MXe5dFefPlAU8bCvZ3uXkgRhxdKJDiX80znRklb1bAHm5x
9EXTU3MBq5UbuIRQblxdsdofqU++JlO5Gq4MOC/+4O4v79O9gcTPEaD5CkmIB69ZWxNPfg6Mt1Hn
lYDPxRm9JQKLeIgKpOGb7lO4+1QWFERdBIO1UpwAEq+6wjt/5tB4y8rAr6mc6tEVd/TDWg9VuQG7
grIws40ajzxl2c/Bf8WpepHVS58Bhty4DrBx2s8g0sxBUwMyuejGyXFaW8ro5+Y8WqyuofiTOIHJ
Sznle0pfM8PxK6oaKo3dAm0lCIIRHWxUrPrOmM0WKnCKKZ4aK8fml6F0spRGLRMzmXWrzo/fxzkg
VUn+QmAgJ7RXQ9+Dkd8BDMJDUKG/CtCihgWE8TVN3hB4JXunMI+SFaK7+oACENvPQl7cw3AVzmNn
tfD21Kz6sLRJ8jWuWjRkVeZrsfUnVCdN446WofBpcFg7BRSnZwwqxZLWRqmyUjyWBG9WYxYjZIMI
9ynBZfUFd6YJkMAff4qSQmCFhnUoLO7qxH56hW6yReM/QgP+/5OKoBtJUjZ0XkQv6US+Cn19uX6g
i9gohKnSGtDcA3bdZFWqTb9+VDAWo6hezdiqEl7FlF2baiAhSMzPCmUhZVXqmDd4m0xQhdPEfOQv
RYMKhYUosEmNMFzej0iTS/uTM6igmSTTNF5LI46IGx1yjU5ynqoHeUxTxZQZeLJve77J7MGnmGwv
c4XI8fkWl+TxFtD13NqrZ0d6cgLRdBCha5rHSKp3MdDoEFTfi9eWq3NlRjor84DjrcMjvgJ/Zmm+
yuxb1tLLRAWd7+874jFVSuLQ+oayRaHDK5oUeijqk37Q0V0rbchbF7DjnrcFPH5PpYeyEj36H8oF
iu/2qzMPJ2E6t9XDu9NbxQLVdswurWDYik6qB7AioNqk7aH9yaWhj4vxDRf6qY3Q3gCuYgHGFZgo
SgA6eK6Uh+hsLHdQNJP/rlXpCqTrluOnx4Etj92e5FxSXhMJsvvmqiipjeWhzEFenqRpmerTqb0L
00bPW32Ud6sC8d1sMxTPMwTCgpDiGmkMJj+XW9ws522al5rroqEtimte5+tn7hj2nmRNuF78GHBY
lwR+cuisnF7h5wl4+/ZfEU25pBpTg2rrtulnsMaG1OM9LV6VyWoGvzW9K4NT+olDB+euXDp85CB0
gXnHk5rtTaIRHYrSTrJ83/ALa/ZIGhe2au38RN6zUaHSTpnG53SUw8diVL2HpdJ8G2B5IOaRSsq0
j+q1dCvlLyGByXOpiV2JSrLIAUlFdHqbodd6f/+7KgtPtcpshxEJfkW2oQq1lsNpIUzEEpLw1q1W
jamL53jAJyrKB4O3cgz6lrNyxOJMfEkx+puDPY1K5oMrfKRo4oW23HGsdI3Z3tEMBnj4Yv7D3GmS
0fLTkgDQWLIqepOFuR+79x6n5M0d9NdH1l2A4wM5wUFDQKSLyxsgfMK894u6RVTegFUTujNanphE
jCvcR0+B19piUJUm8TBdNw2xSZkX4jhp6cTMXaTw/nMDuI+wy437ywWjDJmv4BEFU+snyeD5jjah
WTiY9DA6wE2hKkqrnM4c2ZW5BM9RJuRnAhkwbsLTdplQwm70Y2N+HuJRGlgK41NKXaRGmMBZm5R6
qh4w3A1Hzhfw223W8wgaUbJ5PPGOJ1JO+S8rvNWXj/yZdSpMBb5jCsn88EBEEq+hXCP3KwBvzVts
cJRHhFU/fIbU1jCpAyPLh9mZILTxuDX+k7bAKNjIppISD3qjkpNoVy3x155MEOg2rIVodRZbotM4
pFHJiAf2nT8Z0pEDOX6oketSepIcwFX4AkC/2CcOrrz2F0fp2XkKfo7dKGMDcoTAcLZwJcvLzlVW
cNNUYIJOuEBYFaPifTNOynenXBIfv5WwgR5f8ENVO4VxK5Yvb76t3f/CMmwKJVyncnneba1alaxH
oEZoaussu/AWP6lR3xgAmhMbMrjaBCSL7iAOmhyU68fP1wXsOjr1yf30g/aL1YOwQD/mnvgeT4Zz
OGOqBeTZl8DkUB+RAKhoIcxwAB4iqXk5MU8rN6a+4BIaqFeiz6OGJFfTeuaRxGpo7zs3hl/i78Rm
atQz2Yq9DHow7awpkhwZYD5VP7Tp3eg8sOB84GJgHt42yELAmYzBBLupojvwDRqQFmvt59330pL6
ihn7T/g/z2DqYFEVs7/vYXnBFPLHtBmNCdlTunsPm0xQjvgChhNOcetN04jOozzaxxEvaLuAgMlU
Iih2qvB3abgjbPobNfhwBRvHNLwnplG4ZEC8OrFnYt9va3OdIpiTtAc012fnDvDeyWX9fExHH4jr
kxEjHvcaVxZs9NTKCtGBUeldKS8GPVqMfwDAJmGP5uE1+cLf7ccH2am3kAaYTJhCIIMKNQ+sHCkp
guHyX185lbLVxY5My5Fn/VQDWJ4F4assE53HRgJJBHVUbT05B0QKAppkDFgtKRRpCjOvpO5pTYUh
aHqjAWE/364e4iIJrn6aSGPQDndw2XnOrz5edzy0ezZk2bZs+F+Ozyw/WJxZoLRzskyCFqkzzTuW
bT1CTFkTpCPhJmaO8HjC9bu+1mWCazHHefi9zaeMn8LncHUeaB7qM5FpA820qKYNQsDwi11BFoKI
pSymXL3DMi7JdpeEPPc8cMIZc/HEfbenqUv0reRc68Ac57aW6oR+WQ9p43DVA6sAZjXKE1OtZg/I
R0fiFG8O5dpy0rErXTiwlPntwt4/L6HzGbKQC9hVi/CHrpqi0xAUw/9Eiqj1QjRFLjl/7vVPoUj2
EL/64KYsn5bvSnN0LU7zR0a+g7KUf8EsRpJPOogWflgjgAMQpcJXgSUIqzjdYphHrLB9PKkyNBxN
gqTDlKmeqLOCCQIlctyJqL9C9yymriHO9HRh9iUn/SpFRvol3mcbcd0Bjt0EF1LHDylFtca4fSsF
Gxth38umn3zv84YrcKDGVR1a6UIEgS7KgbV6mJ/8+MntndcomWW3Vvl/hgDKB8Jbq9Gnp2yD2Noo
0rPVAORLVtpNRzp2gOMuuUykRmtkyTGxWCBEEB9dMLbQYqoZMtjv5XlpYHzebJAkbx6D/kTiaQo4
XZ9fMnJfe2bR7Z1jYOXijBacyZezKrKR/YODi6kY4xbalEa5pWh6Ucjmw3IEo0tCuV9IWcyR5JG9
jJsYOsbEV1W3LK7MiTKHPmGMSej5JGMsDJVO1w3cMsQi5mmMbQS98XfVJXDm/hjEM4IT5QoRq2Uc
mx2TPlsTVaSwTdgkjsMgeo8oyrATPFUPll45S263UMDSzKje1z8/FYdTaRJi37HcYNahmKeh2N8/
79ZcIFAYvjtWhWAjpDi67NrsS/PNrcv/lUSpgi8/2PpOUo8kiofrOL/o7LyZ1+kGkOvK4Sw9guXP
nqhS2vk3gm/jC5H3ce4FpXaHcEnHLYTpX23n0Eyen42TYSoA4R61FVFKzcFiF0UdpB6uH9Aim68Y
HALxSNcIdzOkUp9u9Hj2oq4+BUrMeqq9TkCl+zUu1wC+/ZjAexj3h+SSCD5prgAg8DoU+vzZxbKF
boATPvtsGGdBEWqZ2DqUAkQzHyKlbGqWwS6DXu6HoH+ATEGhTJapNBBpuc63hOBZrxMd5ZXZn0vc
+UQxzN6s0oaHDC5fhm25eggEkjbtPaaoC5XuF+hpw6NL/xFHvZgT/GwxGbVlFeNKThYJxQZfNKkl
M/fJNR1U+gQ9Xm0bIhM1nh8zVEMJdGsMbrGCxkTOmam0/MQtnDvRFGEnGSA5uajiOYAlZHMKUyVF
MwBAG1gsldasuUfvrjlDyBOd2ySQ/V0+wuHeaY84E2/Xf21SqaJPmQeEOuJ4NjNnQ+byKb2a3h0q
krJGWY9bqrMMXObgV0lq2JxceJzIbtubNEu4KBpQtz3efekYro1jLuDklHE6tbE6J101ZzwQ5AFR
DMg4IeymX7ldbauJkMvPUy0QToJnuAf0bEhTSDE8p/4Uci+DQPoGhCfoiTX0Y5gSGBUsIs8YIlz8
wQDUikwJLw7ecFxON7Dc3XOCsI+ueHuzHnILO2hVFdzFdeWE8x67EZpnIbqGUpN54YFnqVTSxose
syc7ZrKO+9v8lxkaFf10FvzteQ6aiiDlFDP9a8q0B3eGKDuwugG+XQ4cGrFVZ8DXTBMmGDqhmC65
vaKeV6A+8yz36A4MdnOGEg4glYms/ySkTLUup/+5nNi0e8XanSojGyavlGyyMpG1q3aU5kcD+KVm
OweP6KV7za7ey58MtY/ZHjwQ6ent32kcnph/4iI0Im2WyddOXkLfeQmDNNJB1FDZQlIfnRcFTCo0
iHSglCSb37h8dgGb8E/dTFjjTul8TkZnxI1LsVB08LHzdekebEUvvBY2ZHfox8iik4H26iLhJ3fB
G/5N9r0Vb3RixTsI3dJ4dPSjQu2fIjm0wncvpRSul7wSwd9Gt+rIWiEnRVus/m9QQZ0gG/Pf2hP1
CkjkOliZ7cXohjNBKrUU5ZEcrtfqB2Ti4Lww1TTn/upLsdPStvy3oRbx52ug/vloGEx1HI9K41XY
rzp2wMK2cVc+1HmJy3WrazNAtzHuOShaMXgc2lLX5NoPMligpE2N/o6xI2uiARnnuqfuR693PKJV
D9baWtjeObC1G6fF/LlgEnabSIqGLz5x55DCRPKvxVIslNycG0FtyNMbbw/10ES9qAxxMJWy3XsI
x0gfsKFtYh58ycaJpbvDcc9+Mt3jYZlaTMIY9dg5qQ68QCe80oOnFWGKXq3de4fckMA6cyOkCCYi
BQQWxRKhYKiPy6wZEppYJ8rikUHbM9FlUaD4E35FmCCQ54oejKDCneI8nQ2MRhe8AeuW0ePTF+Lc
cVAUb9pRpKaxq++10MTTWBCfTM+N4ZAy5mbkJc25gtkRr+zF0/alJx5ZX7ZL6pDEToiGHBepSh5s
YoWAl7Tq62nUSG8LZfhvcSBsSNU61C4sv5akMLkN/aTeoJV5podtMJokF8dWgKfEAGpC87NBpHt2
DzVThu3DIBFsDya6oViDM64DiuRhP9ph9qEl8Jlv3vdQAeoDVhmfCWQR/JT9oZ3OM+hiQt3Mp+pR
3dDmP7a+L5MBHPglTMeIMvgCnyJgohvbAzc4qsXEE86hyq1m9KIzaYaGSRwr/lzbcLDwWedsNzGX
DiwUtjA0ODkRcDQeoed+rVrtfHISint0p6L4EmBDGukZLX0BLTy7irgR7+VpfQtFZY4Oqdy2EIrk
Z3/gwcsFQJozRnp8U2CnjefQeY+s6QSTOmaUWxyKNxHO6gs9A3gSUFS2wuXA6OFxr+X1UNn5Cz8V
IBXQNrbgRZY02EPUwMFz7eEWfDvav5fnTOeciOejLH5ETvrgV3GG1u0Lx6ajquNV15yDqbAqJv2q
gETrbwAfO2nPU6efufpd5Pp+cAmytflni0KhfRRJKaJfpcRUko3YXD1j+BOcPz8DS42OnYq8GlLX
TuIp/pDXGIxPm1X/iOMeWk7FhAuRP53eFcTskwJW+hnSYIrsYG8RhqOomplbnYc0VF59RZWDqfZO
YVSucB1C/NJP2KH8K+NGqjUdCCmAXZhkaxu+h/tiAtl1+KhgkU47JmG4st14RHgg4Q+O8uPDkE7R
fyCw+VenzSIMGP6rjrzuuemmPeLm9L6FCm4cQSDh12QRtuJHHiYXFrztwxFpqQMEdAaC08h43LYv
1PIS5wmCNhSkZTA2U5aB8CO0w7x0Ph0DSiCWBNMYaiJqRpjR4uqWAfs5k+cMw2ngOgjwmrdrpHtn
li9Hy4qDW8l++T68YQXtMEDlbxJsD3c7n+HPpR5aIDaFZG8LZMC2dIhJaXm1q5Wz8l4gmYDRQytd
XfWjBoj3P7OROXRvF8rG6SgAqQaPWiYhz1WPnazPnZjfgR5UtKYg+jb65y9WQGV7uLcuImqW6CRT
W8jByFGhXyNDY2Q5o1Wm5kNw9qEmtVBrqQ49axKVkeLeA+rwp9xlzlZdc5pb0wQcZvm9nGOjfnMx
ExQBD7Ymyxf4jrPOLEH/ras9i7XDx3e5lTUT10JlmEDEHd2Va/O+k8QAhmHibEIYTJT3PqdKMGgY
qx5u14ZsH4v5zkQ8wfxwA77WqCenydD1+P9ir1CTtr1FguQTnjsA27wkVN2yB2pplAXiai7EMdLW
I3s22cfhOckpIXI8E/5BPR5o3YPDl8Lt1SdEc0hDDElYxd9By5j60OHFbOCfrKHmOiusrOcIWMsK
Pb9cpZ0J2y/McDCFroV+mDOrbaO+egU3SNjI9vFxxO0/c6dCFzZ2IW/PXcMeFI43TDx8Ecgz/Mnn
c7WuVM6tSYzruom/G2Rvx/r+yl2LNliPZ34/08es4HTxui+TfxtMpMMFSBuTB+jpQmc1fCBg3Es/
2i8XkNvGSyldD62bdEnE7PwotsjFlprXqGqLMrvGRmdI0pXlAw5V/epCyG+lsNHzk7zJI4VWwLWH
BwDXaUPVaI/FnJ1Vhc3Buxx0yfBOLwxQBJu8IX7wTGjwHsvXQmivJJo0IltaAMCqyfurTiBUALEE
FbY8LxFRyVINOObCmkqSAkzZcp7RP0ELgdTh/OwfLdR1P6Qu54pH0kmkaVizF48m/vY2MYMSWGYG
nmbX5lIcUpoaKO7e8bqg3rfj9Ml/5sbFqDCvJ7mCykjRwfMdAiPYYNXpopXwanAD7ihYlIpA3fcq
FYLzZSsWZW81evsbXqtwxme7wwKllMH93wj7czg2U+cDpAJYINgSkyS6aVg11WpOQ+sVg9AGL2DB
hcFSWfzEnUeqRl1xei2+9/Uys3QefifunUr30o0xpTeuidVooQSyqQM0nnLE5CERwC5EO9PO0TCj
jC+BLfIc6y1UNiBtykUFZPyFnCaR7psLN3ZO7FOR7eeoMrpSiCJZHtAEZHaAqHJ6JEB9y6ptRNtb
0Ca6VTDysgsr1sJrvF0++cJRzQwpJpZxd604aRWCmcuAaOB/i31CEZ66GHFMWVVySsaUwlNc7wNC
U9HvC4KUYbQDrQ/LYeYr8BYQsbgrJbFesBFkCV/Fzy/PaV0utI34AEUqjg8/4034dBlkkLkgY2S9
dAhqJqiI8glQdu0qZs/Dy2zg3i9jXBELRk3ww8YvGD5AZFz79dT6q4M0AdiQQTMyB7tAXlXbm1O6
otNNoiZ/jz3kQoGv7AZGGjr8YlPtRPq7HA3mo/kbchgEJYmwg4bVfPxLqvzl36QmvpOin0FfgL9n
rEm6XNx0HdlAfHu4Z/j1pQayFFLUi5CnVkd+Y6uShdTK2xI9tZOvqDScsnppih9OoRcvMU++Fw0Z
bMYj6jCoFLZX3HESoiq93rpsru3x7yPuUqwfXnmaDW5KPssq79OQn0r4Gl5BCdHSFtDf0xwNJDVd
rA866Hdq6DwtypJsw6yrNP+JY1WWVxicdZxibJKUi7baZIpY+1cU3sO6qa9k11p1Iea/rnMEZ+eM
vlSoNJ8Wxk2N/Ujn3G/hoEJg5q5AkSI5kmAsLM21EDtksPrgWdOfN79soUk313HsL0SXfbMGqNRD
qJZg60ixiE+sw7e5HNhihiz8maobAndPu8q3JObgr4VJSPNB+ewBIDQj73dt8bGh46Djh8YdUP5p
h2oa8E9j2O3HOm3nE9gmm/Ygr0/dOq17oIlwojhLzx9QMoNfcSxO4ekm3/9Qp1kIK3cK9L4N5SYd
bgpL1FPIFagGMzBZyGhTeTyvq6q2PxmwOd5CRDygeEa29zO0HJGR8dcrIMzHXOd1QvGyqYkdlsgV
Akj+MZ1ifBTOrxE+wMy7FdSOlKRcFkKWRfZQ4r0NI5dr1ltohu7bnwv+lGeCrs03hgh13o1ofkqU
RtX1mgDRhp2kpN/t7+t/xiPJv6a/pTbWX0NDMUlb3liQcRVZLV3pghRxDBHtyVUiqNUcqHQ9Rap3
2snTcUsfCqc+qxzMFKV4EH2b3sbkrEYLcReO/Wf2fxXldFWSfkdA1tjfp+gq/K3pK/YNLoyVLgQY
tYBkNsintfgTaIjuEyGyznyi5ACfTAdxHAEPqEzF5eSg6I+saI49YB7MjS5zC88N650LUwL5LHvb
bhV3ZIh/3yYAoLz99hus+lZsFlMQmW+mYaRZTUjqJQL9f1+HzIW6K9Xv9m4pt4by1Hd3f5Gcc9iE
zHGIpPdV1eNSWjCqH6CAFxdFLN4JrMC1ZzEA276tm+LrpKhLTljAuAOGnQ4ZPZFem7esimEIAqeT
xdmgVOz2HiCHGy1te7ahAcgOvUiIjfJxN+VqSJZbE2RedUupjgU32V3oELOwkQ33XMLWRxpOEea6
VwYEElXFcu1giPNAX9IlfuBszR2N2gHWFCUys03mZpSfL6NaeYct90b1ubqARIbEaMLg2sEZ7Xwg
cTl7MLeS3YbrNfJM2xVtzHC0Uf2+cTY85OJouTENRRHsWbW/VZZtdTGj5xY017zc4HccsFq9vtTX
tdZMY2tQc9yxBZZE4AWZAJk8KoPprkVot6S5RNJ3mDJ5ym3R+s8/DrnOc1fkjR1sCmEXJcC2o/J4
bY8sxHJcA5pzwxlKD53AoXwERlyvlnJJJb2g2aDGpz38SM5fiWqC8WmRv/zcyFwO9MaiUS9V0/ZJ
ntX0Sn/4anP0Lp4b3JBowxy5C1exd060Vd6nBR9JV7nZgr+5aLeHSrJeXLbeM0SsG3hnE7foEpXk
CEn+ia6yt8RTCzzCx40ZsLuTDC1h2MVfHirYA4H6VTttXIji6JFy/bNxh4vfktyFaWP9idgIpp5z
73UFlgkMhgkXi7eWL4ylrkFgEpXaO5r3Z0exuMUeuKK/etRX8Lo52qo6oRWZ+rWGlcZbbsxYlXaB
hhfRJcOz1Q1gq5Qqde1djtdLncwfM/w8rteMZK0Q6laJKkG3WGBn4oklt5II8sAzuv4L1Ka4kyJ4
JO9ZTEbc4n8/9wVJfkzaKuwklPHISAYy/TAoDo8vWBOkldZ3aD5bCy7g0HH8w3vxRknmvkEIS6I/
aMFbMoeebJMeaxMvjZ/T6hX2kZLhK4S8g3SfN7pYfLU/0icCE2Udl1faMK+dm4hT2ge7wYPB2fff
gpe5nVPq7CX4HKd3SJBIf8u1p16i0aFZCERLdVp+pkef+yTMWazXlcbPJXxS5WQe+CLRatbvSWnR
qE6N18Wl4oGW7ZYWh8+WdPn+0ScvpsIkz8UdOy9aIi8PzsPn+Xc+Ri1gjFAKcZbeKi7MKr75Z1u5
zRjc8BvIseoXs+oZCPv3NBIMyBLpdXcZhvu5/g/uh2XFoqiW/tBaWRaWs9OWw4f2i7BjEEicPs2G
GLoGDqYuPoHvMXVNbKBGTcXcGmJCLvOUrUTbBzaSB96ztKtbgOUrVzr9JXRTgHilSk7tSVjC0JL3
ZMrKhK6U9ueMX2lgyfniRkENtwiI5LyERMhQfsncuHTevSWYRtQUPfJVKmZWc9XPZSvUYGPdnb2O
2L1cfKD/D94qour74h49AWzIikmxQOEi9TkFdOSgZ8l2hs9RH6QrWlR69ddx0+2NXmUhGmOJ5XdK
xv+0zNNU7cj91eISQ2N85ZIo0+moguuo+lZ0hKt+QZKWQfkoWGUzNHTYOb7qHCc7PtQ19DfaYjEa
qp6U8UeBouvqRvqhJ5gCtqmL/Jw4ZIp1nM9sysyTGcCAdzOVuw8r2KocaLonJlZvPU257BVbOGER
bPffAMQWd0DWXxEyxMGVzozhRtz6s2HrMHvfPsdqx45jNNIeJh2/+w930igCOn0Bv2XdxdudV5Iv
3VF02SlNdyV4rfIXzzGuyF6IZECk9c986MFhPYfH7mAyX8W/YkOHhiQFZBlz6l0W1BBFqG27aFzt
h1xyRXxAFEKTqGiFi+Om3lvbWP4ZFh/EyKEb0qrxP+rLKwz+Nj+ikepUaZYL/24eedh4C5NPNROK
lJCjQr6bqHGWDBXt5m/clx5KFCsONVBT7FSLABUb3Zc7eHEVARsLi16R43Ecs8oXluduiQUO6wIS
D/QBINBdBLM9wM/AApxOn275vtw6QzgCHDENQPePT0Uw318gS0lZKer3p9hYZETSZfCxFPDY0qSI
AhkJbZ/9aexHnVHjUgNDmJO86oWfRVwNp/I1T0EvoRJOlVeCkOv9kHjCxsNAenQrqU+4MTXcttqr
Oes/KuYYHDFx4nfQsB8eu3OugzImQSvr5EkYQRIeQVwGlIIO66ZGbGWfanXUv0TCeDQ9nxej7YGK
JoOzfeA7xmIDPDw8M72pu5/i/cHl96/cgol+ZGf8fI5OXTrKGL0H0nWdzchxJtuVa++uj/ot37nj
STk3yDIT6Kqk+gbyrpfU8fUokqmqYhJ0f8AiNGcLmR/fRKFwI6MGOo1oHhhSQhsiIN9OH4E77Jjk
v95OlEQry6t1OCoRD0kGRnrglsXmf3/bHZ+14duYFe/TknFZNWMCtm0oEmeujdBxPDOAurv2FPKd
dFOUt7MaQJ4S11Bqj5i9xeprJsVOZL2yIBTS/ihryreTHHGPHcOf7CKZ76Ttomr3GXvRKoGs9l0z
NqLQlaUYbacvlH+e/845O1UAKOoxHNo1imjLME6vZP08IUKGj7VB6iV+8C46DcdyqBhvhbwpf8Hj
ZenubZqFAqFp+7DyfE/mz6Y5GdCOFyucMEvrS496+6WOUtehmH6fr/S7WRTewlIbu0hfTW3efWpM
6tqjehzF3SKCEkYWkC9QaN54ee3FV94/cydL8EE5E9SoQ1guc2eaVNUFTx4+hu0kFuzHsmxkQSyF
/01kRFPtddsaBPsGkb62GApMSP4nlsdDMSlMNm1VEjpENlGf9E7ryEDeC8Fu1gqGIOWFOkE5BCDg
hKOvoJtF0V5LaqrTg98FhhZ0PG7jd5Zua0S/SO5Z9SlTNBCulqpx1JXTofia31wGUlGT9AteI+sj
iwYShCXjJtBooc2WK4Y86YD6jvKv+sSGwZO+Ku+MRuLashxtR91JZb4mYrW7NtI/wv9r7BpsHI3u
m5om/3s937h5Tmc3WOJXkOpjahUq3M4CveTHemoLiq3WFWbbw2n41gsmz643pOesfEuG61IOS8XD
gE34TxxZKeJXN0xpqFCFS+w0ZdNrQK2h0aF8asWCiyvMDFTFbldT3FUkLtsH2AvkT4tJlQImCmxY
6dSRHWwP8oHUvV3fq45wTS1MjfwTVdeQM93ujxvPrSkNV3DqNs6pRiIo591nc4tyLRoRP4wYBwUq
/QEc5A8z27hvYhYUdDPxWwkVhJEeLTEa9INk+EN5m99IXafi3PIWYgShv80ZXJWSGWTrqU/UeJ2Q
hTGijeK7DlFW+LMTA2OhtbrCMfdfjQrF6Rcpup+pd5IAqKPDfik3WYpVcH16lBQzf1M0FWNd3ouA
1We9jDUJLBJarkeP0v2maz23stjD5m14HDVRpEVdd9hoW1fKSeVSGko4dLD+KIZb5q15anow358t
pHOSR084ubAklLNYjEMzBkBLvaCD+ZvQSnBKuMNpdLu0XNcIIR+C5a/d26jsZ/tmVvTeJXYtbZSD
wqXj0K3BaI5puGxpy00vmW/lPqHu9ASBU0vdBdqVqyZz5HHQtNCIkV7LZhkFilg1mItJFR/RTi4u
IzjQurIWigEXGkdEqwsB4rEyzln83tPekHHD6MdYDpNCzqgyqGdVuGf/hUFPp+dMkTDvZNY6qzxR
u7/chtjoNsnoyXCnIBlt+/IpnvcCsF+EuvQd9zNuvBR1FjyuH6N1j2iyPSBg7ZuujPZm6f+COK93
wzAwi46VOH0oS2dkW305aL0PBEuLqlJSFtkXmVhYecTjVrLA0LVXe4PkVYLYYt71WZMNDj4fPWCe
xGCo0WjuYLrh2Nplz4VZNwutfxYwk24qndsM6X1CsFuOi6bCrSicerSMDrKL00K4jF728J28W1JN
shZFzqQQtbv6bf/NGQahUA0fTgWAk4AVnkYGE0x5zQb5nIX5YBN5LPCEwcn2athsY4lWnUaRDBnu
YDrgTS0RuhxoM713CY7Ic5v0TcKpA8z0B5zfQQcqPijegdH5M4C9FOWoOzJhtXBulxcRSR5LziMM
wbqBP+rNTraKQLtxF44C6Ux99+uReMSVCVRBDKw8Rsm4oIjn3qfVx7UeG81TOxnN2jY+4LKS+FKc
lO/h0rpnBoAjG5OTnqDxK+8BmY5TxdV9bnLOsiWdI41Y9opmPwY7FB5zqV4758Q8aziOH2I/1c6A
e9CcaPtMD1hD9gQgUgkfVaNQ9CzT+ivO18wfsvdys8igEg3Bc24pRv93X12O0N7QNMFs1syG6dkq
idt6sCzrbMOXv+w0RJZ4q4GWnzIpIRzf/W+u/tCWSBceZnybArWkuu1cnfEbonlFAFW5eZzbrXil
G2fyVWxSB/c8jLTfahswViaDi+aMBN6CJiq6CQZHHpInREVVlTiZ/KTv+BnIhE49+r1A7hatEx4p
ogo8HCxonW2TUWm3vDJMfuuO9lhLhvK7TJkOaWzXXKa688Jfr5vhmjeo1VT4eL0jvfraotzh6Uis
r3Mo/qZSE11qm8cu0hcR2VAWp7ZHxEk1d1fEFgQZl04J8mSl84BxU+a3EkzS1O+V8EB0R5C5nURy
STHbglS1Pt7S+9r4rmVampYtDwwyz6XIoIW8HB19MgnLJ9kinUJd+3FZgn0g+ATaFgI/gFi+9rfD
Nvk4nA6359b4MBGJKVe887CFvt0TuJu+h2ZKfzJuG1DaMtzBgsZyc19ylhTJ71E3AprgVMPk6NzO
5HVi87WMrTYnTaVvnqqamDCkuObpI0eKp3RQpdAUuzQYIwrlsrRyxcF1DTL/CBsXHmQLaKaNPjtj
jCdniv+zNvVwP1aabh+r0JwQTYXkXpDXY6iiMxRRtjigF6o5ShMGQfRP/b6d6atCtYakHo+lp6CG
41LtBlbndAgUzRIQDIgFZf1qdIpzPNtV8qCjOjXjSb2iTkczMVWKdYcLmcLeTjxJulHpCl2NwlgL
Ac6UbDeBbxlOq3CQLABdXL6TeOd0QyYcXtL733iw6Y8coc7cR4fhNi60Z3NBV3cSt+DPaA+e4+Oq
pWDd0ka3bzIzRlqIEigTdldbjUUAwo0M17ELjp8A4RgqY0BVd32PB2CpTbeKFV+NFIsT3m+Ha/PM
cZRuPgfoa0mSTOcNVZPLBhjpYIKBaBt1LXjtyapZqu3RW9zOinsHK0UlMjUdccOb4rZK101EgpZ7
t+j/Km7yYkjL0EG2y9BdFnHBeIs/TO1ac1yx15SDEOcsKWO4t63w+AbFJ5x1m8jilFs4ydrc1X/c
qFKJ6TIYXs6sjO5Q5W/V9PQD5j+JXOEqvfRhb/OCG22cUtiL606n6AnU4Wns9yg1VPHDaNAAnhMp
BcACUHonfWVTrUeSUZAJl6JnLXgZYMR3LXQsD3hTeb83YAiJ5N3RQwzLh1t8dQok8H4FfFH0bdI4
MLDmbmKQrCh3qKN6aJmnTc49eYOTrZtfWWp9lU+uC/TPzoUjKu4iVIz4Wq4NFEfITehcKx5RJ3Js
iRKjiM5Oo6lGYzQZCggaf3sxQeJ84mtsWxhRC1U3EZECA/kANdj4qjAuqefkXQpV36rf2HhEzXUP
v5VDeGBzX1YaUHN9N1WDUTOqgeLwDqo7MIMnHalZsb6vuCABdoGLJkFSjh4saliP5aeQC5P7Z1UP
RhfUUAVWlC95a49QGmqCK4YEteWhq4wjEhgzSMpQpIYpOZU7ZzSs3aZOVuuyORz9gX8gOmoekNCs
StYWCfx2pzLdZ1XGYPe/RIti1mqaqwnDEVgHhMqjB637ImPnzRGPc3cXcUIOHg0bAYM4UFrjKb3Q
jPYtc9sh0BFqfocSADKQj+7vyYZTd8eJ3fy0CydDAauhXWf+Q71pnrtOHFnY59dkKVY6oyTv9IeB
6PCpnh5YK9c//doqZvGvsVkS/wcEWPlZEAC6UsSKiKunYdtxv1Cn+j+DGYVWBErx7m+Pk/9PodKF
K/Suj8LFisSnKEh4J0HZoDSSkAfvWa2Y7Z3GnocgqQI1hoJ5Gg5RbgMERePxbkjfzs06HcEhJqnY
HeVHN7rWWu3V/esVnreKw92UqtvqOinil8yPB/oaUY0KM3WaYU+xQ8WZxvR/a5KC++Xf61q2Q3m2
fIDGEghU0fKjC7lwCgQJRFX0pH69AG/6eHxtiCmRStxG/5x9mqVMKtu3vnE3ptpZnGR2mkmgCNkl
qw4IShmH7zkgbEuJE+6OOFQwfpHF0e4IC1q7xKnxrp9TMKDGrQpx08eYd01v1DJVR9kQTZZ6RfcQ
faTqIVf0jtCCdYIRK3l1eZGRJwj7DV5NHfnL39GZ2xrau0Z58kuYQyBGuKX4srJWNE/7YzwQMKw4
7Hx2ZDa6u7CHE1jCnHbfcCOI0+JwoDU3PVhygY6G3DlP+D3yu2gDzgg+RSsmt12xDjUvUjvJpYTE
lALZWqfngjUBF9RBK+HPKkXTA4Vs+bg8CF33aLmocer2P7GW9l2RoGJYImAazh0Bd8qrM5Ab686D
lmWGwzO3UNm45Exe1VFVqHS1RZWQ+u+udYUaq14EikD4qTpX38Uff9/RHMHz2w2WIVqZODiS5kO2
ipETdH6rATaRde6rGNpXMXV01N8BKJedSrvfQDnlRo/vtBNVodIf7VBjohcuUKXrKguBlUrVnNvN
6uO+2B0ttOFRN1WdrntaMxocYTcpAfK4k9VlLxBii+eLAqv/NRiB5wSgRPxgyGVulErBdCvZGCrs
Ky8Vo0os1cP6NIF02Wab20gUmrBeXWIN6P/R8278L6eQ1UjG6d+ur1rJz//W61JC/SjKxXk7jF2c
hPeJM26xi1KCamWk7FDIwUkgAmctXCYizObLyCTSqUMLhqyKwDQXSYpHizIvpziK5E/Yd0VLPhnL
vt7c/0qUfmaKB0n669a8QmrZCBUK2GYOYp83YbaP88BXzSj+Y7vcp4qu51HZLxpZla26lHzqd8km
WFYiEsTrbO4Kru66Qhrgkt0xxOjLtKXWt8+GgvobxSLld/OkJ8oo+GhtvQLpAJSI9I7UXcHtWLzJ
PlaDBIRYNtNWr1NiRFDwe6RLRKYQH0fulQnZYmqZUouvqzdpRTh8FErUZB4L+g4+TlN8ZUJ3iSr8
KEvP9oUZw9a0b4mVBvZhAq7X420KogPBZDYf+lf8sRC3u3jvZxn//Ox5MmrfHl9Fc607aCrPDFIF
L//XWhlAVioIcrW9uw2UMdH68RvdIgI1mgSaEeo7bJcxnSfN5Cc1CIYp8FgzSo4fW7dDzvFpYVK/
9wpwOtyFOjc5S51u8AICX3j090fP2zU/zHhk492ad90oeKwFPk+/9ukAxB3PBNIKk3ULAhu3PkOZ
/68ekW/HL0TcJ/4geyGjNGUmcw4KGFc4Wey0uuNPPNBAKtTjYUw8O7OhpPEhVRoLo/G90Di9JSHm
omIX/ZOIK8I5YaG47xh90RCyM7EK/YsFWhDMW9CrObRgzp1cg/kzyH3J/d1Mj+7w2kKK6/DKmySz
4N7BJYU0G9csBJKAzEiW0mioYK7NJp79x/wjXKwuTDi9xVpR06/dqEikqV9loRW6E1sjNQ3MQnjc
JL6B+9Bjr75qVemO3gfUUpmFmngj9+1y9/gb4tIi2dr6yb1FJrueoSx9AxFbEvKeiKfLtZ3GGa2x
hJm9hQTtqdiyvoTpigTunr9EBW3C3z8PuQrvf6qPJjg3JEuNjPwYJNTCsPLuSFfYjw4sHtXwcibA
rSfpBXjNGYiWXejPnTBDdz4inyzEv79e6ftx3n4Tg2odkXm4YGSjd1IdP7y0ofI+GwE/n1x8GKUl
BNjTSxbvwNt0nk37kUPhcAIHakf04O4HgMLHKu6XeRS4GAjXE0mt6Cz/cltUIYl5WJFTe41ia6/Y
OFwp4FYYQ0S/1pphvXCN6mUgu9sCtGwAYAuyluQJ5GvIZJcerEHXQRKQ3xEjzP6KHHww2l8toPNg
fEHabV+3C4gccFb5DhrWpsTYF1kVYar7Bc2opF8NqEuH76cu3ctnlHZzi2lrNk0lNMvqKIuEgr78
Y/p18bl6OHFYnxVB4PrcAGsY9cJ71ZriKRT1pI8rzhxd7JiSxlVan+s2N8wCdDtz/7kSxHBSdar8
bpL6i5hNGvRfATVohQJ2GSFDgfv1Gi6h0JtCh71zGOP0iTB10jmWkM3GVOqEALj9oFvRGK/PnuDu
ruXdOCor/dMv0n9pefQDbwlYvb5ypEiaTCUzExRdmO4oeznU7bjETpgeIV1FO9Ad8dlCs9dh1B4n
rkdAX1tAn1UL9Ny7OdU3UU7MQWICdKEkymJioQnQYlxHATMxpUxCh7X/WVg/yrJVCUdCT/TKNhVF
KkhcFGjRUQo3MIetlJZc0s5yNTVe1k3qNkISwckaoxqqYygn8ORiiAgxxGb2jww4F0z8ScHMQi6C
MHrB8djDRE4PrY4ridtc9zu4DAJ+wWirinHfKJy968urd+LPFXRsa/Nj4IOy13mekJ9KkRjyKCBN
fJpOeDORAkQ79/UdDRJ0f9ACpmzES3LCuq4bwn8WYFdKEBGw1EUmdcPvrsdmvG8vRIGZRmObwvIk
vnCUGEHiqOA1JSiuKmg6gFxgJ+iuGZKGkmGyTt0TxRHHDC+VaaVYQFKAj6Lkp5qrgzfBNT5nHZxC
D/aCiUTcL3TRaj7cZNnndXyKAu/yVbzToaNbU5puW7vcIKeRS+OfHrAfrA2YAYhIkqAJER4EOdbB
SB7Tl616GRdISqcMxrGkHWtdoquOPVU0j92Xyo7Lfx3FyNoG/lv6pVECESUfqr6BsgKbze876VaU
ufc1DL4YRuTcIWEoZwZoOe7GW59N8riNAA/W+Fj4ANb0Z420HC+rYJu6OdQk3MqnrgCp6yQoB8Aq
/whSHzsD+7s6xdRMBpM+MGdsmLTB1F/W/L5T8eRAXp0N/fa1xi+RkZAM1NroPrq6enckxZH0D34R
gFMQVp+9gySQCB94MjXcIY4+JYE4GLQq8ladnR4s9WHagIvKCC0T93c9X9bVbhhIKbNb1j7uTHSB
jh+C197evAvXq1F6yPBgg4VUil6ybdmAi4Du6xnwlWdaqJZdrJjQuly7iSNgAF+36JumiHDFw50s
lhNSpcT+lE/4ijGbq8y/FUC3Q4Tvikdm2ERghTktgfNWYsS1RqRe5jL1EUsDTX0zrrateeFYlW1K
TB+DK89z0Y8sycoLfQSA+jPnYKBdc1GIkcgWBZwhf7xPBUb0fckENHPMg804ZDc9qqCMQLHD7rNO
1fK3QyYI7CwissGhEDUIBojRgxCFLTdUsUw/g4na/NCBFmjOH2Y8Lv71rJ16tMcKoVExwYe9Bhsv
gYCe6XsPg/L++Q8NVllulNtNL5FQBNfNIJ5DYpH13l1VIh+nhWjQhIXRPrEr5skNwIfOk9APpqHy
Id3uPOnSbxsytWQQvgjGmC7aD4FOR7c+bjw7+oz/xjkdn+4RPC39FrG0vqpMYq3fxJRxD0NMyOsT
C/hMe/2T6idO3gKpdBqNoFTAr77x3/o0IzZrnbzWl0sTJNZbT+8SUBMceVB1FLmGjwENNi4R0p5F
rToNYgnhIaPn5ZxpsDEasW0AyayOttogFYJjJpT8jq0vvZBupvvlvkYNhwkqY4O82avCumPDa08J
4gE4PPA8CX7GH6mtT/hpLb3iF1Vww8wt0a4TrcCTtFxEFhVB4X07n8LOxgZ2LgrlXlI4hXXkPh3w
oNPVEnofEPbRg3MuugZs7eEkY3Wu8fNmuWsqdtGr8zXk/h0nwe3onaq3D37RUjxjoitOIm4zsNzK
AfKDSA==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
