xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
char8x12_lookup_table.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/d05d/src/char8x12_lookup_table.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
scancode2ascii.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/d05d/src/scancode2ascii.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
videomemlab_master_v1_0_M00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/d05d/hdl/videomemlab_master_v1_0_M00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
videomemlab_master_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/d05d/hdl/videomemlab_master_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_videomemlab_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_videomemlab_master_0_0/sim/design_1_videomemlab_master_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
debounce.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9c18/src/debounce.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
keyboard_subordinate_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9c18/hdl/keyboard_subordinate_v1_0_S00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
ps2_keyboard.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9c18/src/ps2_keyboard.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
keyboard_subordinate_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9c18/hdl/keyboard_subordinate_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_keyboard_subordinate_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_keyboard_subordinate_0_0/sim/design_1_keyboard_subordinate_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bram.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9e52/src/bram.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
list_ch12_01_vga_sync.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9e52/src/list_ch12_01_vga_sync.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
vga_bram_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9e52/hdl/vga_bram_v1_0_S00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
vga_bram_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9e52/hdl/vga_bram_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_vga_bram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_bram_0_0/sim/design_1_vga_bram_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
