// Seed: 148474757
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    output uwire id_4
);
  assign id_4[1'd0] = 1;
endmodule
