
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v
# synth_design -part xc7z020clg484-3 -top a25_shifter_full -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top a25_shifter_full -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 246130 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246696 ; free virtual = 314445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'a25_shifter_full' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v:16]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'a25_shifter_full' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246630 ; free virtual = 314379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246634 ; free virtual = 314383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 246633 ; free virtual = 314382
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 94.664 ; free physical = 246602 ; free virtual = 314347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 7     
	   4 Input     33 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a25_shifter_full 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 7     
	   4 Input     33 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247432 ; free virtual = 315178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247431 ; free virtual = 315177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247426 ; free virtual = 315173
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247332 ; free virtual = 315082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247328 ; free virtual = 315079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247322 ; free virtual = 315073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247322 ; free virtual = 315068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247312 ; free virtual = 315058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247312 ; free virtual = 315058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    11|
|2     |LUT3 |    33|
|3     |LUT4 |    12|
|4     |LUT5 |    32|
|5     |LUT6 |   262|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   350|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247312 ; free virtual = 315058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247310 ; free virtual = 315056
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 249.312 ; free physical = 247313 ; free virtual = 315060
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.105 ; gain = 0.000 ; free physical = 247159 ; free virtual = 314907
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.105 ; gain = 377.566 ; free physical = 247204 ; free virtual = 314952
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.762 ; gain = 562.656 ; free physical = 246696 ; free virtual = 314444
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.762 ; gain = 0.000 ; free physical = 246695 ; free virtual = 314443
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.773 ; gain = 0.000 ; free physical = 246662 ; free virtual = 314410
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246400 ; free virtual = 314148

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b855a450

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246400 ; free virtual = 314148

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b855a450

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246208 ; free virtual = 313956
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b855a450

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313951
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b855a450

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246200 ; free virtual = 313948
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b855a450

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246199 ; free virtual = 313947
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b855a450

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313929
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b855a450

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246180 ; free virtual = 313928
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246177 ; free virtual = 313925
Ending Logic Optimization Task | Checksum: b855a450

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246176 ; free virtual = 313924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b855a450

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246141 ; free virtual = 313889

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b855a450

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246140 ; free virtual = 313888

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246140 ; free virtual = 313888
Ending Netlist Obfuscation Task | Checksum: b855a450

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246139 ; free virtual = 313887
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 246139 ; free virtual = 313887
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b855a450
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module a25_shifter_full ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2516.789 ; gain = 0.000 ; free physical = 246090 ; free virtual = 313838
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.789 ; gain = 0.000 ; free physical = 246088 ; free virtual = 313836
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.789 ; gain = 0.000 ; free physical = 246086 ; free virtual = 313834
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2516.789 ; gain = 0.000 ; free physical = 246085 ; free virtual = 313833
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2516.789 ; gain = 0.000 ; free physical = 246002 ; free virtual = 313750
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246003 ; free virtual = 313751


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design a25_shifter_full ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b855a450

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246000 ; free virtual = 313748
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b855a450
Power optimization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2636.848 ; gain = 136.039 ; free physical = 246003 ; free virtual = 313751
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27644456 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b855a450

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246036 ; free virtual = 313784
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: b855a450

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246036 ; free virtual = 313784
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b855a450

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313776
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b855a450

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313776
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b855a450

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313777

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777
Ending Netlist Obfuscation Task | Checksum: b855a450

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313778
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313932
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 195e9771

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313931
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313931

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 195e9771

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246132 ; free virtual = 313880

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c621de70

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246121 ; free virtual = 313869

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c621de70

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246119 ; free virtual = 313867
Phase 1 Placer Initialization | Checksum: c621de70

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246119 ; free virtual = 313867

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c621de70

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246114 ; free virtual = 313862
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 58378756

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246082 ; free virtual = 313830

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 58378756

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246082 ; free virtual = 313830

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 84cd0224

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246081 ; free virtual = 313829

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5ed0d5d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246061 ; free virtual = 313809

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5ed0d5d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313804

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 245956 ; free virtual = 313704

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246031 ; free virtual = 313778

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313778
Phase 3 Detail Placement | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313778

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777
Phase 4.4 Final Placement Cleanup | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313777
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e032434b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313777
Ending Placer Task | Checksum: 701478da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246050 ; free virtual = 313798
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246050 ; free virtual = 313798
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246067 ; free virtual = 313815
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246064 ; free virtual = 313812
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246058 ; free virtual = 313808
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56b5e169 ConstDB: 0 ShapeSum: 195e9771 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_shift_amount[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_imm_zero" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_imm_zero". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_function[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_function[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_function[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_function[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_carry_in" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_carry_in". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_shift_amount[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_shift_amount[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c1840aeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246230 ; free virtual = 313976
Post Restoration Checksum: NetGraph: bdb09386 NumContArr: 3d37765 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c1840aeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246228 ; free virtual = 313974

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c1840aeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246193 ; free virtual = 313940

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c1840aeb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246193 ; free virtual = 313939
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: feb3a855

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313929
Phase 2 Router Initialization | Checksum: feb3a855

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313929

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f593b1b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246161 ; free virtual = 313907

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f593b1b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246160 ; free virtual = 313907
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: f593b1b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246160 ; free virtual = 313906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313897
Phase 4 Rip-up And Reroute | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313897

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313897
Phase 5 Delay and Skew Optimization | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246151 ; free virtual = 313897

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313898
Phase 6.1 Hold Fix Iter | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313898
Phase 6 Post Hold Fix | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313898

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0241794 %
  Global Horizontal Routing Utilization  = 0.0293272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246150 ; free virtual = 313896

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10ec6636f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313894

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 179fc57bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313892

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 179fc57bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246147 ; free virtual = 313893
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246177 ; free virtual = 313924

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313926
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313925
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246171 ; free virtual = 313919
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.848 ; gain = 0.000 ; free physical = 246165 ; free virtual = 313913
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2832.043 ; gain = 0.000 ; free physical = 245352 ; free virtual = 313112
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:03:51 2022...
