vcs testbench.v pll_syn.v -v /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk
