// Seed: 4023760800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
  wire id_9;
  assign id_5 = id_6;
  logic id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1'b0 :-1],
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_1,
      id_9,
      id_1,
      id_2
  );
  wire id_11, id_12[-1 : -1];
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
