
*** Running vivado
    with args -log StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_StreamingFIFO_0_g7ein900/project_StreamingDataflowPartition_2_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_2_co33bz1u/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_9_osm175fr/project_StreamingFIFO_9/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_zoujzpy3/project_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_2ftprr51/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_13_fwg_u0tt/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_3_fk4j0e65/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_15_90homyys/project_StreamingFIFO_15/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_rxclvy1e/project_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_StreamingFIFO_4_6nfms3t7/project_StreamingDataflowPartition_2_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12110
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2151.496 ; gain = 14.883 ; free physical = 2296 ; free virtual = 37391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGenerator_2' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGenerator_2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGene_1' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGbkb' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGbkb.v:46]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGbkb.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram' (1#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGbkb' (2#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGbkb.v:46]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGfYi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGfYi' (3#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGfYi.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:983]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGene_1' (4#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGene_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (5#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (6#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (7#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_2_ConvolutionInputGenerator_2' (8#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/9544/hdl/verilog/ConvolutionInputGenerator_2_ConvolutionInputGenerator_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0' (9#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2197.371 ; gain = 60.758 ; free physical = 2281 ; free virtual = 37415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2215.184 ; gain = 78.570 ; free physical = 2320 ; free virtual = 37453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2215.184 ; gain = 78.570 ; free physical = 2320 ; free virtual = 37453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.184 ; gain = 0.000 ; free physical = 2326 ; free virtual = 37459
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0/constraints/ConvolutionInputGenerator_2_ConvolutionInputGenerator_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0/constraints/ConvolutionInputGenerator_2_ConvolutionInputGenerator_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.965 ; gain = 0.000 ; free physical = 2198 ; free virtual = 37311
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2381.965 ; gain = 0.000 ; free physical = 2193 ; free virtual = 37306
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2288 ; free virtual = 37383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2288 ; free virtual = 37383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2287 ; free virtual = 37382
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2351 ; free virtual = 37448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2103 ; free virtual = 37217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name | RTL Object                                                                                                     | Inference      | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_1_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_0_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 2966 ; free virtual = 38116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4720 ; free virtual = 39852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name | RTL Object                                                                                                     | Inference      | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_3_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_2_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_1_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
|inst        | grp_ConvolutionInputGene_1_fu_26/inputBuf_0_V_U/ConvolutionInputGenerator_2_ConvolutionInputGbkb_ram_U/ram_reg | User Attribute | 32 x 24              | RAM32M x 4	 | 
+------------+----------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4692 ; free virtual = 39823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4617 ; free virtual = 39725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4617 ; free virtual = 39725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4610 ; free virtual = 39718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4609 ; free virtual = 39716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4608 ; free virtual = 39715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4608 ; free virtual = 39715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   124|
|2     |LUT1   |    13|
|3     |LUT2   |    38|
|4     |LUT3   |    67|
|5     |LUT4   |    85|
|6     |LUT5   |    45|
|7     |LUT6   |    60|
|8     |RAM32M |    16|
|9     |FDRE   |   514|
|10    |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4608 ; free virtual = 39716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 2381.965 ; gain = 78.570 ; free physical = 4640 ; free virtual = 39747
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2381.965 ; gain = 245.352 ; free physical = 4635 ; free virtual = 39742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2381.965 ; gain = 0.000 ; free physical = 4165 ; free virtual = 39273
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.980 ; gain = 0.000 ; free physical = 4523 ; free virtual = 39627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2405.980 ; gain = 269.391 ; free physical = 4583 ; free virtual = 39687
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_synth_1/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0, cache-ID = 5c3bcd6cb4630539
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_synth_1/StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_utilization_synth.rpt -pb StreamingDataflowPartition_2_StreamingDataflowPartition_2_ConvolutionInputGenerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 17:45:51 2021...
