#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 26 15:04:18 2021
# Process ID: 3392
# Current directory: D:/VIVADO/7SegmentoVHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15308 D:\VIVADO\7SegmentoVHDL\7SegmentoVHDL.xpr
# Log file: D:/VIVADO/7SegmentoVHDL/vivado.log
# Journal file: D:/VIVADO/7SegmentoVHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VIVADO/7SegmentoVHDL/7SegmentoVHDL.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lsras/OneDrive/Documentos/VIVADO/7SegmentoVHDL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 746.770 ; gain = 173.660
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: segmento
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 855.605 ; gain = 72.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'segmento' [D:/VIVADO/7SegmentoVHDL/7SegmentoVHDL.srcs/sources_1/new/segmento.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'segmento' (1#1) [D:/VIVADO/7SegmentoVHDL/7SegmentoVHDL.srcs/sources_1/new/segmento.vhd:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 884.188 ; gain = 100.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 884.188 ; gain = 100.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 884.188 ; gain = 100.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VIVADO/7SegmentoVHDL/7SegmentoVHDL.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [D:/VIVADO/7SegmentoVHDL/7SegmentoVHDL.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1227.629 ; gain = 444.066
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1227.629 ; gain = 444.066
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 15:31:24 2021...
