#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55918a245f50 .scope module, "cpu" "cpu" 2 8;
 .timescale -1 -1;
L_0x55918a29f260 .functor BUFZ 64, v0x55918a29e810_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55918a29f340 .functor BUFZ 148, v0x55918a29e420_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55918a29de20_0 .net "Branch", 0 0, L_0x55918a2b0cb0;  1 drivers
v0x55918a29df30_0 .net "EXMEMNOW", 107 0, v0x55918a29e0c0_0;  1 drivers
v0x55918a29dff0_0 .net "EXMEMRESULT", 107 0, L_0x55918a2afc10;  1 drivers
v0x55918a29e0c0_0 .var "EXMEMnow", 107 0;
v0x55918a29e160_0 .var "EXMEMresult", 107 0;
v0x55918a29e290_0 .net "IDEXNOW", 147 0, L_0x55918a29f340;  1 drivers
v0x55918a29e350_0 .net "IDEXRESULT", 147 0, L_0x55918a2afb50;  1 drivers
v0x55918a29e420_0 .var "IDEXnow", 147 0;
v0x55918a29e4e0_0 .var "IDEXresult", 147 0;
v0x55918a29e650_0 .net "IFIDNOW", 63 0, L_0x55918a29f260;  1 drivers
v0x55918a29e740_0 .net "IFIDRESULT", 63 0, L_0x55918a2afa90;  1 drivers
v0x55918a29e810_0 .var "IFIDnow", 63 0;
v0x55918a29e8d0_0 .var "IFIDresult", 63 0;
v0x55918a29e9b0_0 .net "Jaddr", 31 0, L_0x55918a2b0bd0;  1 drivers
v0x55918a29ea70_0 .net "MEMWBNOW", 71 0, v0x55918a29ec00_0;  1 drivers
v0x55918a29eb30_0 .net "MEMWBRESULT", 71 0, L_0x55918a2b0b10;  1 drivers
v0x55918a29ec00_0 .var "MEMWBnow", 71 0;
v0x55918a29edd0_0 .var "MEMWBresult", 71 0;
v0x55918a29eeb0_0 .var "clk", 0 0;
v0x55918a29ef50_0 .net "regwrite", 4 0, L_0x55918a2b0e60;  1 drivers
v0x55918a29f060_0 .net "regwriteW", 0 0, L_0x55918a2b0f00;  1 drivers
v0x55918a29f150_0 .net "regwritedta", 31 0, L_0x55918a2b0fa0;  1 drivers
S_0x55918a245c00 .scope module, "ex" "EX" 2 31, 3 1 0, S_0x55918a245f50;
 .timescale 0 0;
    .port_info 0 /INPUT 148 "IDEX"
    .port_info 1 /OUTPUT 108 "exmem"
    .port_info 2 /INPUT 1 "CLK"
L_0x55918a2afc10 .functor BUFZ 108, v0x55918a285ee0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55918a285c60_0 .var "ALUCTR", 2 0;
v0x55918a285d60_0 .var "ALUOP", 1 0;
v0x55918a285e40_0 .net "CLK", 0 0, v0x55918a29eeb0_0;  1 drivers
v0x55918a285ee0_0 .var "EXMEM", 107 0;
v0x55918a285fc0_0 .var "FUNC", 5 0;
v0x55918a2860f0_0 .net "IDEX", 147 0, L_0x55918a29f340;  alias, 1 drivers
v0x55918a2861d0_0 .var "alurst", 31 0;
v0x55918a2862b0_0 .var "alusrc", 0 0;
v0x55918a286370_0 .var "busb", 31 0;
v0x55918a286450_0 .net "exmem", 107 0, L_0x55918a2afc10;  alias, 1 drivers
v0x55918a286530_0 .var "imm", 31 0;
v0x55918a286610_0 .var "rega", 31 0;
v0x55918a2866f0_0 .var "regb", 31 0;
v0x55918a2867d0_0 .var "regdist", 0 0;
v0x55918a286890_0 .var "rg0", 4 0;
v0x55918a286970_0 .var "rg1", 4 0;
v0x55918a286a50_0 .var "zerobit", 0 0;
E_0x55918a1e2ce0 .event posedge, v0x55918a285e40_0;
S_0x55918a271340 .scope task, "alu" "alu" 3 40, 3 40 0, S_0x55918a245c00;
 .timescale 0 0;
v0x55918a276ec0_0 .var "aluctr", 3 0;
v0x55918a274570_0 .var "regA", 31 0;
v0x55918a272670_0 .var "regB", 31 0;
v0x55918a26e230_0 .var "result", 31 0;
v0x55918a24b3d0_0 .var "zero", 0 0;
TD_cpu.ex.alu ;
    %load/vec4 v0x55918a276ec0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55918a274570_0;
    %load/vec4 v0x55918a272670_0;
    %add;
    %store/vec4 v0x55918a26e230_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55918a274570_0;
    %load/vec4 v0x55918a272670_0;
    %sub;
    %store/vec4 v0x55918a26e230_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55918a274570_0;
    %load/vec4 v0x55918a272670_0;
    %and;
    %store/vec4 v0x55918a26e230_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55918a274570_0;
    %load/vec4 v0x55918a272670_0;
    %or;
    %store/vec4 v0x55918a26e230_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55918a274570_0;
    %load/vec4 v0x55918a272670_0;
    %sub;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55918a24b3d0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0x55918a284ef0 .scope task, "aluctr" "aluctr" 3 10, 3 10 0, S_0x55918a245c00;
 .timescale 0 0;
v0x55918a249ec0_0 .var "aluop", 1 0;
v0x55918a255010_0 .var "ctr", 2 0;
v0x55918a285160_0 .var "func", 5 0;
TD_cpu.ex.aluctr ;
    %load/vec4 v0x55918a249ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 2, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55918a285160_0;
    %parti/s 4, 0, 2;
    %pad/u 10;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 10;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 10;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1010, 0, 10;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55918a255010_0, 0, 3;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %end;
S_0x55918a285220 .scope autofunction, "mux1" "mux1" 3 71, 3 71 0, S_0x55918a245c00;
 .timescale 0 0;
v0x55918a2853f0_0 .var "in1", 31 0;
v0x55918a2854d0_0 .var "in2", 31 0;
v0x55918a2855b0_0 .var "mux1", 31 0;
v0x55918a285670_0 .var "signal", 0 0;
TD_cpu.ex.mux1 ;
    %load/vec4 v0x55918a285670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x55918a2854d0_0;
    %store/vec4 v0x55918a2855b0_0, 0, 32;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x55918a2853f0_0;
    %store/vec4 v0x55918a2855b0_0, 0, 32;
T_2.17 ;
    %end;
S_0x55918a285730 .scope autofunction, "mux2" "mux2" 3 83, 3 83 0, S_0x55918a245c00;
 .timescale 0 0;
v0x55918a285900_0 .var "in1", 4 0;
v0x55918a285a00_0 .var "in2", 4 0;
v0x55918a285ae0_0 .var "mux2", 4 0;
v0x55918a285ba0_0 .var "signal", 0 0;
TD_cpu.ex.mux2 ;
    %load/vec4 v0x55918a285ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x55918a285a00_0;
    %store/vec4 v0x55918a285ae0_0, 0, 5;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x55918a285900_0;
    %store/vec4 v0x55918a285ae0_0, 0, 5;
T_3.19 ;
    %end;
S_0x55918a286b90 .scope module, "id" "ID" 2 30, 4 1 0, S_0x55918a245f50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "IFID"
    .port_info 1 /INPUT 32 "busW"
    .port_info 2 /INPUT 5 "rw"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 1 "CLK"
    .port_info 5 /OUTPUT 148 "idex"
L_0x55918a2afb50 .functor BUFZ 148, v0x55918a287970_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55918a287880_0 .net "CLK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a287970_0 .var "IDEX", 147 0;
v0x55918a287a30_0 .net "IFID", 63 0, L_0x55918a29f260;  alias, 1 drivers
v0x55918a287b20_0 .var/i "RA", 31 0;
v0x55918a287c00_0 .var/i "RB", 31 0;
v0x55918a287d30_0 .var/i "RW", 31 0;
v0x55918a287e10_0 .net "busW", 31 0, L_0x55918a2b0fa0;  alias, 1 drivers
v0x55918a287ef0_0 .var "func", 5 0;
v0x55918a287fd0_0 .var/i "i", 31 0;
v0x55918a2880b0_0 .net "idex", 147 0, L_0x55918a2afb50;  alias, 1 drivers
v0x55918a288190_0 .var "imm", 31 0;
v0x55918a288270_0 .var "op", 5 0;
v0x55918a288350_0 .var "ram_init", 1023 0;
v0x55918a288430 .array "regfile", 31 0, 31 0;
v0x55918a2884f0_0 .net "rw", 4 0, L_0x55918a2b0e60;  alias, 1 drivers
v0x55918a2885d0_0 .var/i "shamt", 31 0;
v0x55918a2886b0_0 .var "t1mp", 63 0;
v0x55918a288790_0 .net "write_enable", 0 0, L_0x55918a2b0f00;  alias, 1 drivers
S_0x55918a286db0 .scope autofunction, "control" "control" 4 8, 4 8 0, S_0x55918a286b90;
 .timescale 0 0;
v0x55918a286f80_0 .var "control", 9 0;
v0x55918a287080_0 .var "ctr", 9 0;
v0x55918a287160_0 .var "op", 5 0;
v0x55918a287220_0 .var "sig", 4 0;
TD_cpu.id.control ;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287220_0, 4, 1;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287220_0, 4, 1;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287220_0, 4, 1;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287220_0, 4, 1;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55918a287160_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287220_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287220_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287080_0, 4, 1;
    %load/vec4 v0x55918a287080_0;
    %store/vec4 v0x55918a286f80_0, 0, 10;
    %end;
S_0x55918a287300 .scope task, "readandwrite" "readandwrite" 4 32, 4 32 0, S_0x55918a286b90;
 .timescale 0 0;
v0x55918a2874f0_0 .var "busaplusbusb", 63 0;
v0x55918a2875d0_0 .var/i "rega", 31 0;
v0x55918a2876b0_0 .var/i "regb", 31 0;
v0x55918a2877a0_0 .var/i "regw", 31 0;
TD_cpu.id.readandwrite ;
    %ix/getv/s 4, v0x55918a2875d0_0;
    %load/vec4a v0x55918a288430, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a2874f0_0, 4, 32;
    %ix/getv/s 4, v0x55918a2876b0_0;
    %load/vec4a v0x55918a288430, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a2874f0_0, 4, 32;
    %load/vec4 v0x55918a288790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x55918a287e10_0;
    %ix/getv/s 4, v0x55918a2877a0_0;
    %store/vec4a v0x55918a288430, 4, 0;
T_5.20 ;
    %end;
S_0x55918a288910 .scope module, "inst_fetch" "IF" 2 29, 5 2 0, S_0x55918a245f50;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 32 "jaddr"
    .port_info 3 /OUTPUT 64 "ifid"
L_0x55918a2afa90 .functor BUFZ 64, v0x55918a28a2e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55918a28a220_0 .net "CLK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a28a2e0_0 .var "IFID", 63 0;
v0x55918a28a3c0_0 .net "branch", 0 0, L_0x55918a2b0cb0;  alias, 1 drivers
v0x55918a28a490_0 .net "ifid", 63 0, L_0x55918a2afa90;  alias, 1 drivers
v0x55918a28a570_0 .net "inst", 31 0, v0x55918a2890b0_0;  1 drivers
v0x55918a28a680_0 .net "jaddr", 31 0, L_0x55918a2b0bd0;  alias, 1 drivers
v0x55918a28a740_0 .var "last_pc", 31 0;
v0x55918a28a820_0 .var "pc", 31 0;
S_0x55918a288b30 .scope module, "instruction" "InstructionRAM" 5 7, 6 5 0, S_0x55918a288910;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /OUTPUT 32 "DATA"
v0x55918a288fa0_0 .net "CLOCK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a2890b0_0 .var "DATA", 31 0;
L_0x7f7201b090a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55918a289190_0 .net "DATA_0", 63 0, L_0x7f7201b090a8;  1 drivers
L_0x7f7201b09180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55918a289250_0 .net "ENABLE", 0 0, L_0x7f7201b09180;  1 drivers
v0x55918a289310_0 .net "FETCH_ADDRESS", 31 0, v0x55918a28a820_0;  1 drivers
v0x55918a289440 .array "RAM", 511 0, 31 0;
L_0x7f7201b09138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55918a289500_0 .net "RESET", 0 0, L_0x7f7201b09138;  1 drivers
L_0x7f7201b09018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55918a2895c0_0 .net/2u *"_s0", 31 0, L_0x7f7201b09018;  1 drivers
L_0x7f7201b09060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55918a2896a0_0 .net/2u *"_s4", 31 0, L_0x7f7201b09060;  1 drivers
v0x55918a289780_0 .net/s "c$wild_app_arg", 63 0, L_0x55918a2af5e0;  1 drivers
v0x55918a289860_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55918a2af770;  1 drivers
v0x55918a289940_0 .net/s "wild", 63 0, L_0x55918a2af5e0;  alias, 1 drivers
v0x55918a289a00_0 .net/s "wild_0", 63 0, L_0x55918a2af770;  alias, 1 drivers
v0x55918a289ad0_0 .net "x1", 31 0, L_0x55918a2af900;  1 drivers
L_0x7f7201b090f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55918a289b90_0 .net "x1_projection", 63 0, L_0x7f7201b090f0;  1 drivers
L_0x55918a2af5e0 .concat [ 32 32 0 0], v0x55918a28a820_0, L_0x7f7201b09018;
L_0x55918a2af770 .concat [ 32 32 0 0], L_0x55918a2af900, L_0x7f7201b09060;
L_0x55918a2af900 .part L_0x7f7201b090f0, 32, 32;
S_0x55918a288db0 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 6 41, 6 41 0, S_0x55918a288b30;
 .timescale -13 -13;
S_0x55918a289d40 .scope autofunction, "mux" "mux" 5 8, 5 8 0, S_0x55918a288910;
 .timescale -13 -13;
v0x55918a289ee0_0 .var "in1", 31 0;
v0x55918a289fc0_0 .var "in2", 31 0;
v0x55918a28a0a0_0 .var "mux", 31 0;
v0x55918a28a160_0 .var "signal", 0 0;
TD_cpu.inst_fetch.mux ;
    %load/vec4 v0x55918a28a160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.22, 4;
    %load/vec4 v0x55918a289fc0_0;
    %store/vec4 v0x55918a28a0a0_0, 0, 32;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x55918a289ee0_0;
    %store/vec4 v0x55918a28a0a0_0, 0, 32;
T_6.23 ;
    %end;
S_0x55918a28a9a0 .scope module, "mem" "MEM" 2 32, 7 2 0, S_0x55918a245f50;
 .timescale -13 -13;
    .port_info 0 /INPUT 108 "EXMEM"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /OUTPUT 72 "memwb"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 32 "jaddr"
L_0x55918a2b0b10 .functor BUFZ 72, v0x55918a28c890_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55918a28c6f0_0 .net "CLK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a28c7b0_0 .net "EXMEM", 107 0, v0x55918a29e0c0_0;  alias, 1 drivers
v0x55918a28c890_0 .var "MEMWB", 71 0;
v0x55918a28c980_0 .net *"_s1", 0 0, L_0x55918a2afcd0;  1 drivers
v0x55918a28ca60_0 .net *"_s3", 63 0, L_0x55918a2afd70;  1 drivers
v0x55918a28cb40_0 .net "branch", 0 0, L_0x55918a2b0cb0;  alias, 1 drivers
v0x55918a28cbe0_0 .net "dta", 31 0, v0x55918a28b130_0;  1 drivers
v0x55918a28ccb0_0 .net "edit", 64 0, L_0x55918a2afe10;  1 drivers
v0x55918a28cd80_0 .net "jaddr", 31 0, L_0x55918a2b0bd0;  alias, 1 drivers
v0x55918a28ce50_0 .net "memwb", 71 0, L_0x55918a2b0b10;  alias, 1 drivers
L_0x55918a2afcd0 .part v0x55918a29e0c0_0, 104, 1;
L_0x55918a2afd70 .part v0x55918a29e0c0_0, 5, 64;
L_0x55918a2afe10 .concat [ 64 1 0 0], L_0x55918a2afd70, L_0x55918a2afcd0;
L_0x55918a2b0950 .part v0x55918a29e0c0_0, 105, 1;
L_0x55918a2b0a20 .part v0x55918a29e0c0_0, 37, 32;
L_0x55918a2b0bd0 .part v0x55918a29e0c0_0, 70, 32;
L_0x55918a2b0cb0 .part v0x55918a29e0c0_0, 107, 1;
S_0x55918a28abf0 .scope module, "mem" "MainMemory" 7 7, 8 5 0, S_0x55918a28a9a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /INPUT 65 "EDIT_SERIAL"
    .port_info 5 /OUTPUT 32 "DATA"
v0x55918a28b070_0 .net "CLOCK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a28b130_0 .var "DATA", 31 0;
v0x55918a28b210 .array "DATA_RAM", 511 0, 31 0;
v0x55918a28b2e0_0 .net "EDIT_SERIAL", 64 0, L_0x55918a2afe10;  alias, 1 drivers
v0x55918a28b3c0_0 .net "ENABLE", 0 0, L_0x55918a2b0950;  1 drivers
v0x55918a28b480_0 .net "FETCH_ADDRESS", 31 0, L_0x55918a2b0a20;  1 drivers
L_0x7f7201b09330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55918a28b560_0 .net "RESET", 0 0, L_0x7f7201b09330;  1 drivers
L_0x7f7201b091c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55918a28b620_0 .net/2u *"_s0", 31 0, L_0x7f7201b091c8;  1 drivers
L_0x7f7201b092a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55918a28b700_0 .net/2u *"_s14", 31 0, L_0x7f7201b092a0;  1 drivers
v0x55918a28b870_0 .net *"_s21", 0 0, L_0x55918a2b06d0;  1 drivers
L_0x7f7201b092e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55918a28b950_0 .net *"_s22", 63 0, L_0x7f7201b092e8;  1 drivers
v0x55918a28ba30_0 .net *"_s5", 0 0, L_0x55918a2b0090;  1 drivers
L_0x7f7201b09210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55918a28bb10_0 .net/2u *"_s6", 0 0, L_0x7f7201b09210;  1 drivers
L_0x7f7201b09258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55918a28bbf0_0 .net/2u *"_s8", 0 0, L_0x7f7201b09258;  1 drivers
v0x55918a28bcd0_0 .net "a1", 63 0, L_0x55918a2b0560;  1 drivers
v0x55918a28bdb0_0 .net "c$app_arg", 0 0, L_0x55918a2b01c0;  1 drivers
v0x55918a28be70_0 .net "c$i", 31 0, L_0x55918a2b0300;  1 drivers
v0x55918a28c060_0 .net/s "c$wild_app_arg", 63 0, L_0x55918a2aff50;  1 drivers
v0x55918a28c140_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55918a2b03d0;  1 drivers
v0x55918a28c220_0 .net "ds", 63 0, L_0x55918a2b0770;  1 drivers
v0x55918a28c300_0 .var/i "i", 31 0;
v0x55918a28c3e0_0 .var "ram_init", 16383 0;
v0x55918a28c4c0_0 .net/s "wild", 63 0, L_0x55918a2aff50;  alias, 1 drivers
v0x55918a28c580_0 .net/s "wild_0", 63 0, L_0x55918a2b03d0;  alias, 1 drivers
L_0x55918a2aff50 .concat [ 32 32 0 0], L_0x55918a2b0a20, L_0x7f7201b091c8;
L_0x55918a2b0090 .part L_0x55918a2afe10, 64, 1;
L_0x55918a2b01c0 .functor MUXZ 1, L_0x7f7201b09258, L_0x7f7201b09210, L_0x55918a2b0090, C4<>;
L_0x55918a2b0300 .part L_0x55918a2b0770, 32, 32;
L_0x55918a2b03d0 .concat [ 32 32 0 0], L_0x55918a2b0300, L_0x7f7201b092a0;
L_0x55918a2b0560 .part L_0x55918a2afe10, 0, 64;
L_0x55918a2b06d0 .part L_0x55918a2afe10, 64, 1;
L_0x55918a2b0770 .functor MUXZ 64, L_0x7f7201b092e8, L_0x55918a2b0560, L_0x55918a2b06d0, C4<>;
S_0x55918a28ae80 .scope begin, "DATA_blockRam" "DATA_blockRam" 8 51, 8 51 0, S_0x55918a28abf0;
 .timescale -13 -13;
S_0x55918a28cfe0 .scope module, "wb" "WB" 2 33, 9 1 0, S_0x55918a245f50;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 72 "MEMWB"
    .port_info 2 /OUTPUT 32 "data"
    .port_info 3 /OUTPUT 5 "regwrite"
    .port_info 4 /OUTPUT 1 "regwriteW"
v0x55918a29d790_0 .net "CLK", 0 0, v0x55918a29eeb0_0;  alias, 1 drivers
v0x55918a29d850_0 .net "MEMWB", 71 0, v0x55918a29ec00_0;  alias, 1 drivers
L_0x7f7201b09378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55918a29d930_0 .net *"_s7", 30 0, L_0x7f7201b09378;  1 drivers
v0x55918a29da20_0 .net "data", 31 0, L_0x55918a2b0fa0;  alias, 1 drivers
v0x55918a29db10_0 .net "regwrite", 4 0, L_0x55918a2b0e60;  alias, 1 drivers
v0x55918a29dc00_0 .net "regwriteW", 0 0, L_0x55918a2b0f00;  alias, 1 drivers
v0x55918a29dcd0_0 .var "write_data", 0 0;
L_0x55918a2b0e60 .part v0x55918a29ec00_0, 0, 5;
L_0x55918a2b0f00 .part v0x55918a29ec00_0, 70, 1;
L_0x55918a2b0fa0 .concat [ 1 31 0 0], v0x55918a29dcd0_0, L_0x7f7201b09378;
S_0x55918a28d230 .scope autofunction, "mux" "mux" 9 3, 9 3 0, S_0x55918a28cfe0;
 .timescale -13 -13;
v0x55918a28d420_0 .var "in1", 31 0;
v0x55918a28d520_0 .var "in2", 31 0;
v0x55918a29d610_0 .var "mux", 31 0;
v0x55918a29d6d0_0 .var "signal", 0 0;
TD_cpu.wb.mux ;
    %load/vec4 v0x55918a29d6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v0x55918a28d520_0;
    %store/vec4 v0x55918a29d610_0, 0, 32;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x55918a28d420_0;
    %store/vec4 v0x55918a29d610_0, 0, 32;
T_7.25 ;
    %end;
    .scope S_0x55918a288b30;
T_8 ;
    %vpi_call 6 38 "$readmemb", "instructions.bin", v0x55918a289440 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55918a288b30;
T_9 ;
    %wait E_0x55918a1e2ce0;
    %fork t_1, S_0x55918a288db0;
    %jmp t_0;
    .scope S_0x55918a288db0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55918a289250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55918a289190_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55918a289a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55918a289440, 0, 4;
T_9.0 ;
    %load/vec4 v0x55918a289250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/getv/s 4, v0x55918a289940_0;
    %load/vec4a v0x55918a289440, 4;
    %assign/vec4 v0x55918a2890b0_0, 0;
T_9.2 ;
    %end;
    .scope S_0x55918a288b30;
t_0 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55918a288910;
T_10 ;
    %wait E_0x55918a1e2ce0;
    %alloc S_0x55918a289d40;
    %load/vec4 v0x55918a28a740_0;
    %load/vec4 v0x55918a28a680_0;
    %load/vec4 v0x55918a28a3c0_0;
    %store/vec4 v0x55918a28a160_0, 0, 1;
    %store/vec4 v0x55918a289fc0_0, 0, 32;
    %store/vec4 v0x55918a289ee0_0, 0, 32;
    %fork TD_cpu.inst_fetch.mux, S_0x55918a289d40;
    %join;
    %load/vec4  v0x55918a28a0a0_0;
    %free S_0x55918a289d40;
    %store/vec4 v0x55918a28a820_0, 0, 32;
    %load/vec4 v0x55918a28a820_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55918a28a740_0, 0, 32;
    %load/vec4 v0x55918a28a740_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28a2e0_0, 4, 32;
    %load/vec4 v0x55918a28a570_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28a2e0_0, 4, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55918a286b90;
T_11 ;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x55918a288350_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55918a287fd0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55918a287fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x55918a288350_0;
    %load/vec4 v0x55918a287fd0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 31, 0, 33;
    %load/vec4 v0x55918a287fd0_0;
    %pad/s 33;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x55918a288430, 4, 0;
    %load/vec4 v0x55918a287fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55918a287fd0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x55918a286b90;
T_12 ;
    %wait E_0x55918a1e2ce0;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 5, 21, 6;
    %pad/u 32;
    %store/vec4 v0x55918a287b20_0, 0, 32;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %store/vec4 v0x55918a287c00_0, 0, 32;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 5, 11, 5;
    %pad/u 32;
    %store/vec4 v0x55918a2885d0_0, 0, 32;
    %load/vec4 v0x55918a2884f0_0;
    %pad/u 32;
    %store/vec4 v0x55918a287d30_0, 0, 32;
    %alloc S_0x55918a286db0;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55918a287160_0, 0, 6;
    %fork TD_cpu.id.control, S_0x55918a286db0;
    %join;
    %load/vec4  v0x55918a286f80_0;
    %free S_0x55918a286db0;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287970_0, 4, 10;
    %load/vec4 v0x55918a287b20_0;
    %store/vec4 v0x55918a2875d0_0, 0, 32;
    %load/vec4 v0x55918a287c00_0;
    %store/vec4 v0x55918a2876b0_0, 0, 32;
    %load/vec4 v0x55918a287d30_0;
    %store/vec4 v0x55918a2877a0_0, 0, 32;
    %fork TD_cpu.id.readandwrite, S_0x55918a287300;
    %join;
    %load/vec4 v0x55918a2874f0_0;
    %store/vec4 v0x55918a2886b0_0, 0, 64;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287970_0, 4, 32;
    %load/vec4 v0x55918a2886b0_0;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287970_0, 4, 64;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x55918a288270_0, 0, 6;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55918a287ef0_0, 0, 6;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a288190_0, 4, 16;
    %load/vec4 v0x55918a288190_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a288190_0, 4, 16;
    %load/vec4 v0x55918a288190_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287970_0, 4, 32;
    %load/vec4 v0x55918a287a30_0;
    %parti/s 10, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a287970_0, 4, 10;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55918a245c00;
T_13 ;
    %wait E_0x55918a1e2ce0;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55918a286890_0, 0, 5;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 5, 5, 4;
    %store/vec4 v0x55918a286970_0, 0, 5;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 1, 147, 9;
    %store/vec4 v0x55918a2867d0_0, 0, 1;
    %alloc S_0x55918a285730;
    %load/vec4 v0x55918a286890_0;
    %load/vec4 v0x55918a286970_0;
    %load/vec4 v0x55918a2867d0_0;
    %store/vec4 v0x55918a285ba0_0, 0, 1;
    %store/vec4 v0x55918a285a00_0, 0, 5;
    %store/vec4 v0x55918a285900_0, 0, 5;
    %fork TD_cpu.ex.mux2, S_0x55918a285730;
    %join;
    %load/vec4  v0x55918a285ae0_0;
    %free S_0x55918a285730;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 5;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 32, 42, 7;
    %store/vec4 v0x55918a286370_0, 0, 32;
    %load/vec4 v0x55918a286370_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 32;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 32, 74, 8;
    %store/vec4 v0x55918a286610_0, 0, 32;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 32, 10, 5;
    %store/vec4 v0x55918a286530_0, 0, 32;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 1, 146, 9;
    %store/vec4 v0x55918a2862b0_0, 0, 1;
    %alloc S_0x55918a285220;
    %load/vec4 v0x55918a286370_0;
    %load/vec4 v0x55918a286530_0;
    %load/vec4 v0x55918a2862b0_0;
    %store/vec4 v0x55918a285670_0, 0, 1;
    %store/vec4 v0x55918a2854d0_0, 0, 32;
    %store/vec4 v0x55918a2853f0_0, 0, 32;
    %fork TD_cpu.ex.mux1, S_0x55918a285220;
    %join;
    %load/vec4  v0x55918a2855b0_0;
    %free S_0x55918a285220;
    %store/vec4 v0x55918a2866f0_0, 0, 32;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 2, 144, 9;
    %store/vec4 v0x55918a285d60_0, 0, 2;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 6, 10, 5;
    %store/vec4 v0x55918a285fc0_0, 0, 6;
    %load/vec4 v0x55918a285fc0_0;
    %store/vec4 v0x55918a285160_0, 0, 6;
    %load/vec4 v0x55918a285d60_0;
    %store/vec4 v0x55918a249ec0_0, 0, 2;
    %fork TD_cpu.ex.aluctr, S_0x55918a284ef0;
    %join;
    %load/vec4 v0x55918a255010_0;
    %store/vec4 v0x55918a285c60_0, 0, 3;
    %load/vec4 v0x55918a285c60_0;
    %pad/u 4;
    %store/vec4 v0x55918a276ec0_0, 0, 4;
    %load/vec4 v0x55918a286610_0;
    %store/vec4 v0x55918a274570_0, 0, 32;
    %load/vec4 v0x55918a2866f0_0;
    %store/vec4 v0x55918a272670_0, 0, 32;
    %fork TD_cpu.ex.alu, S_0x55918a271340;
    %join;
    %load/vec4 v0x55918a26e230_0;
    %store/vec4 v0x55918a2861d0_0, 0, 32;
    %load/vec4 v0x55918a24b3d0_0;
    %store/vec4 v0x55918a286a50_0, 0, 1;
    %load/vec4 v0x55918a2861d0_0;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 32;
    %load/vec4 v0x55918a286a50_0;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 1;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 32, 106, 8;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 32, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 32;
    %load/vec4 v0x55918a2860f0_0;
    %parti/s 6, 138, 9;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a285ee0_0, 4, 6;
    %vpi_call 3 115 "$display", "%b", v0x55918a285ee0_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x55918a28abf0;
T_14 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x55918a28c3e0_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55918a28c300_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x55918a28c300_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_14.1, 5;
    %load/vec4 v0x55918a28c3e0_0;
    %load/vec4 v0x55918a28c300_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x55918a28c300_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x55918a28b210, 4, 0;
    %load/vec4 v0x55918a28c300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55918a28c300_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x55918a28abf0;
T_15 ;
    %wait E_0x55918a1e2ce0;
    %fork t_3, S_0x55918a28ae80;
    %jmp t_2;
    .scope S_0x55918a28ae80;
t_3 ;
    %load/vec4 v0x55918a28bdb0_0;
    %load/vec4 v0x55918a28b3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55918a28c220_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55918a28c580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55918a28b210, 0, 4;
T_15.0 ;
    %load/vec4 v0x55918a28b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv/s 4, v0x55918a28c4c0_0;
    %load/vec4a v0x55918a28b210, 4;
    %assign/vec4 v0x55918a28b130_0, 0;
T_15.2 ;
    %end;
    .scope S_0x55918a28abf0;
t_2 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55918a28a9a0;
T_16 ;
    %wait E_0x55918a1e2ce0;
    %load/vec4 v0x55918a28c7b0_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28c890_0, 4, 5;
    %load/vec4 v0x55918a28c7b0_0;
    %parti/s 42, 37, 7;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28c890_0, 4, 32;
    %load/vec4 v0x55918a28cbe0_0;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28c890_0, 4, 32;
    %load/vec4 v0x55918a28c7b0_0;
    %parti/s 2, 102, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28c890_0, 4, 2;
    %load/vec4 v0x55918a28c7b0_0;
    %parti/s 1, 106, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55918a28c890_0, 4, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55918a28cfe0;
T_17 ;
    %wait E_0x55918a1e2ce0;
    %alloc S_0x55918a28d230;
    %load/vec4 v0x55918a29d850_0;
    %parti/s 32, 5, 4;
    %load/vec4 v0x55918a29d850_0;
    %parti/s 32, 37, 7;
    %load/vec4 v0x55918a29d850_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55918a29d6d0_0, 0, 1;
    %store/vec4 v0x55918a28d520_0, 0, 32;
    %store/vec4 v0x55918a28d420_0, 0, 32;
    %fork TD_cpu.wb.mux, S_0x55918a28d230;
    %join;
    %load/vec4  v0x55918a29d610_0;
    %free S_0x55918a28d230;
    %pad/u 1;
    %store/vec4 v0x55918a29dcd0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55918a245f50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55918a29e8d0_0, 0, 64;
    %pushi/vec4 0, 0, 148;
    %store/vec4 v0x55918a29e4e0_0, 0, 148;
    %vpi_call 2 38 "$display", "1stclock" {0 0 0};
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %vpi_call 2 42 "$display", "2ndclock" {0 0 0};
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %vpi_call 2 45 "$display", "3rdclock" {0 0 0};
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %vpi_call 2 48 "$display", "4thclock" {0 0 0};
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %delay 1316134912, 2328;
    %load/vec4 v0x55918a29eeb0_0;
    %inv;
    %store/vec4 v0x55918a29eeb0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55918a245f50;
T_19 ;
    %wait E_0x55918a1e2ce0;
    %load/vec4 v0x55918a29e740_0;
    %assign/vec4 v0x55918a29e8d0_0, 0;
    %load/vec4 v0x55918a29e8d0_0;
    %store/vec4 v0x55918a29e810_0, 0, 64;
    %load/vec4 v0x55918a29e350_0;
    %assign/vec4 v0x55918a29e4e0_0, 0;
    %load/vec4 v0x55918a29e4e0_0;
    %store/vec4 v0x55918a29e420_0, 0, 148;
    %load/vec4 v0x55918a29dff0_0;
    %assign/vec4 v0x55918a29e160_0, 0;
    %load/vec4 v0x55918a29e160_0;
    %store/vec4 v0x55918a29e0c0_0, 0, 108;
    %load/vec4 v0x55918a29eb30_0;
    %assign/vec4 v0x55918a29edd0_0, 0;
    %load/vec4 v0x55918a29edd0_0;
    %store/vec4 v0x55918a29ec00_0, 0, 72;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./EX.v";
    "./ID.v";
    "./IF.v";
    "./InstructionRAM.v";
    "./MEM.v";
    "./MainMemory.v";
    "./WB.v";
