<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>MOV, MOVS (register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">MOV, MOVS (register)</h2><p id="desc">
      <p class="aml">Move (register) copies a value from a register to the destination register.</p>
      <p class="aml">If the destination register is not the PC, the MOVS variant of the instruction updates the condition flags based on the result.</p>
      <p class="aml">The field descriptions for &lt;Rd&gt; identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:</p>
      <ul>
        <li>The MOV variant of the instruction is a branch. In the T32 instruction set (encoding T1) this is a simple branch, and in the A32 instruction set it is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
        <li>The MOVS variant of the instruction performs an exception return without the use of the stack. In this case:<ul><li>The PE branches to the address written to the PC, and restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;.</li><li>The PE checks SPSR_&lt;current_mode&gt; for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch32 state</a>.</li><li>The instruction is <span class="arm-defined-word">undefined</span> in Hyp mode.</li><li>The instruction is <span class="arm-defined-word">constrained unpredictable</span> in User mode and System mode.</li></ul></li>
      </ul>
    </p><p id="desc">This instruction is used by the aliases <a href="asrs_mov_r.html" title="Arithmetic Shift Right">ASRS (immediate)</a>, <a href="asr_mov_r.html" title="Arithmetic Shift Right (immediate)">ASR (immediate)</a>, <a href="lsls_mov_r.html" title="Logical Shift Left">LSLS (immediate)</a>, <a href="lsl_mov_r.html" title="Logical Shift Left (immediate)">LSL (immediate)</a>, <a href="lsrs_mov_r.html" title="Logical Shift Right">LSRS (immediate)</a>, <a href="lsr_mov_r.html" title="Logical Shift Right (immediate)">LSR (immediate)</a>, <a href="rors_mov_r.html" title="Rotate Right">RORS (immediate)</a>, <a href="ror_mov_r.html" title="Rotate Right (immediate)">ROR (immediate)</a>, <a href="rrxs_mov_r.html" title="Rotate Right with Extend">RRXS</a>, and <a href="rrx_mov_r.html" title="Rotate Right with Extend">RRX</a>.</p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
       and 
      <a href="#t3">T3</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td class="lr">S</td><td class="l">(0)</td><td>(0)</td><td>(0)</td><td class="r">(0)</td><td colspan="4" class="lr">Rd</td><td colspan="5" class="lr">imm5</td><td colspan="2" class="lr">type</td><td class="lr">0</td><td colspan="4" class="lr">Rm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">MOV, rotate right with extend<span class="bitdiff"> (S == 0 &amp;&amp; imm5 == 00000 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="MOV_r_A1_RRX" id="MOV_r_A1_RRX"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">MOV, shift or rotate by value<span class="bitdiff"> (S == 0 &amp;&amp; !(imm5 == 00000 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="MOV_r_A1" id="MOV_r_A1"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_2" title="Shift amount [0-31 (when &lt;shift&gt; = LSL)] (field &quot;imm5&quot;)">&lt;amount&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">MOVS, rotate right with extend<span class="bitdiff"> (S == 1 &amp;&amp; imm5 == 00000 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="MOVS_r_A1_RRX" id="MOVS_r_A1_RRX"></a>MOVS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">MOVS, shift or rotate by value<span class="bitdiff"> (S == 1 &amp;&amp; !(imm5 == 00000 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="MOVS_r_A1" id="MOVS_r_A1"></a>MOVS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_2" title="Shift amount [0-31 (when &lt;shift&gt; = LSL)] (field &quot;imm5&quot;)">&lt;amount&gt;</a>}</p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = (S == '1');
(shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(type, imm5);</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">D</td><td colspan="4" class="lr">Rm</td><td colspan="3" class="lr">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="MOV_r_T1" id="MOV_r_T1"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd" title="General-purpose destination register (field &quot;D:Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = FALSE;
(shift_t, shift_n) = (<a href="shared_pseudocode.html#SRType_LSL" title="enumeration SRType {SRType_LSL, SRType_LSR, SRType_ASR, SRType_ROR, SRType_RRX}">SRType_LSL</a>, 0);
if d == 15 &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td colspan="2" class="lr">!= 11</td><td colspan="5" class="lr">imm5</td><td colspan="3" class="lr">Rm</td><td colspan="3" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="3"></td><td colspan="2" class="droppedname">op</td><td colspan="5"></td><td colspan="3"></td><td colspan="3"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="MOV_r_T2" id="MOV_r_T2"></a>MOV<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to source register (field &quot;op&quot;) [ASR,LSL,LSR]">&lt;shift&gt;</a> #<a href="#amount" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR)] (field &quot;imm5&quot;)">&lt;amount&gt;</a>}
        //
      
        (Inside IT block)
      </p><p class="asm-code"><a name="MOV_r_T2" id="MOV_r_T2"></a>MOVS{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to source register (field &quot;op&quot;) [ASR,LSL,LSR]">&lt;shift&gt;</a> #<a href="#amount" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR)] (field &quot;imm5&quot;)">&lt;amount&gt;</a>}
        //
      
        (Outside IT block)
      </p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>();
(shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(op, imm5);
if op == '00' &amp;&amp; imm5 == '00000' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">op == '00' &amp;&amp; imm5 == '00000' &amp;&amp; InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passed its condition code check.</li><li>The instruction executes as <span class="asm-code">NOP</span>, as if it failed its condition code check.</li><li>The instruction executes as <span class="asm-code">MOV</span> Rd, Rm.</li></ul>
    <h3 class="classheading"><a name="t3" id="t3"></a>T3</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">(0)</td><td colspan="3" class="lr">imm3</td><td colspan="4" class="lr">Rd</td><td colspan="2" class="lr">imm2</td><td colspan="2" class="lr">type</td><td colspan="4" class="lr">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">MOV, rotate right with extend<span class="bitdiff"> (S == 0 &amp;&amp; imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="MOV_r_T3_RRX" id="MOV_r_T3_RRX"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">MOV, shift or rotate by value<span class="bitdiff"> (S == 0 &amp;&amp; !(imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="MOV_r_T3" id="MOV_r_T3"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, LSL #0}
        //
      
        (&lt;Rd&gt;, &lt;Rm&gt; can be represented in T1)
      </p><p class="asm-code"><a name="MOV_r_T3" id="MOV_r_T3"></a>MOV<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>.W <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [0-31 (when &lt;shift&gt; = LSL) or 1 to 31 (when &lt;shift&gt; = ROR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}
        //
      
        (Inside IT block, and &lt;Rd&gt;, &lt;Rm&gt;, &lt;shift&gt;, &lt;amount&gt; can be represented in T2)
      </p><p class="asm-code"><a name="MOV_r_T3" id="MOV_r_T3"></a>MOV{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [0-31 (when &lt;shift&gt; = LSL) or 1 to 31 (when &lt;shift&gt; = ROR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">MOVS, rotate right with extend<span class="bitdiff"> (S == 1 &amp;&amp; imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="MOVS_r_T3_RRX" id="MOVS_r_T3_RRX"></a>MOVS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">MOVS, shift or rotate by value<span class="bitdiff"> (S == 1 &amp;&amp; !(imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="MOVS_r_T3" id="MOVS_r_T3"></a>MOVS.W <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [0-31 (when &lt;shift&gt; = LSL) or 1 to 31 (when &lt;shift&gt; = ROR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}
        //
      
        (Outside IT block, and &lt;Rd&gt;, &lt;Rm&gt;, &lt;shift&gt;, &lt;amount&gt; can be represented in T1 or T2)
      </p><p class="asm-code"><a name="MOVS_r_T3" id="MOVS_r_T3"></a>MOVS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, <a href="#rm_1" title="General-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift_1" title="Type of shift applied to source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [0-31 (when &lt;shift&gt; = LSL) or 1 to 31 (when &lt;shift&gt; = ROR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}</p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = (S == '1');
(shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(type, imm3:imm2);
if d == 15 || m == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rd&gt;</td><td><a name="rd_2" id="rd_2"></a>
        
          
          
          
          
        
        
          <p class="aml">For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If the PC is used:</p>
          <ul>
            <li>For the MOV variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>. Arm deprecates use of the instruction if &lt;Rn&gt; is the PC.</li>
            <li>For the MOVS variant, the instruction performs an exception return, that restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;. Arm deprecates use of the instruction if &lt;Rn&gt; is not the LR, or if the optional shift or RRX argument is specified.</li>
          </ul>
        
      </td></tr><tr><td></td><td><a name="rd" id="rd"></a>
        
          
          
        
        
          <p class="aml">For encoding T1: is the general-purpose destination register, encoded in the "D:Rd" field. If the PC is used:</p>
          <ul>
            <li>The instruction causes a branch to the address moved to the PC. This is a simple branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
            <li>The instruction must either be outside an IT block or the last instruction of an IT block.</li>
          </ul>
        
      </td></tr><tr><td></td><td><a name="rd_1" id="rd_1"></a>
        
          
        
        
          <p class="aml">For encoding T2 and T3: is the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rm&gt;</td><td><a name="rm" id="rm"></a>
        
          <p class="aml">For encoding A1 and T1: is the general-purpose source register, encoded in the "Rm" field. The PC can be used. Arm deprecates use of the instruction if &lt;Rd&gt; is the PC.</p>
        
      </td></tr><tr><td></td><td><a name="rm_1" id="rm_1"></a>
        
          
        
        
          <p class="aml">For encoding T2 and T3: is the general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift_1" id="shift_1"></a>
        For encoding A1 and T3: is the type of shift to be applied to the source register, 
    encoded in 
    <q>type</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">type</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">LSR</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">ASR</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">ROR</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="shift" id="shift"></a>
        For encoding T2: is the type of shift to be applied to the source register, 
    encoded in 
    <q>op</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">op</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">LSR</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">ASR</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;amount&gt;</td><td><a name="amount_2" id="amount_2"></a>
        
          
          
          
          
        
        
          <p class="aml">For encoding A1: is the shift amount, in the range 0 to 31 (when &lt;shift&gt; = LSL), or 1 to 31 (when &lt;shift&gt; = ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR), encoded in the "imm5" field as &lt;amount&gt; modulo 32.</p>
        
      </td></tr><tr><td></td><td><a name="amount" id="amount"></a>
        
          
          
        
        
          <p class="aml">For encoding T2: is the shift amount, in the range 1 to 31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR), encoded in the "imm5" field as &lt;amount&gt; modulo 32.</p>
        
      </td></tr><tr><td></td><td><a name="amount_1" id="amount_1"></a>
        
          
          
          
          
        
        
          <p class="aml">For encoding T3: is the shift amount, in the range 0 to 31 (when &lt;shift&gt; = LSL) or 1 to 31 (when &lt;shift&gt; = ROR), or 1 to 32 (when &lt;shift&gt; = LSR or ASR), encoded in the "imm3:imm2" field as &lt;amount&gt; modulo 32.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p><a name="aliasconditions" id="aliasconditions"></a><h3 class="aliastable">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Of variant</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="asrs_mov_r.html" title="Arithmetic Shift Right">ASRS (immediate)</a></td><td class="notfirst">T3 (MOVS, shift or rotate by value), A1 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; type == '10'</span></td></tr><tr><td><a href="asrs_mov_r.html" title="Arithmetic Shift Right">ASRS (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '10' &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="asr_mov_r.html" title="Arithmetic Shift Right (immediate)">ASR (immediate)</a></td><td class="notfirst">T3 (MOV, shift or rotate by value), A1 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; type == '10'</span></td></tr><tr><td><a href="asr_mov_r.html" title="Arithmetic Shift Right (immediate)">ASR (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '10' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="lsls_mov_r.html" title="Logical Shift Left">LSLS (immediate)</a></td><td class="notfirst">T3 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm3:Rd:imm2 != '000xxxx00' &amp;&amp; type == '00'</span></td></tr><tr><td><a href="lsls_mov_r.html" title="Logical Shift Left">LSLS (immediate)</a></td><td class="notfirst">A1 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm5 != '00000' &amp;&amp; type == '00'</span></td></tr><tr><td><a href="lsls_mov_r.html" title="Logical Shift Left">LSLS (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '00' &amp;&amp; imm5 != '00000' &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="lsl_mov_r.html" title="Logical Shift Left (immediate)">LSL (immediate)</a></td><td class="notfirst">T3 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm3:Rd:imm2 != '000xxxx00' &amp;&amp; type == '00'</span></td></tr><tr><td><a href="lsl_mov_r.html" title="Logical Shift Left (immediate)">LSL (immediate)</a></td><td class="notfirst">A1 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm5 != '00000' &amp;&amp; type == '00'</span></td></tr><tr><td><a href="lsl_mov_r.html" title="Logical Shift Left (immediate)">LSL (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '00' &amp;&amp; imm5 != '00000' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="lsrs_mov_r.html" title="Logical Shift Right">LSRS (immediate)</a></td><td class="notfirst">T3 (MOVS, shift or rotate by value), A1 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; type == '01'</span></td></tr><tr><td><a href="lsrs_mov_r.html" title="Logical Shift Right">LSRS (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="lsr_mov_r.html" title="Logical Shift Right (immediate)">LSR (immediate)</a></td><td class="notfirst">T3 (MOV, shift or rotate by value), A1 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; type == '01'</span></td></tr><tr><td><a href="lsr_mov_r.html" title="Logical Shift Right (immediate)">LSR (immediate)</a></td><td class="notfirst">T2</td><td class="notfirst"><span class="pseudocode">op == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()</span></td></tr><tr><td><a href="rors_mov_r.html" title="Rotate Right">RORS (immediate)</a></td><td class="notfirst">T3 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm3:Rd:imm2 != '000xxxx00' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="rors_mov_r.html" title="Rotate Right">RORS (immediate)</a></td><td class="notfirst">A1 (MOVS, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm5 != '00000' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="ror_mov_r.html" title="Rotate Right (immediate)">ROR (immediate)</a></td><td class="notfirst">T3 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm3:Rd:imm2 != '000xxxx00' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="ror_mov_r.html" title="Rotate Right (immediate)">ROR (immediate)</a></td><td class="notfirst">A1 (MOV, shift or rotate by value)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm5 != '00000' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="rrxs_mov_r.html" title="Rotate Right with Extend">RRXS</a></td><td class="notfirst">T3 (MOVS, rotate right with extend)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm3 == '000' &amp;&amp; imm2 == '00' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="rrxs_mov_r.html" title="Rotate Right with Extend">RRXS</a></td><td class="notfirst">A1 (MOVS, rotate right with extend)</td><td class="notfirst"><span class="pseudocode">S == '1' &amp;&amp; imm5 == '00000' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="rrx_mov_r.html" title="Rotate Right with Extend">RRX</a></td><td class="notfirst">T3 (MOV, rotate right with extend)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm3 == '000' &amp;&amp; imm2 == '00' &amp;&amp; type == '11'</span></td></tr><tr><td><a href="rrx_mov_r.html" title="Rotate Right with Extend">RRX</a></td><td class="notfirst">A1 (MOV, rotate right with extend)</td><td class="notfirst"><span class="pseudocode">S == '0' &amp;&amp; imm5 == '00000' &amp;&amp; type == '11'</span></td></tr></tbody></table>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    (shifted, carry) = <a href="shared_pseudocode.html#impl-aarch32.Shift_C.4" title="function: (bits(N), bit) Shift_C(bits(N) value, SRType type, integer amount, bit carry_in)">Shift_C</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m], shift_t, shift_n, PSTATE.C);
    result = shifted;
    if d == 15 then
        if setflags then
            <a href="shared_pseudocode.html#impl-aarch32.ALUExceptionReturn.1" title="function: ALUExceptionReturn(bits(32) address)">ALUExceptionReturn</a>(result);
        else
            <a href="shared_pseudocode.html#impl-aarch32.ALUWritePC.1" title="function: ALUWritePC(bits(32) address)">ALUWritePC</a>(result);
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = result;
        if setflags then
            PSTATE.N = result&lt;31&gt;;
            PSTATE.Z = <a href="shared_pseudocode.html#impl-shared.IsZeroBit.1" title="function: bit IsZeroBit(bits(N) x)">IsZeroBit</a>(result);
            PSTATE.C = carry;
            // PSTATE.V unchanged</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1 and this instruction does not use R15 as either its source or destination:</p>
    <ul>
      <li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
      <li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
    </ul>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
