#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jun 23 02:03:42 2016
# Process ID: 14379
# Current directory: /home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.539 ; gain = 358.133 ; free physical = 477 ; free virtual = 11627
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1373.551 ; gain = 32.008 ; free physical = 474 ; free virtual = 11625
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 24cf1191b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d71cd6dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.043 ; gain = 1.000 ; free physical = 169 ; free virtual = 11048

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 10 load pin(s).
INFO: [Opt 31-10] Eliminated 369 cells.
Phase 2 Constant Propagation | Checksum: 20e318f8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.043 ; gain = 1.000 ; free physical = 160 ; free virtual = 11045

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2835 unconnected nets.
INFO: [Opt 31-11] Eliminated 1523 unconnected cells.
Phase 3 Sweep | Checksum: f09c44b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.043 ; gain = 1.000 ; free physical = 160 ; free virtual = 11043

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 160 ; free virtual = 11043
Ending Logic Optimization Task | Checksum: f09c44b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.043 ; gain = 1.000 ; free physical = 160 ; free virtual = 11043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 19b90997b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 137 ; free virtual = 10915
Ending Power Optimization Task | Checksum: 19b90997b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.145 ; gain = 259.102 ; free physical = 137 ; free virtual = 10914
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.145 ; gain = 663.602 ; free physical = 137 ; free virtual = 10914
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10916
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 229 ; free virtual = 11000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 230 ; free virtual = 10998

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 230 ; free virtual = 10998
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 221 ; free virtual = 10994

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 221 ; free virtual = 10994

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 221 ; free virtual = 10994
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 69451013

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 221 ; free virtual = 10994

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 13f29170e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 212 ; free virtual = 10992
Phase 1.2.1 Place Init Design | Checksum: 1b36d94dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 193 ; free virtual = 10983
Phase 1.2 Build Placer Netlist Model | Checksum: 1b36d94dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 193 ; free virtual = 10983

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b36d94dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 193 ; free virtual = 10983
Phase 1 Placer Initialization | Checksum: 1b36d94dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 193 ; free virtual = 10983

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 138e03470

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 207 ; free virtual = 11001

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138e03470

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 207 ; free virtual = 11001

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22c76c228

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11001

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ffc365fd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11001

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1ffc365fd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11001

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c5219f03

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11001

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c5219f03

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11001

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20d51eb87

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 210 ; free virtual = 11006

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 218628a44

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 208 ; free virtual = 11003

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 218628a44

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 207 ; free virtual = 11003

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 218628a44

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 204 ; free virtual = 10998
Phase 3 Detail Placement | Checksum: 218628a44

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 204 ; free virtual = 10998

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 2653d926f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 204 ; free virtual = 10998

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.869. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 15b107a42

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 203 ; free virtual = 10998
Phase 4.1 Post Commit Optimization | Checksum: 15b107a42

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 203 ; free virtual = 10998

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 15b107a42

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 203 ; free virtual = 10998

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15b107a42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 203 ; free virtual = 10998

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 15b107a42

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 200 ; free virtual = 10998

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 19339a8b6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 200 ; free virtual = 10998
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19339a8b6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 200 ; free virtual = 10998
Ending Placer Task | Checksum: 1870a5e3c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 199 ; free virtual = 10997
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 199 ; free virtual = 10997
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 170 ; free virtual = 10988
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 181 ; free virtual = 10984
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 182 ; free virtual = 10985
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 184 ; free virtual = 10987
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c1a363ee ConstDB: 0 ShapeSum: c566fa4e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e229dc71

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 150 ; free virtual = 10900

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e229dc71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 148 ; free virtual = 10900

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e229dc71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10889

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e229dc71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10889
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17eb0f428

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 161 ; free virtual = 10886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.990  | TNS=0.000  | WHS=-0.357 | THS=-178.257|

Phase 2 Router Initialization | Checksum: 13f1f3e82

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 157 ; free virtual = 10881

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f202e2d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 152 ; free virtual = 10876

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1402
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e71c6e04

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 145 ; free virtual = 10874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.715  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17dfa8e5d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 144 ; free virtual = 10874

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 197bb297e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.791  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f20d570e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10871
Phase 4 Rip-up And Reroute | Checksum: 1f20d570e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e5469dc4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e5469dc4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e5469dc4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10871
Phase 5 Delay and Skew Optimization | Checksum: 1e5469dc4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c7ef931c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10872
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.906  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15a42622d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 135 ; free virtual = 10872
Phase 6 Post Hold Fix | Checksum: 15a42622d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10872

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.16035 %
  Global Horizontal Routing Utilization  = 2.72473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad214c9d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10872

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad214c9d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10872

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8c01b88

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 134 ; free virtual = 10871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.906  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a8c01b88

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 134 ; free virtual = 10871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 134 ; free virtual = 10871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 136 ; free virtual = 10870
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.145 ; gain = 0.000 ; free physical = 140 ; free virtual = 10859
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado/Hist_Stretch/Hist_Stretch.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/doHistStretch_0/U0/doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2375.102 ; gain = 324.844 ; free physical = 194 ; free virtual = 10470
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 02:06:42 2016...
