{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497378654061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497378654378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 15:30:53 2017 " "Processing started: Tue Jun 13 15:30:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497378654378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497378654378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorIAS -c ComputadorIAS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorIAS -c ComputadorIAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497378654379 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497378655535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/CounterMod_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod_package " "Found design unit 1: CounterMod_package" {  } { { "IAS/CounterMod_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378656268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/CounterMod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod-Behavior " "Found design unit 1: CounterMod-Behavior" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656410 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod " "Found entity 1: CounterMod" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378656410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/RegN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/RegN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavior " "Found design unit 1: RegN-Behavior" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/RegN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656682 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378656682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/ClockDivisor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor_package " "Found design unit 1: ClockDivisor_package" {  } { { "IAS/ClockDivisor_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378656960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378656960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/ClockDivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor-Behavior " "Found design unit 1: ClockDivisor-Behavior" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378657524 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivisor " "Found entity 1: ClockDivisor" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378657524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378657524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/IAS_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS_package " "Found design unit 1: IAS_package" {  } { { "IAS/IAS_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378658046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378658046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/IAS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS-Behavior " "Found design unit 1: IAS-Behavior" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378658628 ""} { "Info" "ISGN_ENTITY_NAME" "1 IAS " "Found entity 1: IAS" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378658628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378658628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg-structure " "Found design unit 1: display7seg-structure" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378659094 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378659094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378659094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378659680 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378659680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378659680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavior " "Found design unit 1: UART_TX-Behavior" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378660015 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378660015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378660015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378660529 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378660529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378660529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/MainMemory_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Memory/MainMemory_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemory_package " "Found design unit 1: MainMemory_package" {  } { { "Memory/MainMemory_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/MainMemory_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378661087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378661087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ControlUnit/ControlUnit_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_package " "Found design unit 1: ControlUnit_package" {  } { { "ControlUnit/ControlUnit_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378661396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378661396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378661559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/ALU_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_package " "Found design unit 1: ALU_package" {  } { { "ALU/ALU_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378662446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378662446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378662776 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378662776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378662776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file UART/UART_TX_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_package " "Found design unit 1: UART_TX_package" {  } { { "UART/UART_TX_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378662878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378662878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/display7seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_package " "Found design unit 1: display7seg_package" {  } { { "ALU/display7seg_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378663278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378663278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/reg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/reg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_package " "Found design unit 1: reg_package" {  } { { "ALU/reg_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/reg_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378663631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378663631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_uart-Comportamento " "Found design unit 1: demo_uart-Comportamento" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_uart.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378663814 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_uart " "Found entity 1: demo_uart" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378663814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378663814 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"rem\" ALU.vhd(116) " "VHDL error at ALU.vhd(116): can't determine definition of operator \"\"rem\"\" -- found 0 possible definitions" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU.vhd" 116 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1497378663820 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497378668520 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 13 15:31:08 2017 " "Processing ended: Tue Jun 13 15:31:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497378668520 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497378668520 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497378668520 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497378668520 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497378670220 ""}
