<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topLevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topLevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topLevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topLevel.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topLevel_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="topLevel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="topLevel_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topLevel_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topLevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1430855087" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1430855087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430856548" xil_pn:in_ck="169472076494688924" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1430856548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/ALU.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/PC.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/control.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/dev_zero.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/gpReg.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/mux2.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/mux8.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/opCodeHex.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/pulser.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/sevenseg.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/testmemory.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/topLevel.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/tristate.v"/>
    </transform>
    <transform xil_pn:end_ts="1430855087" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8192242668138340322" xil_pn:start_ts="1430855087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430855087" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9195641691835513760" xil_pn:start_ts="1430855087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430855087" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3849934336811737592" xil_pn:start_ts="1430855087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430856548" xil_pn:in_ck="169472076494688924" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1430856548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/ALU.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/PC.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/control.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/dev_zero.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/gpReg.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/mux2.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/mux8.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/opCodeHex.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/pulser.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/sevenseg.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/testmemory.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/topLevel.v"/>
      <outfile xil_pn:name="../2a03_cpu(395_project)/tristate.v"/>
    </transform>
    <transform xil_pn:end_ts="1430856552" xil_pn:in_ck="169472076494688924" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2079102945834974557" xil_pn:start_ts="1430856548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="topLevel_beh.prj"/>
      <outfile xil_pn:name="topLevel_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1430856552" xil_pn:in_ck="-1281861254384856582" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3934480868800504113" xil_pn:start_ts="1430856552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="topLevel_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1699799421823861280" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3849934336811737592" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8192242668138340322" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430775108" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5152826975140676050" xil_pn:start_ts="1430775108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430859287" xil_pn:in_ck="169472076494688924" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7295127801216700905" xil_pn:start_ts="1430859264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topLevel.lso"/>
      <outfile xil_pn:name="topLevel.ngc"/>
      <outfile xil_pn:name="topLevel.ngr"/>
      <outfile xil_pn:name="topLevel.prj"/>
      <outfile xil_pn:name="topLevel.stx"/>
      <outfile xil_pn:name="topLevel.syr"/>
      <outfile xil_pn:name="topLevel.xst"/>
      <outfile xil_pn:name="topLevel_beh.prj"/>
      <outfile xil_pn:name="topLevel_stx_beh.prj"/>
      <outfile xil_pn:name="topLevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1430853319" xil_pn:in_ck="2737261320615036054" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894232339683725" xil_pn:start_ts="1430853319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430859297" xil_pn:in_ck="6349330467580542503" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5795027279516702825" xil_pn:start_ts="1430859287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topLevel.bld"/>
      <outfile xil_pn:name="topLevel.ngd"/>
      <outfile xil_pn:name="topLevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1430859314" xil_pn:in_ck="6349330467580542504" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1430859297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topLevel.pcf"/>
      <outfile xil_pn:name="topLevel_map.map"/>
      <outfile xil_pn:name="topLevel_map.mrp"/>
      <outfile xil_pn:name="topLevel_map.ncd"/>
      <outfile xil_pn:name="topLevel_map.ngm"/>
      <outfile xil_pn:name="topLevel_map.xrpt"/>
      <outfile xil_pn:name="topLevel_summary.xml"/>
      <outfile xil_pn:name="topLevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1430859334" xil_pn:in_ck="-9019489977952919231" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1430859314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topLevel.ncd"/>
      <outfile xil_pn:name="topLevel.pad"/>
      <outfile xil_pn:name="topLevel.par"/>
      <outfile xil_pn:name="topLevel.ptwx"/>
      <outfile xil_pn:name="topLevel.unroutes"/>
      <outfile xil_pn:name="topLevel.xpi"/>
      <outfile xil_pn:name="topLevel_pad.csv"/>
      <outfile xil_pn:name="topLevel_pad.txt"/>
      <outfile xil_pn:name="topLevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1430859348" xil_pn:in_ck="6038199057203161102" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="647081746013652621" xil_pn:start_ts="1430859334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topLevel.bgn"/>
      <outfile xil_pn:name="topLevel.bit"/>
      <outfile xil_pn:name="topLevel.drc"/>
      <outfile xil_pn:name="topLevel.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1430859334" xil_pn:in_ck="6349330467580542372" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1430859327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topLevel.twr"/>
      <outfile xil_pn:name="topLevel.twx"/>
    </transform>
    <transform xil_pn:end_ts="1430782928" xil_pn:in_ck="6038199057203161234" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1430782923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
