Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\freertos_niosII\freertos_niosII_test\niosII_sys.qsys --block-symbol-file --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\freertos_niosII\freertos_niosII_test\niosII_sys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading freertos_niosII_test/niosII_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII_sys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_sys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_sys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\freertos_niosII\freertos_niosII_test\niosII_sys.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\freertos_niosII\freertos_niosII_test\niosII_sys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading freertos_niosII_test/niosII_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII_sys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_sys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_sys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_sys: Generating niosII_sys "niosII_sys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'niosII_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_sys_jtag_uart_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0001_jtag_uart_0_gen//niosII_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosII_sys_jtag_uart_0'
Info: jtag_uart_0: "niosII_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'niosII_sys_key'
Info: key:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_sys_key --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0002_key_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0002_key_gen//niosII_sys_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'niosII_sys_key'
Info: key: "niosII_sys" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'niosII_sys_led'
Info: led:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_sys_led --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0003_led_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0003_led_gen//niosII_sys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'niosII_sys_led'
Info: led: "niosII_sys" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "niosII_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosII_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_sys_onchip_memory2_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0004_onchip_memory2_0_gen//niosII_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosII_sys_onchip_memory2_0'
Info: onchip_memory2_0: "niosII_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'niosII_sys_sdram'
Info: sdram:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sys_sdram --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0005_sdram_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0005_sdram_gen//niosII_sys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'niosII_sys_sdram'
Info: sdram: "niosII_sys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_sdram_pll_0: "niosII_sys" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "niosII_sys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'niosII_sys_timer_0'
Info: timer_0:   Generation command is [exec C:/Altera/16.0/quartus/bin64//perl/bin/perl.exe -I C:/Altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_timer_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0007_timer_0_gen//niosII_sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'niosII_sys_timer_0'
Info: timer_0: "niosII_sys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_sys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/Altera/16.0/quartus/bin64//eperlcmd.exe -I C:/Altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_sys_nios2_gen2_0_cpu --dir=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0010_cpu_gen/ --quartus_bindir=C:/Altera/16.0/quartus/bin64/ --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8491_5865636493021633067.dir/0010_cpu_gen//niosII_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.08.17 16:08:38 (*) Starting Nios II generation
Info: cpu: # 2020.08.17 16:08:38 (*)   Checking for plaintext license.
Info: cpu: # 2020.08.17 16:08:39 (*)   Plaintext license not found.
Info: cpu: # 2020.08.17 16:08:39 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.08.17 16:08:41 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.08.17 16:08:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.08.17 16:08:41 (*)   Creating all objects for CPU
Info: cpu: # 2020.08.17 16:08:41 (*)     Testbench
Info: cpu: # 2020.08.17 16:08:41 (*)     Instruction decoding
Info: cpu: # 2020.08.17 16:08:41 (*)       Instruction fields
Info: cpu: # 2020.08.17 16:08:41 (*)       Instruction decodes
Info: cpu: # 2020.08.17 16:08:42 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.08.17 16:08:42 (*)       Instruction controls
Info: cpu: # 2020.08.17 16:08:42 (*)     Pipeline frontend
Info: cpu: # 2020.08.17 16:08:43 (*)     Pipeline backend
Info: cpu: # 2020.08.17 16:08:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.08.17 16:08:49 (*)   Creating encrypted RTL
Info: cpu: # 2020.08.17 16:08:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_sys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/freertos_niosII/freertos_niosII_test/niosII_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: niosII_sys: Done "niosII_sys" with 41 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
