// Seed: 2137899866
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5 = 1;
  type_9(
      id_0, id_0 * id_0 * 1, id_4
  );
  logic id_6;
  assign id_0 = id_3;
endmodule
