<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>
defines: 
time_elapsed: 0.920s
ram usage: 38484 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpubm94t3y/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:1</a>: No timescale set for &#34;flip&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:1</a>: Compile module &#34;work@flip&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:1</a>: Top level module &#34;work@flip&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv:6</a>: Cannot find a module definition for &#34;work@flip::d_edge_ff&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpubm94t3y/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_flip
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpubm94t3y/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpubm94t3y/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@flip)
 |vpiName:work@flip
 |uhdmallPackages:
 \_package: builtin, parent:work@flip
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@flip, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>, line:1, parent:work@flip
   |vpiDefName:work@flip
   |vpiFullName:work@flip
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:7
       |vpiFullName:work@flip
       |vpiStmt:
       \_assignment: , line:8
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (data), line:8
           |vpiName:data
           |vpiFullName:work@flip.data
         |vpiRhs:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:9
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clock), line:9
           |vpiName:clock
           |vpiFullName:work@flip.clock
         |vpiRhs:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:10
         |vpiStmt:
         \_sys_func_call: ($finish), line:10
           |vpiName:$finish
   |vpiProcess:
   \_always: , line:12
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:12
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clock), line:12
           |vpiName:clock
           |vpiFullName:work@flip.clock
         |vpiRhs:
         \_operation: , line:12
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (clock), line:12
             |vpiName:clock
             |vpiFullName:work@flip.clock
   |vpiProcess:
   \_always: , line:13
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:13
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (data), line:13
           |vpiName:data
           |vpiFullName:work@flip.data
         |vpiRhs:
         \_operation: , line:13
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (data), line:13
             |vpiName:data
             |vpiFullName:work@flip.data
   |vpiNet:
   \_logic_net: (clock), line:2
     |vpiName:clock
     |vpiFullName:work@flip.clock
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:2
     |vpiName:data
     |vpiFullName:work@flip.data
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:10
       |vpiSize:32
       |INT:10
     |vpiLhs:
     \_parameter: (p1), line:3
       |vpiName:p1
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:7
       |vpiDecompile:33
       |vpiSize:32
       |INT:33
     |vpiLhs:
     \_parameter: (p2), line:4
       |vpiName:p2
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_constant: , line:5
       |vpiConstType:7
       |vpiDecompile:12
       |vpiSize:32
       |INT:12
     |vpiLhs:
     \_parameter: (p3), line:5
       |vpiName:p3
   |vpiParameter:
   \_parameter: (p1), line:3
   |vpiParameter:
   \_parameter: (p2), line:4
   |vpiParameter:
   \_parameter: (p3), line:5
 |uhdmtopModules:
 \_module: work@flip (work@flip), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>, line:1
   |vpiDefName:work@flip
   |vpiName:work@flip
   |vpiModule:
   \_module: work@flip::d_edge_ff (d_inst), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>, line:6, parent:work@flip
     |vpiDefName:work@flip::d_edge_ff
     |vpiName:d_inst
     |vpiFullName:work@flip.d_inst
     |vpiInstance:
     \_module: work@flip (work@flip), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>, line:1
   |vpiNet:
   \_logic_net: (clock), line:2, parent:work@flip
     |vpiName:clock
     |vpiFullName:work@flip.clock
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:2, parent:work@flip
     |vpiName:data
     |vpiFullName:work@flip.data
     |vpiNetType:48
   |vpiParameter:
   \_parameter: (p1), line:3
     |vpiName:p1
     |INT:10
   |vpiParameter:
   \_parameter: (p2), line:4
     |vpiName:p2
     |INT:33
   |vpiParameter:
   \_parameter: (p3), line:5
     |vpiName:p3
     |INT:12
Object: \work_flip of type 3000
Object: \work_flip of type 32
Object: \d_inst of type 32
Object: \p1 of type 41
Object: \p2 of type 41
Object: \p3 of type 41
Object: \clock of type 36
Object: \data of type 36
Object: \work_flip of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \data of type 608
Object:  of type 7
Object:  of type 3
Object: \clock of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>