TimeQuest Timing Analyzer report for media_movel
Wed Nov 28 01:51:14 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkFPGA'
 12. Slow Model Setup: 'insereDado'
 13. Slow Model Setup: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 14. Slow Model Hold: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 15. Slow Model Hold: 'clkFPGA'
 16. Slow Model Hold: 'insereDado'
 17. Slow Model Minimum Pulse Width: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 18. Slow Model Minimum Pulse Width: 'clkFPGA'
 19. Slow Model Minimum Pulse Width: 'insereDado'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clkFPGA'
 30. Fast Model Setup: 'insereDado'
 31. Fast Model Setup: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 32. Fast Model Hold: 'clkFPGA'
 33. Fast Model Hold: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 34. Fast Model Hold: 'insereDado'
 35. Fast Model Minimum Pulse Width: 'clkFPGA'
 36. Fast Model Minimum Pulse Width: 'insereDado'
 37. Fast Model Minimum Pulse Width: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; media_movel                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+
; Clock Name                                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                    ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+
; clkFPGA                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkFPGA }                                                                                ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] } ;
; insereDado                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { insereDado }                                                                             ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 111.52 MHz ; 111.52 MHz      ; clkFPGA    ;                                                               ;
; 503.27 MHz ; 450.05 MHz      ; insereDado ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                        ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -9.350 ; -7904.775     ;
; insereDado                                                                             ; -0.987 ; -31.938       ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.218  ; 0.000         ;
+----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                         ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; -2.184 ; -59.820       ;
; clkFPGA                                                                                ; -2.133 ; -15.290       ;
; insereDado                                                                             ; 0.078  ; 0.000         ;
+----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                          ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; -1.675 ; -149.750      ;
; clkFPGA                                                                                ; -1.627 ; -4637.692     ;
; insereDado                                                                             ; -1.222 ; -161.222      ;
+----------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkFPGA'                                                                                                                                                                                               ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.350 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 10.182     ;
; -9.035 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.884      ;
; -8.944 ; lpm_ff:inst1|dffs[14] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.667     ; 9.313      ;
; -8.920 ; lpm_ff:inst1|dffs[10] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 9.752      ;
; -8.910 ; lpm_ff:inst1|dffs[13] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.667     ; 9.279      ;
; -8.879 ; lpm_ff:inst1|dffs[20] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 9.711      ;
; -8.855 ; lpm_ff:inst4|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.129     ; 9.762      ;
; -8.837 ; lpm_ff:inst1|dffs[11] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.692     ; 9.181      ;
; -8.835 ; lpm_ff:inst1|dffs[8]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.424     ; 9.447      ;
; -8.795 ; lpm_ff:inst1|dffs[28] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.644      ;
; -8.764 ; lpm_ff:inst4|dffs[27] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.613      ;
; -8.760 ; lpm_ff:inst1|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.609      ;
; -8.751 ; lpm_ff:inst1|dffs[19] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.487     ; 9.300      ;
; -8.747 ; lpm_ff:inst4|dffs[26] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.596      ;
; -8.744 ; lpm_ff:inst1|dffs[12] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.667     ; 9.113      ;
; -8.718 ; lpm_ff:inst4|dffs[23] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.129     ; 9.625      ;
; -8.651 ; lpm_ff:inst4|dffs[8]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.692     ; 8.995      ;
; -8.631 ; lpm_ff:inst5|dffs[20] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.945     ; 8.722      ;
; -8.627 ; lpm_ff:inst5|dffs[3]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.947     ; 8.716      ;
; -8.626 ; lpm_ff:inst1|dffs[27] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.475      ;
; -8.624 ; lpm_ff:inst5|dffs[27] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.395     ; 9.265      ;
; -8.621 ; lpm_ff:inst1|dffs[25] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.470      ;
; -8.602 ; lpm_ff:inst5|dffs[12] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.737     ; 8.901      ;
; -8.598 ; lpm_ff:inst1|dffs[18] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.427     ; 9.207      ;
; -8.581 ; lpm_ff:inst1|dffs[26] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.430      ;
; -8.569 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.195     ; 9.410      ;
; -8.569 ; lpm_ff:inst1|dffs[23] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.418      ;
; -8.562 ; lpm_ff:inst1|dffs[29] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.411      ;
; -8.559 ; lpm_ff:inst4|dffs[25] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.129     ; 9.466      ;
; -8.555 ; lpm_ff:inst4|dffs[29] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.129     ; 9.462      ;
; -8.551 ; lpm_ff:inst1|dffs[22] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 9.383      ;
; -8.535 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.187     ; 9.384      ;
; -8.509 ; lpm_ff:inst4|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 9.341      ;
; -8.508 ; lpm_ff:inst5|dffs[11] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.691     ; 8.853      ;
; -8.485 ; lpm_ff:inst5|dffs[25] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.352     ; 9.169      ;
; -8.474 ; lpm_ff:inst5|dffs[23] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.395     ; 9.115      ;
; -8.463 ; lpm_ff:inst5|dffs[26] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.352     ; 9.147      ;
; -8.457 ; lpm_ff:inst5|dffs[24] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.352     ; 9.141      ;
; -8.447 ; lpm_ff:inst5|dffs[1]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.947     ; 8.536      ;
; -8.444 ; lpm_ff:inst5|dffs[7]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.961     ; 8.519      ;
; -8.438 ; lpm_ff:inst1|dffs[9]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.692     ; 8.782      ;
; -8.429 ; lpm_ff:inst6|dffs[23] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.352     ; 9.113      ;
; -8.417 ; lpm_ff:inst1|dffs[16] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.467     ; 8.986      ;
; -8.398 ; lpm_ff:inst5|dffs[6]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.961     ; 8.473      ;
; -8.396 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[17] ; insereDado   ; clkFPGA     ; 1.000        ; -0.202     ; 9.230      ;
; -8.389 ; lpm_ff:inst4|dffs[28] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.129     ; 9.296      ;
; -8.387 ; lpm_ff:inst4|dffs[17] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.708     ; 8.715      ;
; -8.385 ; lpm_ff:inst1|dffs[21] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.467     ; 8.954      ;
; -8.376 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.212      ;
; -8.374 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.210      ;
; -8.369 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.217     ; 9.188      ;
; -8.367 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.217     ; 9.186      ;
; -8.363 ; lpm_ff:inst5|dffs[16] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.691     ; 8.708      ;
; -8.356 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.212     ; 9.180      ;
; -8.345 ; lpm_ff:inst6|dffs[18] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -1.198     ; 8.183      ;
; -8.342 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.192      ;
; -8.340 ; lpm_ff:inst6|dffs[16] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.947     ; 8.429      ;
; -8.335 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.203     ; 9.168      ;
; -8.332 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[17] ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.168      ;
; -8.332 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.168      ;
; -8.327 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.163      ;
; -8.324 ; lpm_ff:inst6|dffs[12] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.737     ; 8.623      ;
; -8.302 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.219     ; 9.119      ;
; -8.300 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.150      ;
; -8.300 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.150      ;
; -8.297 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.219     ; 9.114      ;
; -8.291 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.202     ; 9.125      ;
; -8.288 ; lpm_ff:inst6|dffs[11] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.691     ; 8.633      ;
; -8.286 ; lpm_ff:inst5|dffs[22] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.947     ; 8.375      ;
; -8.286 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.202     ; 9.120      ;
; -8.279 ; lpm_ff:inst4|dffs[12] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.667     ; 8.648      ;
; -8.278 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.203     ; 9.111      ;
; -8.272 ; lpm_ff:inst1|dffs[3]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.427     ; 8.881      ;
; -8.263 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.113      ;
; -8.254 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.202     ; 9.088      ;
; -8.253 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.188     ; 9.101      ;
; -8.249 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.195     ; 9.090      ;
; -8.249 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.202     ; 9.083      ;
; -8.247 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.195     ; 9.088      ;
; -8.244 ; lpm_ff:inst4|dffs[10] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.204     ; 9.076      ;
; -8.241 ; lpm_ff:inst1|dffs[0]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.692     ; 8.585      ;
; -8.241 ; lpm_ff:inst1|dffs[6]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.427     ; 8.850      ;
; -8.232 ; lpm_ff:inst4|dffs[13] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.667     ; 8.601      ;
; -8.231 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.205     ; 9.062      ;
; -8.227 ; lpm_ff:inst5|dffs[4]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.858     ; 8.405      ;
; -8.216 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.188     ; 9.064      ;
; -8.212 ; lpm_ff:inst6|dffs[24] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.352     ; 8.896      ;
; -8.185 ; lpm_ff:inst6|dffs[20] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.945     ; 8.276      ;
; -8.184 ; lpm_ff:inst5|dffs[0]  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.947     ; 8.273      ;
; -8.182 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.195     ; 9.023      ;
; -8.181 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[6]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.200     ; 9.017      ;
; -8.180 ; lpm_ff:inst6|dffs[19] ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.486     ; 8.730      ;
; -8.176 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; -0.195     ; 9.017      ;
; -8.162 ; lpm_ff:inst4|dffs[19] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.487     ; 8.711      ;
; -8.162 ; lpm_ff:inst1|dffs[4]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.427     ; 8.771      ;
; -8.158 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.008      ;
; -8.158 ; lpm_ff:inst4|dffs[30] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; -0.186     ; 9.008      ;
; -8.152 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; -0.203     ; 8.985      ;
; -8.152 ; lpm_ff:inst1|dffs[7]  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; -0.203     ; 8.985      ;
; -8.146 ; lpm_ff:inst1|dffs[24] ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[13] ; insereDado   ; clkFPGA     ; 1.000        ; -0.189     ; 8.993      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'insereDado'                                                                                               ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -0.987 ; lpm_ff:inst4|dffs[27] ; lpm_ff:inst1|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 2.023      ;
; -0.953 ; lpm_ff:inst1|dffs[11] ; lpm_ff:inst5|dffs[11] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.989      ;
; -0.942 ; lpm_ff:inst2|dffs[4]  ; lpm_ff:inst4|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; -0.011     ; 1.967      ;
; -0.897 ; lpm_ff:inst4|dffs[2]  ; lpm_ff:inst1|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.933      ;
; -0.877 ; lpm_ff:inst5|dffs[28] ; lpm_ff:inst6|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; -0.043     ; 1.870      ;
; -0.874 ; lpm_ff:inst4|dffs[24] ; lpm_ff:inst1|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.058      ; 1.968      ;
; -0.798 ; lpm_ff:inst1|dffs[24] ; lpm_ff:inst5|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.166      ; 2.000      ;
; -0.782 ; lpm_ff:inst5|dffs[29] ; lpm_ff:inst6|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.818      ;
; -0.692 ; lpm_ff:inst4|dffs[8]  ; lpm_ff:inst1|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; -0.268     ; 1.460      ;
; -0.673 ; lpm_ff:inst1|dffs[29] ; lpm_ff:inst5|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.166      ; 1.875      ;
; -0.645 ; lpm_ff:inst4|dffs[17] ; lpm_ff:inst1|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; -0.241     ; 1.440      ;
; -0.572 ; lpm_ff:inst1|dffs[7]  ; lpm_ff:inst5|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; 0.758      ; 2.366      ;
; -0.568 ; lpm_ff:inst2|dffs[0]  ; lpm_ff:inst4|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; -0.251     ; 1.353      ;
; -0.568 ; lpm_ff:inst5|dffs[2]  ; lpm_ff:inst6|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.604      ;
; -0.528 ; lpm_ff:inst2|dffs[7]  ; lpm_ff:inst4|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; -0.220     ; 1.344      ;
; -0.524 ; lpm_ff:inst2|dffs[14] ; lpm_ff:inst4|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; -0.047     ; 1.513      ;
; -0.523 ; lpm_ff:inst5|dffs[0]  ; lpm_ff:inst6|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; 0.014      ; 1.573      ;
; -0.521 ; lpm_ff:inst4|dffs[20] ; lpm_ff:inst1|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; -0.220     ; 1.337      ;
; -0.478 ; lpm_ff:inst2|dffs[24] ; lpm_ff:inst4|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; -0.042     ; 1.472      ;
; -0.438 ; lpm_ff:inst2|dffs[28] ; lpm_ff:inst4|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; -0.042     ; 1.432      ;
; -0.433 ; lpm_ff:inst2|dffs[23] ; lpm_ff:inst4|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; -0.042     ; 1.427      ;
; -0.429 ; lpm_ff:inst2|dffs[25] ; lpm_ff:inst4|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; -0.042     ; 1.423      ;
; -0.427 ; lpm_ff:inst1|dffs[2]  ; lpm_ff:inst5|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.535      ; 1.998      ;
; -0.415 ; lpm_ff:inst2|dffs[29] ; lpm_ff:inst4|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; -0.042     ; 1.409      ;
; -0.411 ; lpm_ff:inst5|dffs[27] ; lpm_ff:inst6|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; -0.043     ; 1.404      ;
; -0.403 ; lpm_ff:inst4|dffs[10] ; lpm_ff:inst1|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.439      ;
; -0.394 ; lpm_ff:inst1|dffs[23] ; lpm_ff:inst5|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; 0.209      ; 1.639      ;
; -0.389 ; lpm_ff:inst2|dffs[17] ; lpm_ff:inst4|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; 0.284      ; 1.709      ;
; -0.385 ; lpm_ff:inst2|dffs[27] ; lpm_ff:inst4|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.016      ; 1.437      ;
; -0.383 ; lpm_ff:inst2|dffs[26] ; lpm_ff:inst4|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.016      ; 1.435      ;
; -0.381 ; lpm_ff:inst2|dffs[30] ; lpm_ff:inst4|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.016      ; 1.433      ;
; -0.379 ; lpm_ff:inst2|dffs[3]  ; lpm_ff:inst4|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; -0.011     ; 1.404      ;
; -0.377 ; lpm_ff:inst4|dffs[18] ; lpm_ff:inst1|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; -0.040     ; 1.373      ;
; -0.372 ; lpm_ff:inst1|dffs[1]  ; lpm_ff:inst5|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; 0.521      ; 1.929      ;
; -0.364 ; lpm_ff:inst5|dffs[3]  ; lpm_ff:inst6|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.014      ; 1.414      ;
; -0.363 ; lpm_ff:inst1|dffs[8]  ; lpm_ff:inst5|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.268      ; 1.667      ;
; -0.361 ; lpm_ff:inst1|dffs[3]  ; lpm_ff:inst5|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.521      ; 1.918      ;
; -0.357 ; lpm_ff:inst5|dffs[23] ; lpm_ff:inst6|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; -0.043     ; 1.350      ;
; -0.340 ; lpm_ff:inst2|dffs[10] ; lpm_ff:inst4|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; -0.220     ; 1.156      ;
; -0.336 ; lpm_ff:inst5|dffs[12] ; lpm_ff:inst6|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.372      ;
; -0.327 ; lpm_ff:inst2|dffs[6]  ; lpm_ff:inst4|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; -0.011     ; 1.352      ;
; -0.326 ; lpm_ff:inst5|dffs[20] ; lpm_ff:inst6|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.362      ;
; -0.324 ; lpm_ff:inst1|dffs[9]  ; lpm_ff:inst5|dffs[9]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.360      ;
; -0.322 ; lpm_ff:inst5|dffs[11] ; lpm_ff:inst6|dffs[11] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.358      ;
; -0.320 ; lpm_ff:inst2|dffs[2]  ; lpm_ff:inst4|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.012      ; 1.368      ;
; -0.317 ; lpm_ff:inst4|dffs[14] ; lpm_ff:inst1|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.353      ;
; -0.312 ; lpm_ff:inst4|dffs[6]  ; lpm_ff:inst1|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.348      ;
; -0.285 ; lpm_ff:inst1|dffs[4]  ; lpm_ff:inst5|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; 0.432      ; 1.753      ;
; -0.281 ; lpm_ff:inst4|dffs[29] ; lpm_ff:inst1|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.058      ; 1.375      ;
; -0.277 ; lpm_ff:inst4|dffs[22] ; lpm_ff:inst1|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; -0.220     ; 1.093      ;
; -0.271 ; lpm_ff:inst1|dffs[18] ; lpm_ff:inst5|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; 0.521      ; 1.828      ;
; -0.266 ; lpm_ff:inst2|dffs[1]  ; lpm_ff:inst4|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; 0.052      ; 1.354      ;
; -0.265 ; lpm_ff:inst1|dffs[13] ; lpm_ff:inst5|dffs[13] ; insereDado   ; insereDado  ; 1.000        ; 0.071      ; 1.372      ;
; -0.264 ; lpm_ff:inst2|dffs[18] ; lpm_ff:inst4|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; 0.045      ; 1.345      ;
; -0.255 ; lpm_ff:inst4|dffs[23] ; lpm_ff:inst1|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; 0.058      ; 1.349      ;
; -0.254 ; lpm_ff:inst1|dffs[14] ; lpm_ff:inst5|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.071      ; 1.361      ;
; -0.241 ; lpm_ff:inst1|dffs[12] ; lpm_ff:inst5|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.071      ; 1.348      ;
; -0.233 ; lpm_ff:inst5|dffs[4]  ; lpm_ff:inst6|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; -0.121     ; 1.148      ;
; -0.232 ; lpm_ff:inst1|dffs[6]  ; lpm_ff:inst5|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.535      ; 1.803      ;
; -0.226 ; lpm_ff:inst1|dffs[30] ; lpm_ff:inst5|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.166      ; 1.428      ;
; -0.223 ; lpm_ff:inst1|dffs[26] ; lpm_ff:inst5|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.166      ; 1.425      ;
; -0.214 ; lpm_ff:inst1|dffs[25] ; lpm_ff:inst5|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; 0.166      ; 1.416      ;
; -0.195 ; lpm_ff:inst1|dffs[27] ; lpm_ff:inst5|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.209      ; 1.440      ;
; -0.192 ; lpm_ff:inst2|dffs[21] ; lpm_ff:inst4|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.002      ; 1.230      ;
; -0.190 ; lpm_ff:inst1|dffs[15] ; lpm_ff:inst5|dffs[15] ; insereDado   ; insereDado  ; 1.000        ; 0.225      ; 1.451      ;
; -0.181 ; lpm_ff:inst2|dffs[20] ; lpm_ff:inst4|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; -0.014     ; 1.203      ;
; -0.179 ; lpm_ff:inst2|dffs[22] ; lpm_ff:inst4|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; 0.002      ; 1.217      ;
; -0.177 ; lpm_ff:inst1|dffs[28] ; lpm_ff:inst5|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; 0.209      ; 1.422      ;
; -0.168 ; lpm_ff:inst1|dffs[17] ; lpm_ff:inst5|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; 0.481      ; 1.685      ;
; -0.160 ; lpm_ff:inst2|dffs[12] ; lpm_ff:inst4|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.245      ; 1.441      ;
; -0.159 ; lpm_ff:inst1|dffs[21] ; lpm_ff:inst5|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.495      ; 1.690      ;
; -0.151 ; lpm_ff:inst1|dffs[10] ; lpm_ff:inst5|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.488      ; 1.675      ;
; -0.148 ; lpm_ff:inst2|dffs[9]  ; lpm_ff:inst4|dffs[9]  ; insereDado   ; insereDado  ; 1.000        ; 0.268      ; 1.452      ;
; -0.146 ; lpm_ff:inst2|dffs[5]  ; lpm_ff:inst4|dffs[5]  ; insereDado   ; insereDado  ; 1.000        ; 0.052      ; 1.234      ;
; -0.137 ; lpm_ff:inst2|dffs[8]  ; lpm_ff:inst4|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.268      ; 1.441      ;
; -0.133 ; lpm_ff:inst4|dffs[5]  ; lpm_ff:inst1|dffs[5]  ; insereDado   ; insereDado  ; 1.000        ; -0.040     ; 1.129      ;
; -0.131 ; lpm_ff:inst4|dffs[0]  ; lpm_ff:inst1|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; 0.505      ; 1.672      ;
; -0.126 ; lpm_ff:inst5|dffs[14] ; lpm_ff:inst6|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.210      ; 1.372      ;
; -0.115 ; lpm_ff:inst5|dffs[13] ; lpm_ff:inst6|dffs[13] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.151      ;
; -0.108 ; lpm_ff:inst4|dffs[3]  ; lpm_ff:inst1|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.144      ;
; -0.101 ; lpm_ff:inst5|dffs[25] ; lpm_ff:inst6|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.137      ;
; -0.101 ; lpm_ff:inst1|dffs[5]  ; lpm_ff:inst5|dffs[5]  ; insereDado   ; insereDado  ; 1.000        ; 0.535      ; 1.672      ;
; -0.099 ; lpm_ff:inst4|dffs[1]  ; lpm_ff:inst1|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; -0.040     ; 1.095      ;
; -0.099 ; lpm_ff:inst5|dffs[21] ; lpm_ff:inst6|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.135      ;
; -0.097 ; lpm_ff:inst5|dffs[7]  ; lpm_ff:inst6|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.133      ;
; -0.095 ; lpm_ff:inst4|dffs[30] ; lpm_ff:inst1|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.131      ;
; -0.095 ; lpm_ff:inst5|dffs[6]  ; lpm_ff:inst6|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.131      ;
; -0.089 ; lpm_ff:inst5|dffs[24] ; lpm_ff:inst6|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.125      ;
; -0.087 ; lpm_ff:inst5|dffs[26] ; lpm_ff:inst6|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.123      ;
; -0.086 ; lpm_ff:inst4|dffs[4]  ; lpm_ff:inst1|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.122      ;
; -0.078 ; lpm_ff:inst4|dffs[21] ; lpm_ff:inst1|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.043      ; 1.157      ;
; -0.072 ; lpm_ff:inst5|dffs[15] ; lpm_ff:inst6|dffs[15] ; insereDado   ; insereDado  ; 1.000        ; 0.256      ; 1.364      ;
; -0.069 ; lpm_ff:inst5|dffs[10] ; lpm_ff:inst6|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.256      ; 1.361      ;
; -0.065 ; lpm_ff:inst5|dffs[22] ; lpm_ff:inst6|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; 0.014      ; 1.115      ;
; -0.064 ; lpm_ff:inst5|dffs[8]  ; lpm_ff:inst6|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.100      ;
; -0.054 ; lpm_ff:inst1|dffs[16] ; lpm_ff:inst5|dffs[16] ; insereDado   ; insereDado  ; 1.000        ; 0.225      ; 1.315      ;
; -0.054 ; lpm_ff:inst5|dffs[18] ; lpm_ff:inst6|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; 0.251      ; 1.341      ;
; -0.052 ; lpm_ff:inst4|dffs[16] ; lpm_ff:inst1|dffs[16] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 1.088      ;
; -0.048 ; lpm_ff:inst4|dffs[28] ; lpm_ff:inst1|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; 0.058      ; 1.142      ;
; -0.035 ; lpm_ff:inst4|dffs[11] ; lpm_ff:inst1|dffs[11] ; insereDado   ; insereDado  ; 1.000        ; 0.025      ; 1.096      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.218 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst36|dffs[7]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.342      ;
; 1.219 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst36|dffs[21] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.523      ; 1.340      ;
; 1.223 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst36|dffs[1]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.525      ; 1.338      ;
; 1.356 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst36|dffs[14] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.525      ; 1.205      ;
; 1.359 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst36|dffs[0]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.525      ; 1.202      ;
; 1.434 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst36|dffs[30] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.126      ;
; 1.445 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst36|dffs[13] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.115      ;
; 1.446 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst36|dffs[22] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.525      ; 1.115      ;
; 1.446 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst36|dffs[12] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.114      ;
; 1.446 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst36|dffs[8]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.114      ;
; 1.447 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst36|dffs[9]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.113      ;
; 1.449 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst36|dffs[6]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.111      ;
; 1.450 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst36|dffs[19] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.525      ; 1.111      ;
; 1.453 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst36|dffs[15] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.107      ;
; 1.453 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst36|dffs[10] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.107      ;
; 1.476 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst36|dffs[23] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.084      ;
; 1.480 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst36|dffs[11] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 1.080      ;
; 1.579 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst36|dffs[18] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.981      ;
; 1.598 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst36|dffs[26] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.962      ;
; 1.612 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst36|dffs[24] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.948      ;
; 1.629 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst36|dffs[17] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.931      ;
; 1.630 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst36|dffs[16] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.930      ;
; 1.633 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst36|dffs[27] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.927      ;
; 1.634 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst36|dffs[29] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.926      ;
; 1.634 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst36|dffs[5]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.926      ;
; 1.638 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst36|dffs[2]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.922      ;
; 1.771 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst36|dffs[25] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.789      ;
; 1.772 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst36|dffs[4]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.788      ;
; 1.778 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst36|dffs[28] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.782      ;
; 1.778 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst36|dffs[20] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.782      ;
; 1.779 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst36|dffs[3]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 1.524      ; 0.781      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.184 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst36|dffs[3]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.781      ;
; -2.183 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst36|dffs[28] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.782      ;
; -2.183 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst36|dffs[20] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.782      ;
; -2.177 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst36|dffs[4]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.788      ;
; -2.176 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst36|dffs[25] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.789      ;
; -2.043 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst36|dffs[2]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.922      ;
; -2.039 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst36|dffs[29] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.926      ;
; -2.039 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst36|dffs[5]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.926      ;
; -2.038 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst36|dffs[27] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.927      ;
; -2.035 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst36|dffs[16] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.930      ;
; -2.034 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst36|dffs[17] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.931      ;
; -2.017 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst36|dffs[24] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.948      ;
; -2.003 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst36|dffs[26] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.962      ;
; -1.984 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst36|dffs[18] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 0.981      ;
; -1.885 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst36|dffs[11] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.080      ;
; -1.881 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst36|dffs[23] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.084      ;
; -1.858 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst36|dffs[15] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.107      ;
; -1.858 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst36|dffs[10] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.107      ;
; -1.855 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst36|dffs[19] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.700      ; 1.111      ;
; -1.854 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst36|dffs[6]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.111      ;
; -1.852 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst36|dffs[9]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.113      ;
; -1.851 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst36|dffs[22] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.700      ; 1.115      ;
; -1.851 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst36|dffs[12] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.114      ;
; -1.851 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst36|dffs[8]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.114      ;
; -1.850 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst36|dffs[13] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.115      ;
; -1.839 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst36|dffs[30] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.126      ;
; -1.764 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst36|dffs[0]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.700      ; 1.202      ;
; -1.761 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst36|dffs[14] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.700      ; 1.205      ;
; -1.628 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst36|dffs[1]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.700      ; 1.338      ;
; -1.624 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst36|dffs[21] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.698      ; 1.340      ;
; -1.623 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst36|dffs[7]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 2.699      ; 1.342      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.133 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.687      ; 1.070      ;
; -1.876 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[0]                                                                                                                                   ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.689      ; 1.329      ;
; -1.633 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.687      ; 1.070      ;
; -1.557 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[1]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.453      ;
; -1.486 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[2]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.524      ;
; -1.415 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[3]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.595      ;
; -1.376 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[0]                                                                                                                                   ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.689      ; 1.329      ;
; -1.344 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[4]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.666      ;
; -1.273 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[5]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.737      ;
; -1.202 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[6]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.808      ;
; -1.131 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[7]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 1.879      ;
; -1.057 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[1]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.453      ;
; -0.986 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[2]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.524      ;
; -0.972 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[8]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 2.038      ;
; -0.915 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[3]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.595      ;
; -0.901 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[9]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.494      ; 2.109      ;
; -0.844 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[4]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.666      ;
; -0.773 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[5]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.737      ;
; -0.702 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[6]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.808      ;
; -0.631 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[7]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 1.879      ;
; -0.472 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[8]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 2.038      ;
; -0.401 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[9]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.494      ; 2.109      ;
; 0.391  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.657      ;
; 0.515  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.781      ;
; 0.516  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe1                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[8]                                                                                 ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|exp_add_p1[8]                                                                                                                                         ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.782      ;
; 0.519  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_res_dffe4[9]                                                                                                                                 ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_out_dffe5[9]                                                                                                                                 ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe27                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe23                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                                                      ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe1                                                                                                                         ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe2                                                                                                                         ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe2                                                                                                                         ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe21                                                                                                                        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.785      ;
; 0.520  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[9]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[9]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.786      ;
; 0.521  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe25                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe2                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                                                           ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                            ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[1]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[1]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_dataa_infinite_dffe14                                                                                                                  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe1                                                                                                                      ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[5]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[5]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[1]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[1]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|exp_res_dffe3[7]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|exp_res_dffe4[7]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[6]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[6]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe4                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[6]                                                                                                                                  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[7]                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                                                             ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                                              ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe4                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe1                                                                                                                              ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe2                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[0]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[0]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe41                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[7]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[7]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[8]                                                                                                                                  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[8]                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[5]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[5]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe14                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                           ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[3]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[3]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[4]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[4]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[3]                                                                                                               ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_res_dffe4[3]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[2]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[2]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[2]                                                                                                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[2]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.799      ;
; 0.535  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_out_dffe5[12]                                                                                                                            ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|dataa_man_dffe1[14]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.801      ;
; 0.540  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[15]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[15]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.806      ;
; 0.540  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[13]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[13]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.806      ;
; 0.544  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[11]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[11]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.810      ;
; 0.550  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[13]                                                                                                               ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|man_dffe31[13]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.816      ;
; 0.551  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[14]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[14]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.817      ;
; 0.563  ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|mag_int_a_reg2[7]                                                                                                                     ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|conversor_entrada_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[8]                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.829      ;
; 0.590  ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|priority_encoder_reg[0]                                                                                                               ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|conversor_entrada_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[7]                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.856      ;
; 0.643  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[12]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[12]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.909      ;
; 0.643  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|dffe3a[0]                                                          ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|altsyncram_7g31:altsyncram4|ram_block5a0~portb_address_reg0        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.084      ; 0.961      ;
; 0.650  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_res_dffe4[1]                                                                                                                             ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[1]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.916      ;
; 0.651  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[22]                                                                                                                               ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[22]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.917      ;
; 0.653  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|infinite_res_dffe3                                                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|infinite_res_dffe4                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.919      ;
; 0.653  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_res_dffe3[4]                                                                                                                             ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[4]                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.001      ; 0.920      ;
; 0.655  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[0]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[0]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.921      ;
; 0.656  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|denormal_res_dffe3                                                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|denormal_res_dffe4                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.922      ;
; 0.656  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                                                           ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe25                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.922      ;
; 0.656  ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[6]                                                                                 ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|exp_add_p1[6]                                                                                                                                         ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.922      ;
; 0.657  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[4]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[4]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.923      ;
; 0.657  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[3]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[3]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.923      ;
; 0.657  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe23                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.001      ; 0.924      ;
; 0.657  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_dataa_infinite_dffe13                                                                                                                  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_dataa_infinite_dffe14                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.923      ;
; 0.658  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[0]                                                                                                                    ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_dffe31[0]                                                                                                                                    ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.924      ;
; 0.658  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[10]                                                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[10]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.924      ;
; 0.658  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[2]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[2]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.924      ;
; 0.658  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                                                                    ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe41                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.924      ;
; 0.659  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe31                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                                                      ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.925      ;
; 0.660  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[9]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[9]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.926      ;
; 0.660  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[21]                                                                                                               ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[21]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.926      ;
; 0.661  ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[7]                                                                                           ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_add_p1[7]                                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.927      ;
; 0.661  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe2                                                                                                                           ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe27                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.927      ;
; 0.661  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|infinite_res_dffe3                                                                                                                              ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|infinite_res_dffe4                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.927      ;
; 0.662  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe31                                                                                                                   ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                                                                    ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.928      ;
; 0.662  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe41                                                                                                                   ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_res_is_not_zero_dffe4                                                                                                                    ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.928      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'insereDado'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.078 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst2|dffs[0]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.441      ; 0.785      ;
; 0.079 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst2|dffs[4]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.441      ; 0.786      ;
; 0.079 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst2|dffs[3]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.441      ; 0.786      ;
; 0.197 ; inst55                                                                                           ; inst57                ; insereDado   ; insereDado  ; 0.000        ; 0.861      ; 1.324      ;
; 0.217 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst2|dffs[6]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.441      ; 0.924      ;
; 0.220 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst2|dffs[20] ; clkFPGA      ; insereDado  ; 0.000        ; 0.438      ; 0.924      ;
; 0.237 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst2|dffs[12] ; clkFPGA      ; insereDado  ; 0.000        ; 0.423      ; 0.926      ;
; 0.239 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst2|dffs[2]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.419      ; 0.924      ;
; 0.239 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst2|dffs[11] ; clkFPGA      ; insereDado  ; 0.000        ; 0.423      ; 0.928      ;
; 0.239 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst2|dffs[15] ; clkFPGA      ; insereDado  ; 0.000        ; 0.471      ; 0.976      ;
; 0.244 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst2|dffs[1]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.419      ; 0.929      ;
; 0.245 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst2|dffs[21] ; clkFPGA      ; insereDado  ; 0.000        ; 0.423      ; 0.934      ;
; 0.250 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst2|dffs[9]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.425      ; 0.941      ;
; 0.271 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst2|dffs[5]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.418      ; 0.955      ;
; 0.287 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst2|dffs[14] ; clkFPGA      ; insereDado  ; 0.000        ; 0.714      ; 1.267      ;
; 0.329 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst2|dffs[23] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.784      ;
; 0.330 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst2|dffs[24] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.785      ;
; 0.335 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst2|dffs[27] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.790      ;
; 0.335 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst2|dffs[28] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.790      ;
; 0.346 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst2|dffs[16] ; clkFPGA      ; insereDado  ; 0.000        ; 0.471      ; 1.083      ;
; 0.381 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst2|dffs[7]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.425      ; 1.072      ;
; 0.391 ; inst60                                                                                           ; inst60                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst53                                                                                           ; inst53                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst54                                                                                           ; inst54                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst55                                                                                           ; inst55                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst57                                                                                           ; inst57                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.657      ;
; 0.421 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst2|dffs[8]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.425      ; 1.112      ;
; 0.423 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst2|dffs[17] ; clkFPGA      ; insereDado  ; 0.000        ; 0.425      ; 1.114      ;
; 0.429 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst2|dffs[13] ; clkFPGA      ; insereDado  ; 0.000        ; 0.422      ; 1.117      ;
; 0.434 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst2|dffs[18] ; clkFPGA      ; insereDado  ; 0.000        ; 0.422      ; 1.122      ;
; 0.437 ; lpm_ff:inst1|dffs[22]                                                                            ; lpm_ff:inst5|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.744      ; 1.447      ;
; 0.467 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst2|dffs[22] ; clkFPGA      ; insereDado  ; 0.000        ; 0.422      ; 1.155      ;
; 0.474 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst2|dffs[25] ; clkFPGA      ; insereDado  ; 0.000        ; 0.188      ; 0.928      ;
; 0.474 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst2|dffs[30] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.929      ;
; 0.480 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst2|dffs[26] ; clkFPGA      ; insereDado  ; 0.000        ; 0.189      ; 0.935      ;
; 0.511 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst2|dffs[10] ; clkFPGA      ; insereDado  ; 0.000        ; 0.425      ; 1.202      ;
; 0.519 ; inst60                                                                                           ; inst53                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst2|dffs[19] ; clkFPGA      ; insereDado  ; 0.000        ; 0.487      ; 1.274      ;
; 0.521 ; inst53                                                                                           ; inst54                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.787      ;
; 0.524 ; lpm_ff:inst5|dffs[19]                                                                            ; lpm_ff:inst6|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; lpm_ff:inst2|dffs[19]                                                                            ; lpm_ff:inst4|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.792      ;
; 0.531 ; lpm_ff:inst1|dffs[19]                                                                            ; lpm_ff:inst5|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; lpm_ff:inst4|dffs[19]                                                                            ; lpm_ff:inst1|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.800      ;
; 0.538 ; inst54                                                                                           ; inst55                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.804      ;
; 0.540 ; lpm_ff:inst4|dffs[15]                                                                            ; lpm_ff:inst1|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.806      ;
; 0.549 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst2|dffs[29] ; clkFPGA      ; insereDado  ; 0.000        ; 0.188      ; 1.003      ;
; 0.573 ; lpm_ff:inst5|dffs[9]                                                                             ; lpm_ff:inst6|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.256      ; 1.095      ;
; 0.604 ; lpm_ff:inst1|dffs[0]                                                                             ; lpm_ff:inst5|dffs[0]  ; insereDado   ; insereDado  ; 0.000        ; 0.256      ; 1.126      ;
; 0.621 ; lpm_ff:inst5|dffs[16]                                                                            ; lpm_ff:inst6|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.256      ; 1.143      ;
; 0.656 ; lpm_ff:inst1|dffs[20]                                                                            ; lpm_ff:inst5|dffs[20] ; insereDado   ; insereDado  ; 0.000        ; 0.742      ; 1.664      ;
; 0.668 ; lpm_ff:inst2|dffs[16]                                                                            ; lpm_ff:inst4|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; lpm_ff:inst2|dffs[15]                                                                            ; lpm_ff:inst4|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; lpm_ff:inst4|dffs[9]                                                                             ; lpm_ff:inst1|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.936      ;
; 0.675 ; lpm_ff:inst5|dffs[30]                                                                            ; lpm_ff:inst6|dffs[30] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; lpm_ff:inst5|dffs[5]                                                                             ; lpm_ff:inst6|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; lpm_ff:inst4|dffs[26]                                                                            ; lpm_ff:inst1|dffs[26] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.942      ;
; 0.678 ; lpm_ff:inst4|dffs[7]                                                                             ; lpm_ff:inst1|dffs[7]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.944      ;
; 0.685 ; lpm_ff:inst4|dffs[12]                                                                            ; lpm_ff:inst1|dffs[12] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.951      ;
; 0.693 ; lpm_ff:inst5|dffs[1]                                                                             ; lpm_ff:inst6|dffs[1]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.959      ;
; 0.698 ; lpm_ff:inst5|dffs[17]                                                                            ; lpm_ff:inst6|dffs[17] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.964      ;
; 0.726 ; lpm_ff:inst4|dffs[13]                                                                            ; lpm_ff:inst1|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.992      ;
; 0.774 ; lpm_ff:inst2|dffs[13]                                                                            ; lpm_ff:inst4|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.245      ; 1.285      ;
; 0.777 ; lpm_ff:inst4|dffs[25]                                                                            ; lpm_ff:inst1|dffs[25] ; insereDado   ; insereDado  ; 0.000        ; 0.058      ; 1.101      ;
; 0.787 ; lpm_ff:inst2|dffs[11]                                                                            ; lpm_ff:inst4|dffs[11] ; insereDado   ; insereDado  ; 0.000        ; 0.245      ; 1.298      ;
; 0.805 ; lpm_ff:inst4|dffs[11]                                                                            ; lpm_ff:inst1|dffs[11] ; insereDado   ; insereDado  ; 0.000        ; 0.025      ; 1.096      ;
; 0.818 ; lpm_ff:inst4|dffs[28]                                                                            ; lpm_ff:inst1|dffs[28] ; insereDado   ; insereDado  ; 0.000        ; 0.058      ; 1.142      ;
; 0.822 ; lpm_ff:inst4|dffs[16]                                                                            ; lpm_ff:inst1|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.088      ;
; 0.824 ; lpm_ff:inst1|dffs[16]                                                                            ; lpm_ff:inst5|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.225      ; 1.315      ;
; 0.824 ; lpm_ff:inst5|dffs[18]                                                                            ; lpm_ff:inst6|dffs[18] ; insereDado   ; insereDado  ; 0.000        ; 0.251      ; 1.341      ;
; 0.834 ; lpm_ff:inst5|dffs[8]                                                                             ; lpm_ff:inst6|dffs[8]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; lpm_ff:inst5|dffs[22]                                                                            ; lpm_ff:inst6|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.014      ; 1.115      ;
; 0.839 ; lpm_ff:inst5|dffs[10]                                                                            ; lpm_ff:inst6|dffs[10] ; insereDado   ; insereDado  ; 0.000        ; 0.256      ; 1.361      ;
; 0.842 ; lpm_ff:inst5|dffs[15]                                                                            ; lpm_ff:inst6|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.256      ; 1.364      ;
; 0.848 ; lpm_ff:inst4|dffs[21]                                                                            ; lpm_ff:inst1|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.043      ; 1.157      ;
; 0.856 ; lpm_ff:inst4|dffs[4]                                                                             ; lpm_ff:inst1|dffs[4]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; lpm_ff:inst5|dffs[26]                                                                            ; lpm_ff:inst6|dffs[26] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; lpm_ff:inst5|dffs[24]                                                                            ; lpm_ff:inst6|dffs[24] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.125      ;
; 0.865 ; lpm_ff:inst4|dffs[30]                                                                            ; lpm_ff:inst1|dffs[30] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.131      ;
; 0.865 ; lpm_ff:inst5|dffs[6]                                                                             ; lpm_ff:inst6|dffs[6]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.131      ;
; 0.867 ; lpm_ff:inst5|dffs[7]                                                                             ; lpm_ff:inst6|dffs[7]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.133      ;
; 0.869 ; lpm_ff:inst4|dffs[1]                                                                             ; lpm_ff:inst1|dffs[1]  ; insereDado   ; insereDado  ; 0.000        ; -0.040     ; 1.095      ;
; 0.869 ; lpm_ff:inst5|dffs[21]                                                                            ; lpm_ff:inst6|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.135      ;
; 0.871 ; lpm_ff:inst5|dffs[25]                                                                            ; lpm_ff:inst6|dffs[25] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.137      ;
; 0.871 ; lpm_ff:inst1|dffs[5]                                                                             ; lpm_ff:inst5|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.535      ; 1.672      ;
; 0.878 ; lpm_ff:inst4|dffs[3]                                                                             ; lpm_ff:inst1|dffs[3]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.144      ;
; 0.885 ; lpm_ff:inst5|dffs[13]                                                                            ; lpm_ff:inst6|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 1.151      ;
; 0.896 ; lpm_ff:inst5|dffs[14]                                                                            ; lpm_ff:inst6|dffs[14] ; insereDado   ; insereDado  ; 0.000        ; 0.210      ; 1.372      ;
; 0.901 ; lpm_ff:inst4|dffs[0]                                                                             ; lpm_ff:inst1|dffs[0]  ; insereDado   ; insereDado  ; 0.000        ; 0.505      ; 1.672      ;
; 0.903 ; lpm_ff:inst4|dffs[5]                                                                             ; lpm_ff:inst1|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; -0.040     ; 1.129      ;
; 0.907 ; lpm_ff:inst2|dffs[8]                                                                             ; lpm_ff:inst4|dffs[8]  ; insereDado   ; insereDado  ; 0.000        ; 0.268      ; 1.441      ;
; 0.916 ; lpm_ff:inst2|dffs[5]                                                                             ; lpm_ff:inst4|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.052      ; 1.234      ;
; 0.918 ; lpm_ff:inst2|dffs[9]                                                                             ; lpm_ff:inst4|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.268      ; 1.452      ;
; 0.921 ; lpm_ff:inst1|dffs[10]                                                                            ; lpm_ff:inst5|dffs[10] ; insereDado   ; insereDado  ; 0.000        ; 0.488      ; 1.675      ;
; 0.929 ; lpm_ff:inst1|dffs[21]                                                                            ; lpm_ff:inst5|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.495      ; 1.690      ;
; 0.930 ; lpm_ff:inst2|dffs[12]                                                                            ; lpm_ff:inst4|dffs[12] ; insereDado   ; insereDado  ; 0.000        ; 0.245      ; 1.441      ;
; 0.938 ; lpm_ff:inst1|dffs[17]                                                                            ; lpm_ff:inst5|dffs[17] ; insereDado   ; insereDado  ; 0.000        ; 0.481      ; 1.685      ;
; 0.947 ; lpm_ff:inst1|dffs[28]                                                                            ; lpm_ff:inst5|dffs[28] ; insereDado   ; insereDado  ; 0.000        ; 0.209      ; 1.422      ;
; 0.949 ; lpm_ff:inst2|dffs[22]                                                                            ; lpm_ff:inst4|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.002      ; 1.217      ;
; 0.951 ; lpm_ff:inst2|dffs[20]                                                                            ; lpm_ff:inst4|dffs[20] ; insereDado   ; insereDado  ; 0.000        ; -0.014     ; 1.203      ;
; 0.960 ; lpm_ff:inst1|dffs[15]                                                                            ; lpm_ff:inst5|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.225      ; 1.451      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[0]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[0]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[10]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[10]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[11]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[11]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[12]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[12]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[13]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[13]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[14]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[14]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[15]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[15]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[16]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[16]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[17]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[17]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[18]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[18]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[19]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[19]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[1]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[1]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[20]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[20]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[21]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[21]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[22]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[22]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[23]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[23]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[24]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[24]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[25]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[25]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[26]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[26]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[27]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[27]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[28]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[28]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[29]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[29]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[2]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[2]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[30]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[30]                                                   ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[3]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[3]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[4]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[4]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[5]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[5]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[6]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[6]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[7]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[7]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[8]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[8]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[9]                                                    ;
; -1.675 ; -0.675       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[9]                                                    ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual|combout          ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual|combout          ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0] ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0] ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk   ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk   ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[0]|clk                                                       ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[0]|clk                                                       ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[10]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[10]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[11]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[11]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[12]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[12]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[13]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[13]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[14]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[14]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[15]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[15]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[16]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[16]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[17]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[17]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[18]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[18]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[19]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[19]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[1]|clk                                                       ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[1]|clk                                                       ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[20]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[20]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[21]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[21]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[22]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[22]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[23]|clk                                                      ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[23]|clk                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4~porta_memory_reg0   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'insereDado'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; insereDado ; Rise       ; insereDado            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst53                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst53                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst54                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst54                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst55                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst55                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst57                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst57                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst60                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst60                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[21] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dado[*]   ; clkFPGA    ; 0.417  ; 0.417  ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; 0.417  ; 0.417  ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; 0.230  ; 0.230  ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; 0.334  ; 0.334  ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; -0.263 ; -0.263 ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; -0.239 ; -0.239 ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; -0.235 ; -0.235 ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; -0.370 ; -0.370 ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; 0.201  ; 0.201  ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; 0.295  ; 0.295  ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; 0.057  ; 0.057  ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dado[*]   ; clkFPGA    ; 0.600  ; 0.600  ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; -0.187 ; -0.187 ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; 0.000  ; 0.000  ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; -0.104 ; -0.104 ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; 0.493  ; 0.493  ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; 0.469  ; 0.469  ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; 0.465  ; 0.465  ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; 0.600  ; 0.600  ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; 0.029  ; 0.029  ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; -0.065 ; -0.065 ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; 0.173  ; 0.173  ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 8.440 ; 8.440 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 7.673 ; 7.673 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 9.272 ; 9.272 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 8.440 ; 8.440 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 7.673 ; 7.673 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 9.272 ; 9.272 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                        ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -3.444 ; -2400.215     ;
; insereDado                                                                             ; 0.033  ; 0.000         ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.962  ; 0.000         ;
+----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                         ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -1.443 ; -10.188       ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; -0.871 ; -22.945       ;
; insereDado                                                                             ; 0.114  ; 0.000         ;
+----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                          ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -1.627 ; -4699.900     ;
; insereDado                                                                             ; -1.222 ; -161.222      ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; -1.016 ; -64.080       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkFPGA'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.444 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.559      ;
; -3.262 ; lpm_ff:inst4|dffs[30]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.389      ;
; -3.253 ; lpm_ff:inst1|dffs[10]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.368      ;
; -3.252 ; lpm_ff:inst1|dffs[14]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.126     ; 4.158      ;
; -3.236 ; lpm_ff:inst1|dffs[13]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.126     ; 4.142      ;
; -3.224 ; lpm_ff:inst1|dffs[8]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.018     ; 4.238      ;
; -3.213 ; lpm_ff:inst1|dffs[11]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.138     ; 4.107      ;
; -3.201 ; lpm_ff:inst1|dffs[20]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.316      ;
; -3.199 ; lpm_ff:inst4|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.132      ; 4.363      ;
; -3.181 ; lpm_ff:inst1|dffs[19]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.055     ; 4.158      ;
; -3.174 ; lpm_ff:inst1|dffs[12]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.126     ; 4.080      ;
; -3.157 ; lpm_ff:inst1|dffs[28]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.284      ;
; -3.145 ; lpm_ff:inst1|dffs[30]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.272      ;
; -3.142 ; lpm_ff:inst4|dffs[27]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.269      ;
; -3.137 ; lpm_ff:inst4|dffs[23]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.132      ; 4.301      ;
; -3.124 ; lpm_ff:inst4|dffs[26]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.251      ;
; -3.107 ; lpm_ff:inst1|dffs[25]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.234      ;
; -3.091 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.088      ; 4.211      ;
; -3.089 ; lpm_ff:inst4|dffs[8]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.138     ; 3.983      ;
; -3.088 ; lpm_ff:inst1|dffs[23]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.215      ;
; -3.083 ; lpm_ff:inst1|dffs[26]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.210      ;
; -3.081 ; lpm_ff:inst1|dffs[18]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.029     ; 4.084      ;
; -3.076 ; lpm_ff:inst1|dffs[27]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.203      ;
; -3.075 ; lpm_ff:inst4|dffs[25]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.132      ; 4.239      ;
; -3.069 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.196      ;
; -3.066 ; lpm_ff:inst1|dffs[9]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.138     ; 3.960      ;
; -3.060 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[17] ; insereDado   ; clkFPGA     ; 1.000        ; 0.082      ; 4.174      ;
; -3.059 ; lpm_ff:inst1|dffs[22]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.174      ;
; -3.059 ; lpm_ff:inst1|dffs[29]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.186      ;
; -3.046 ; lpm_ff:inst4|dffs[29]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.132      ; 4.210      ;
; -3.041 ; lpm_ff:inst5|dffs[3]                                                                                               ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.247     ; 3.826      ;
; -3.028 ; lpm_ff:inst4|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.143      ;
; -3.023 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.139      ;
; -3.023 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[17] ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.139      ;
; -3.018 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.134      ;
; -3.011 ; lpm_ff:inst5|dffs[27]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.007      ; 4.050      ;
; -3.003 ; lpm_ff:inst5|dffs[12]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.177     ; 3.858      ;
; -2.999 ; lpm_ff:inst1|dffs[16]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.045     ; 3.986      ;
; -2.992 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.072      ; 4.096      ;
; -2.989 ; lpm_ff:inst1|dffs[21]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.045     ; 3.976      ;
; -2.989 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.072      ; 4.093      ;
; -2.989 ; lpm_ff:inst5|dffs[20]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.243     ; 3.778      ;
; -2.983 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.076      ; 4.091      ;
; -2.982 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.088      ; 4.102      ;
; -2.981 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.088      ; 4.101      ;
; -2.980 ; lpm_ff:inst4|dffs[28]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.132      ; 4.144      ;
; -2.976 ; lpm_ff:inst4|dffs[30]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.092      ;
; -2.975 ; lpm_ff:inst5|dffs[23]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.007      ; 4.014      ;
; -2.973 ; lpm_ff:inst4|dffs[30]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.089      ;
; -2.961 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.096      ; 4.089      ;
; -2.958 ; lpm_ff:inst1|dffs[0]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.138     ; 3.852      ;
; -2.957 ; lpm_ff:inst4|dffs[17]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.141     ; 3.848      ;
; -2.951 ; lpm_ff:inst6|dffs[23]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.035      ; 4.018      ;
; -2.948 ; lpm_ff:inst1|dffs[3]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.029     ; 3.951      ;
; -2.945 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[0] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.036     ; 3.941      ;
; -2.943 ; lpm_ff:inst4|dffs[10]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; 0.083      ; 4.058      ;
; -2.941 ; lpm_ff:inst5|dffs[24]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.035      ; 4.008      ;
; -2.939 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.055      ;
; -2.939 ; lpm_ff:inst1|dffs[6]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.029     ; 3.942      ;
; -2.938 ; lpm_ff:inst5|dffs[11]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.134     ; 3.836      ;
; -2.938 ; lpm_ff:inst5|dffs[25]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.035      ; 4.005      ;
; -2.936 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[3] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.009     ; 3.959      ;
; -2.936 ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|exp_out_dffe5[0] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.012     ; 3.956      ;
; -2.935 ; lpm_ff:inst5|dffs[1]                                                                                               ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.247     ; 3.720      ;
; -2.935 ; lpm_ff:inst5|dffs[26]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; 0.035      ; 4.002      ;
; -2.931 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.082      ; 4.045      ;
; -2.931 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.095      ; 4.058      ;
; -2.931 ; lpm_ff:inst5|dffs[7]                                                                                               ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.262     ; 3.701      ;
; -2.927 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[3]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.088      ; 4.047      ;
; -2.925 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.082      ; 4.039      ;
; -2.925 ; lpm_ff:inst4|dffs[12]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.126     ; 3.831      ;
; -2.924 ; lpm_ff:inst5|dffs[6]                                                                                               ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.262     ; 3.694      ;
; -2.923 ; lpm_ff:inst4|dffs[30]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.096      ; 4.051      ;
; -2.922 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.070      ; 4.024      ;
; -2.920 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.096      ; 4.048      ;
; -2.919 ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|exp_out_dffe5[4] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.036     ; 3.915      ;
; -2.916 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.070      ; 4.018      ;
; -2.912 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[4]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.092      ; 4.036      ;
; -2.912 ; lpm_ff:inst1|dffs[4]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.029     ; 3.915      ;
; -2.911 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[4]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.092      ; 4.035      ;
; -2.909 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[1] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.036     ; 3.905      ;
; -2.905 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[6]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.021      ;
; -2.904 ; lpm_ff:inst4|dffs[13]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.126     ; 3.810      ;
; -2.902 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[4] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.009     ; 3.925      ;
; -2.899 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; 0.096      ; 4.027      ;
; -2.899 ; lpm_ff:inst1|dffs[24]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; 0.096      ; 4.027      ;
; -2.895 ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|exp_out_dffe5[1] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.012     ; 3.915      ;
; -2.892 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.008      ;
; -2.892 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|dataa_man_dffe1[11] ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.008      ;
; -2.891 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[0] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|dataa_man_dffe1[15] ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.042     ; 3.881      ;
; -2.889 ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|exp_out_dffe5[7] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|sticky_bit_dffe1    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.012     ; 3.909      ;
; -2.889 ; lpm_ff:inst1|dffs[7]                                                                                               ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|datab_man_dffe1[5]  ; insereDado   ; clkFPGA     ; 1.000        ; 0.084      ; 4.005      ;
; -2.888 ; lpm_ff:inst5|dffs[16]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.134     ; 3.786      ;
; -2.884 ; lpm_ff:inst6|dffs[18]                                                                                              ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.367     ; 3.549      ;
; -2.882 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[3] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|dataa_man_dffe1[15] ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.015     ; 3.899      ;
; -2.882 ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|exp_out_dffe5[0] ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|dataa_man_dffe1[15] ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 3.896      ;
; -2.882 ; lpm_ff:inst1|dffs[15]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.045     ; 3.869      ;
; -2.881 ; lpm_ff:inst4|dffs[19]                                                                                              ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; insereDado   ; clkFPGA     ; 1.000        ; -0.055     ; 3.858      ;
; -2.877 ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|exp_out_dffe5[0]    ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|sticky_bit_dffe1 ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.003     ; 3.906      ;
; -2.876 ; lpm_ff:inst5|dffs[4]                                                                                               ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|sticky_bit_dffe1     ; insereDado   ; clkFPGA     ; 1.000        ; -0.237     ; 3.671      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'insereDado'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.033 ; lpm_ff:inst4|dffs[27]                                                                            ; lpm_ff:inst1|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.999      ;
; 0.053 ; lpm_ff:inst1|dffs[11]                                                                            ; lpm_ff:inst5|dffs[11] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.979      ;
; 0.083 ; lpm_ff:inst2|dffs[4]                                                                             ; lpm_ff:inst4|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; 0.003      ; 0.952      ;
; 0.090 ; lpm_ff:inst4|dffs[2]                                                                             ; lpm_ff:inst1|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.942      ;
; 0.105 ; lpm_ff:inst5|dffs[28]                                                                            ; lpm_ff:inst6|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; -0.028     ; 0.899      ;
; 0.109 ; lpm_ff:inst4|dffs[24]                                                                            ; lpm_ff:inst1|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.037      ; 0.960      ;
; 0.115 ; lpm_ff:inst1|dffs[24]                                                                            ; lpm_ff:inst5|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.064      ; 0.981      ;
; 0.164 ; lpm_ff:inst5|dffs[29]                                                                            ; lpm_ff:inst6|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.868      ;
; 0.179 ; lpm_ff:inst4|dffs[8]                                                                             ; lpm_ff:inst1|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; -0.120     ; 0.733      ;
; 0.194 ; lpm_ff:inst1|dffs[29]                                                                            ; lpm_ff:inst5|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.064      ; 0.902      ;
; 0.220 ; lpm_ff:inst4|dffs[17]                                                                            ; lpm_ff:inst1|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; -0.096     ; 0.716      ;
; 0.243 ; lpm_ff:inst2|dffs[0]                                                                             ; lpm_ff:inst4|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; -0.121     ; 0.668      ;
; 0.252 ; lpm_ff:inst1|dffs[7]                                                                             ; lpm_ff:inst5|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; 0.349      ; 1.129      ;
; 0.252 ; lpm_ff:inst5|dffs[2]                                                                             ; lpm_ff:inst6|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.780      ;
; 0.260 ; lpm_ff:inst4|dffs[20]                                                                            ; lpm_ff:inst1|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; -0.101     ; 0.671      ;
; 0.268 ; lpm_ff:inst2|dffs[7]                                                                             ; lpm_ff:inst4|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; -0.101     ; 0.663      ;
; 0.277 ; lpm_ff:inst2|dffs[24]                                                                            ; lpm_ff:inst4|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; -0.020     ; 0.735      ;
; 0.283 ; lpm_ff:inst5|dffs[0]                                                                             ; lpm_ff:inst6|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; 0.015      ; 0.764      ;
; 0.290 ; lpm_ff:inst2|dffs[14]                                                                            ; lpm_ff:inst4|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; -0.023     ; 0.719      ;
; 0.295 ; lpm_ff:inst1|dffs[2]                                                                             ; lpm_ff:inst5|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.237      ; 0.974      ;
; 0.301 ; lpm_ff:inst2|dffs[29]                                                                            ; lpm_ff:inst4|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; -0.020     ; 0.711      ;
; 0.302 ; lpm_ff:inst2|dffs[28]                                                                            ; lpm_ff:inst4|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; -0.020     ; 0.710      ;
; 0.305 ; lpm_ff:inst5|dffs[27]                                                                            ; lpm_ff:inst6|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; -0.028     ; 0.699      ;
; 0.308 ; lpm_ff:inst2|dffs[23]                                                                            ; lpm_ff:inst4|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; -0.020     ; 0.704      ;
; 0.309 ; lpm_ff:inst2|dffs[25]                                                                            ; lpm_ff:inst4|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; -0.020     ; 0.703      ;
; 0.311 ; lpm_ff:inst1|dffs[1]                                                                             ; lpm_ff:inst5|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; 0.222      ; 0.943      ;
; 0.313 ; lpm_ff:inst4|dffs[10]                                                                            ; lpm_ff:inst1|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.719      ;
; 0.318 ; lpm_ff:inst2|dffs[3]                                                                             ; lpm_ff:inst4|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.003      ; 0.717      ;
; 0.319 ; lpm_ff:inst2|dffs[17]                                                                            ; lpm_ff:inst4|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; 0.123      ; 0.836      ;
; 0.319 ; lpm_ff:inst1|dffs[3]                                                                             ; lpm_ff:inst5|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.222      ; 0.935      ;
; 0.322 ; lpm_ff:inst1|dffs[18]                                                                            ; lpm_ff:inst5|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; 0.222      ; 0.932      ;
; 0.326 ; lpm_ff:inst5|dffs[3]                                                                             ; lpm_ff:inst6|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.015      ; 0.721      ;
; 0.328 ; lpm_ff:inst1|dffs[23]                                                                            ; lpm_ff:inst5|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; 0.092      ; 0.796      ;
; 0.335 ; lpm_ff:inst4|dffs[18]                                                                            ; lpm_ff:inst1|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; -0.016     ; 0.681      ;
; 0.336 ; lpm_ff:inst2|dffs[26]                                                                            ; lpm_ff:inst4|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.017      ; 0.713      ;
; 0.336 ; lpm_ff:inst2|dffs[27]                                                                            ; lpm_ff:inst4|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.017      ; 0.713      ;
; 0.336 ; lpm_ff:inst2|dffs[30]                                                                            ; lpm_ff:inst4|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.017      ; 0.713      ;
; 0.336 ; lpm_ff:inst1|dffs[8]                                                                             ; lpm_ff:inst5|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.120      ; 0.816      ;
; 0.337 ; lpm_ff:inst5|dffs[23]                                                                            ; lpm_ff:inst6|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; -0.028     ; 0.667      ;
; 0.347 ; lpm_ff:inst2|dffs[10]                                                                            ; lpm_ff:inst4|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; -0.101     ; 0.584      ;
; 0.350 ; lpm_ff:inst5|dffs[12]                                                                            ; lpm_ff:inst6|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.682      ;
; 0.356 ; lpm_ff:inst1|dffs[6]                                                                             ; lpm_ff:inst5|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.237      ; 0.913      ;
; 0.359 ; lpm_ff:inst5|dffs[20]                                                                            ; lpm_ff:inst6|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.673      ;
; 0.360 ; lpm_ff:inst1|dffs[9]                                                                             ; lpm_ff:inst5|dffs[9]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.672      ;
; 0.360 ; lpm_ff:inst5|dffs[11]                                                                            ; lpm_ff:inst6|dffs[11] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.672      ;
; 0.365 ; lpm_ff:inst4|dffs[14]                                                                            ; lpm_ff:inst1|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; lpm_ff:inst1|dffs[4]                                                                             ; lpm_ff:inst5|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; 0.212      ; 0.878      ;
; 0.367 ; lpm_ff:inst4|dffs[6]                                                                             ; lpm_ff:inst1|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.665      ;
; 0.368 ; lpm_ff:inst2|dffs[6]                                                                             ; lpm_ff:inst4|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.003      ; 0.667      ;
; 0.371 ; lpm_ff:inst4|dffs[22]                                                                            ; lpm_ff:inst1|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; -0.101     ; 0.560      ;
; 0.377 ; lpm_ff:inst2|dffs[2]                                                                             ; lpm_ff:inst4|dffs[2]  ; insereDado   ; insereDado  ; 1.000        ; 0.022      ; 0.677      ;
; 0.379 ; lpm_ff:inst1|dffs[30]                                                                            ; lpm_ff:inst5|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.064      ; 0.717      ;
; 0.388 ; lpm_ff:inst4|dffs[29]                                                                            ; lpm_ff:inst1|dffs[29] ; insereDado   ; insereDado  ; 1.000        ; 0.037      ; 0.681      ;
; 0.390 ; lpm_ff:inst5|dffs[4]                                                                             ; lpm_ff:inst6|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; -0.060     ; 0.582      ;
; 0.393 ; lpm_ff:inst1|dffs[26]                                                                            ; lpm_ff:inst5|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.064      ; 0.703      ;
; 0.396 ; lpm_ff:inst1|dffs[25]                                                                            ; lpm_ff:inst5|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; 0.064      ; 0.700      ;
; 0.399 ; lpm_ff:inst2|dffs[1]                                                                             ; lpm_ff:inst4|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; 0.038      ; 0.671      ;
; 0.400 ; lpm_ff:inst2|dffs[18]                                                                            ; lpm_ff:inst4|dffs[18] ; insereDado   ; insereDado  ; 1.000        ; 0.031      ; 0.663      ;
; 0.402 ; lpm_ff:inst1|dffs[15]                                                                            ; lpm_ff:inst5|dffs[15] ; insereDado   ; insereDado  ; 1.000        ; 0.093      ; 0.723      ;
; 0.402 ; lpm_ff:inst1|dffs[17]                                                                            ; lpm_ff:inst5|dffs[17] ; insereDado   ; insereDado  ; 1.000        ; 0.206      ; 0.836      ;
; 0.403 ; lpm_ff:inst4|dffs[23]                                                                            ; lpm_ff:inst1|dffs[23] ; insereDado   ; insereDado  ; 1.000        ; 0.037      ; 0.666      ;
; 0.409 ; lpm_ff:inst1|dffs[13]                                                                            ; lpm_ff:inst5|dffs[13] ; insereDado   ; insereDado  ; 1.000        ; 0.055      ; 0.678      ;
; 0.415 ; lpm_ff:inst1|dffs[27]                                                                            ; lpm_ff:inst5|dffs[27] ; insereDado   ; insereDado  ; 1.000        ; 0.092      ; 0.709      ;
; 0.415 ; lpm_ff:inst1|dffs[14]                                                                            ; lpm_ff:inst5|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.055      ; 0.672      ;
; 0.419 ; lpm_ff:inst1|dffs[21]                                                                            ; lpm_ff:inst5|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.221      ; 0.834      ;
; 0.422 ; lpm_ff:inst1|dffs[12]                                                                            ; lpm_ff:inst5|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.055      ; 0.665      ;
; 0.423 ; lpm_ff:inst5|dffs[14]                                                                            ; lpm_ff:inst6|dffs[14] ; insereDado   ; insereDado  ; 1.000        ; 0.070      ; 0.679      ;
; 0.424 ; lpm_ff:inst2|dffs[12]                                                                            ; lpm_ff:inst4|dffs[12] ; insereDado   ; insereDado  ; 1.000        ; 0.112      ; 0.720      ;
; 0.425 ; lpm_ff:inst1|dffs[28]                                                                            ; lpm_ff:inst5|dffs[28] ; insereDado   ; insereDado  ; 1.000        ; 0.092      ; 0.699      ;
; 0.428 ; lpm_ff:inst2|dffs[9]                                                                             ; lpm_ff:inst4|dffs[9]  ; insereDado   ; insereDado  ; 1.000        ; 0.120      ; 0.724      ;
; 0.429 ; lpm_ff:inst1|dffs[10]                                                                            ; lpm_ff:inst5|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.221      ; 0.824      ;
; 0.430 ; lpm_ff:inst2|dffs[8]                                                                             ; lpm_ff:inst4|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.120      ; 0.722      ;
; 0.440 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst2|dffs[29] ; clkFPGA      ; insereDado  ; 1.000        ; -0.098     ; 0.494      ;
; 0.440 ; lpm_ff:inst4|dffs[0]                                                                             ; lpm_ff:inst1|dffs[0]  ; insereDado   ; insereDado  ; 1.000        ; 0.233      ; 0.825      ;
; 0.444 ; lpm_ff:inst2|dffs[20]                                                                            ; lpm_ff:inst4|dffs[20] ; insereDado   ; insereDado  ; 1.000        ; -0.009     ; 0.579      ;
; 0.444 ; lpm_ff:inst2|dffs[21]                                                                            ; lpm_ff:inst4|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.004      ; 0.592      ;
; 0.445 ; lpm_ff:inst1|dffs[5]                                                                             ; lpm_ff:inst5|dffs[5]  ; insereDado   ; insereDado  ; 1.000        ; 0.237      ; 0.824      ;
; 0.447 ; lpm_ff:inst4|dffs[5]                                                                             ; lpm_ff:inst1|dffs[5]  ; insereDado   ; insereDado  ; 1.000        ; -0.016     ; 0.569      ;
; 0.449 ; lpm_ff:inst5|dffs[13]                                                                            ; lpm_ff:inst6|dffs[13] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.583      ;
; 0.453 ; lpm_ff:inst2|dffs[22]                                                                            ; lpm_ff:inst4|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; 0.004      ; 0.583      ;
; 0.453 ; lpm_ff:inst4|dffs[1]                                                                             ; lpm_ff:inst1|dffs[1]  ; insereDado   ; insereDado  ; 1.000        ; -0.016     ; 0.563      ;
; 0.454 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst2|dffs[26] ; clkFPGA      ; insereDado  ; 1.000        ; -0.096     ; 0.482      ;
; 0.455 ; lpm_ff:inst4|dffs[3]                                                                             ; lpm_ff:inst1|dffs[3]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.577      ;
; 0.457 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst2|dffs[30] ; clkFPGA      ; insereDado  ; 1.000        ; -0.096     ; 0.479      ;
; 0.457 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst2|dffs[22] ; clkFPGA      ; insereDado  ; 1.000        ; 0.013      ; 0.588      ;
; 0.457 ; lpm_ff:inst5|dffs[21]                                                                            ; lpm_ff:inst6|dffs[21] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.575      ;
; 0.458 ; lpm_ff:inst5|dffs[25]                                                                            ; lpm_ff:inst6|dffs[25] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.574      ;
; 0.459 ; lpm_ff:inst5|dffs[7]                                                                             ; lpm_ff:inst6|dffs[7]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.573      ;
; 0.459 ; lpm_ff:inst5|dffs[6]                                                                             ; lpm_ff:inst6|dffs[6]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.573      ;
; 0.461 ; lpm_ff:inst4|dffs[30]                                                                            ; lpm_ff:inst1|dffs[30] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.571      ;
; 0.464 ; lpm_ff:inst5|dffs[24]                                                                            ; lpm_ff:inst6|dffs[24] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.568      ;
; 0.464 ; lpm_ff:inst4|dffs[4]                                                                             ; lpm_ff:inst1|dffs[4]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.568      ;
; 0.465 ; lpm_ff:inst5|dffs[8]                                                                             ; lpm_ff:inst6|dffs[8]  ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.567      ;
; 0.466 ; lpm_ff:inst5|dffs[26]                                                                            ; lpm_ff:inst6|dffs[26] ; insereDado   ; insereDado  ; 1.000        ; 0.000      ; 0.566      ;
; 0.467 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst2|dffs[19] ; clkFPGA      ; insereDado  ; 1.000        ; 0.054      ; 0.619      ;
; 0.467 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst2|dffs[18] ; clkFPGA      ; insereDado  ; 1.000        ; 0.013      ; 0.578      ;
; 0.471 ; lpm_ff:inst5|dffs[15]                                                                            ; lpm_ff:inst6|dffs[15] ; insereDado   ; insereDado  ; 1.000        ; 0.113      ; 0.674      ;
; 0.471 ; lpm_ff:inst5|dffs[10]                                                                            ; lpm_ff:inst6|dffs[10] ; insereDado   ; insereDado  ; 1.000        ; 0.113      ; 0.674      ;
; 0.472 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst2|dffs[25] ; clkFPGA      ; insereDado  ; 1.000        ; -0.098     ; 0.462      ;
; 0.472 ; lpm_ff:inst5|dffs[22]                                                                            ; lpm_ff:inst6|dffs[22] ; insereDado   ; insereDado  ; 1.000        ; 0.015      ; 0.575      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.962 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst36|dffs[7]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.662      ;
; 0.963 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst36|dffs[1]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.593      ; 0.662      ;
; 0.964 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst36|dffs[21] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.660      ;
; 1.045 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst36|dffs[14] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.593      ; 0.580      ;
; 1.047 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst36|dffs[0]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.593      ; 0.578      ;
; 1.053 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst36|dffs[30] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.571      ;
; 1.061 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst36|dffs[12] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.563      ;
; 1.061 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst36|dffs[9]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.563      ;
; 1.062 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst36|dffs[22] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.562      ;
; 1.062 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst36|dffs[13] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.562      ;
; 1.062 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst36|dffs[8]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.562      ;
; 1.063 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst36|dffs[6]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.561      ;
; 1.064 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst36|dffs[15] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.560      ;
; 1.064 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst36|dffs[19] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.560      ;
; 1.065 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst36|dffs[10] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.559      ;
; 1.068 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst36|dffs[23] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.556      ;
; 1.070 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst36|dffs[11] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.554      ;
; 1.144 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst36|dffs[17] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.480      ;
; 1.144 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst36|dffs[18] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.593      ; 0.481      ;
; 1.145 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst36|dffs[16] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.479      ;
; 1.146 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst36|dffs[27] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.478      ;
; 1.147 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst36|dffs[29] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.477      ;
; 1.148 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst36|dffs[5]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.476      ;
; 1.150 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst36|dffs[2]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.474      ;
; 1.151 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst36|dffs[24] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.473      ;
; 1.155 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst36|dffs[26] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.469      ;
; 1.230 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst36|dffs[25] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.394      ;
; 1.230 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst36|dffs[4]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.394      ;
; 1.234 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst36|dffs[28] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.390      ;
; 1.234 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst36|dffs[20] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.390      ;
; 1.235 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst36|dffs[3]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 1.000        ; 0.592      ; 0.389      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.443 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.661      ; 0.511      ;
; -1.303 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[0]                                                                                                                                   ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.664      ; 0.654      ;
; -0.980 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[1]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.649      ;
; -0.945 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[2]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.684      ;
; -0.943 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.661      ; 0.511      ;
; -0.910 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[3]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.719      ;
; -0.875 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[4]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.754      ;
; -0.840 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[5]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.789      ;
; -0.805 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[6]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.824      ;
; -0.803 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[0]                                                                                                                                   ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.664      ; 0.654      ;
; -0.770 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[7]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.859      ;
; -0.676 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[8]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.953      ;
; -0.641 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[9]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.336      ; 0.988      ;
; -0.480 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[1]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.649      ;
; -0.445 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[2]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.684      ;
; -0.410 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[3]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.719      ;
; -0.375 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[4]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.754      ;
; -0.340 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[5]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.789      ;
; -0.305 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[6]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.824      ;
; -0.270 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[7]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.859      ;
; -0.176 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[8]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.953      ;
; -0.141 ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[9]                                                                                                                                                         ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.336      ; 0.988      ;
; 0.093  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[3]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[3]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.573      ;
; 0.107  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[7]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[7]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.587      ;
; 0.114  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[5]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[5]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.594      ;
; 0.175  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[8]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[8]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.655      ;
; 0.178  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[1]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[1]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.658      ;
; 0.182  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[6]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[6]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.662      ;
; 0.183  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[4]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[4]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.663      ;
; 0.187  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[2]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[2]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.667      ;
; 0.215  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_a3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[8]                                                                                 ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|exp_add_p1[8]                                                                                                                                         ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe27                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe1                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe1                                                                                                                         ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe2                                                                                                                         ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_res_dffe4[9]                                                                                                                                 ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_out_dffe5[9]                                                                                                                                 ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                                                      ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe2                                                                                                                         ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_infinite_dffe21                                                                                                                        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[1]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[1]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe23                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[9]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[9]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe25                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe2                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                                                           ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_dataa_infinite_dffe14                                                                                                                  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe1                                                                                                                      ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                                                                     ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|exp_res_dffe3[7]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|exp_res_dffe4[7]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[5]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[5]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_res_dffe4[6]                                                                                                                                ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_out_dffe5[6]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                           ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[6]                                                                                                                                  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[7]                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe31                                                                                                                             ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe4                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[7]                                                                                                                                ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[7]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[8]                                                                                                                                  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|conversorPWM_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[8]                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe1                                                                                                                              ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe2                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe3                                                                                                                              ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|input_is_nan_dffe4                                                                                                                              ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                                                      ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_infinite_dffe41                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[5]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[5]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[4]                                                                                                                ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_dffe31[4]                                                                                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_out_dffe5[12]                                                                                                                            ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|dataa_man_dffe1[14]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe14                                                                                                                          ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                                                           ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[2]                                                                                                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg2[2]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[3]                                                                                                               ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_res_dffe4[3]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[15]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[15]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[13]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[13]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.404      ;
; 0.255  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[11]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[11]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.407      ;
; 0.257  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.409      ;
; 0.258  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[14]                                                                                                                  ; somador_soma1:inst18|somador_soma1_altfp_add_sub_j0j:somador_soma1_altfp_add_sub_j0j_component|man_dffe31[14]                                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.410      ;
; 0.258  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|man_add_sub_res_mag_dffe21[13]                                                                                                               ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|man_dffe31[13]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.410      ;
; 0.259  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[1]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[1]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.411      ;
; 0.259  ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                            ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.411      ;
; 0.261  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[0]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[0]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.413      ;
; 0.264  ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|mag_int_a_reg2[7]                                                                                                                     ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|conversor_entrada_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[8]                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.416      ;
; 0.264  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[3]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[3]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.416      ;
; 0.265  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[2]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[2]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.417      ;
; 0.275  ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|priority_encoder_reg[0]                                                                                                               ; conversor_entrada:inst|conversor_entrada_altfp_convert_tsm:conversor_entrada_altfp_convert_tsm_component|conversor_entrada_altbarrel_shift_7rf:altbarrel_shift5|sbit_piper1d[7]                                                                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.427      ;
; 0.276  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|dffe3a[0]                                                          ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_2jm:auto_generated|altsyncram_7g31:altsyncram4|ram_block5a0~portb_address_reg0        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.066      ; 0.480      ;
; 0.288  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_res_dffe4[1]                                                                                                                             ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|exp_out_dffe5[1]                                                                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.440      ;
; 0.288  ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_res_dffe4[22]                                                                                                                               ; somador_media:inst14|somador_media_altfp_add_sub_vkj:somador_media_altfp_add_sub_vkj_component|man_out_dffe5[22]                                                                                                                               ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.440      ;
; 0.289  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[9]                                                                                                                                                         ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|mag_int_a_reg[9]                                                                                                                                   ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.328      ; 0.769      ;
; 0.290  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[4]                                                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|man_leading_zeros_dffe31[4]                                                                                                                  ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.442      ;
; 0.291  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0~portb_address_reg0                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.066      ; 0.495      ;
; 0.291  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|cntr_pkf:cntr1|current_reg_q_w[0]                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg0       ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.066      ; 0.495      ;
; 0.293  ; somador_soma4:inst7|somador_soma4_altfp_add_sub_j0j:somador_soma4_altfp_add_sub_j0j_component|man_out_dffe5[20]                                                                                                                                ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|datab_man_dffe1[22]                                                                                                                          ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.445      ;
; 0.293  ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                         ; divisor_media:inst15|divisor_media_altfp_mult_bnn:divisor_media_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                     ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.445      ;
; 0.295  ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                   ; conversorPWM:inst20|conversorPWM_altfp_convert_tsm:conversorPWM_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_22m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0~porta_address_reg0                ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.062      ; 0.495      ;
; 0.295  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|cntr_pkf:cntr1|current_reg_q_w[0]                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg0       ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.062      ; 0.495      ;
; 0.296  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                           ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg0        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.065      ; 0.499      ;
; 0.296  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|man_leading_zeros_dffe31[4]                                                                                                                  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|contador_soma3_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[3]                                                                             ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.000      ; 0.448      ;
; 0.298  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|cntr_pkf:cntr1|current_reg_q_w[2]                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg2       ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.066      ; 0.502      ;
; 0.299  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|cntr_pkf:cntr1|current_reg_q_w[1]                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg1       ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.066      ; 0.503      ;
; 0.300  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                           ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg1        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.065      ; 0.503      ;
; 0.300  ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                           ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg0        ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.061      ; 0.499      ;
; 0.302  ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|cntr_pkf:cntr1|current_reg_q_w[2]                                 ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg2       ; clkFPGA                                                                                ; clkFPGA     ; 0.000        ; 0.062      ; 0.502      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.871 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst36|dffs[3]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.389      ;
; -0.870 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst36|dffs[28] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.390      ;
; -0.870 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst36|dffs[20] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.390      ;
; -0.866 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst36|dffs[25] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.394      ;
; -0.866 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst36|dffs[4]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.394      ;
; -0.791 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst36|dffs[26] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.469      ;
; -0.787 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst36|dffs[24] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.473      ;
; -0.786 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst36|dffs[2]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.474      ;
; -0.784 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst36|dffs[5]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.476      ;
; -0.783 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst36|dffs[29] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.477      ;
; -0.782 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst36|dffs[27] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.478      ;
; -0.781 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst36|dffs[16] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.479      ;
; -0.780 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst36|dffs[17] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.480      ;
; -0.780 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst36|dffs[18] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.109      ; 0.481      ;
; -0.706 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst36|dffs[11] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.554      ;
; -0.704 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst36|dffs[23] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.556      ;
; -0.701 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst36|dffs[10] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.559      ;
; -0.700 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst36|dffs[15] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.560      ;
; -0.700 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst36|dffs[19] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.560      ;
; -0.699 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst36|dffs[6]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.561      ;
; -0.698 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst36|dffs[22] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.562      ;
; -0.698 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst36|dffs[13] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.562      ;
; -0.698 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst36|dffs[8]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.562      ;
; -0.697 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst36|dffs[12] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.563      ;
; -0.697 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst36|dffs[9]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.563      ;
; -0.689 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst36|dffs[30] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.571      ;
; -0.683 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst36|dffs[0]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.109      ; 0.578      ;
; -0.681 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst36|dffs[14] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.109      ; 0.580      ;
; -0.600 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst36|dffs[21] ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.660      ;
; -0.599 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst36|dffs[1]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.109      ; 0.662      ;
; -0.598 ; nomaliza1000:inst22|nomaliza1000_altfp_mult_bnn:nomaliza1000_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst36|dffs[7]  ; clkFPGA      ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000        ; 1.108      ; 0.662      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'insereDado'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.114 ; inst55                                                                                           ; inst57                ; insereDado   ; insereDado  ; 0.000        ; 0.384      ; 0.650      ;
; 0.211 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[0]  ; lpm_ff:inst2|dffs[0]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.028      ; 0.391      ;
; 0.212 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[4]  ; lpm_ff:inst2|dffs[4]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.028      ; 0.392      ;
; 0.212 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[3]  ; lpm_ff:inst2|dffs[3]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.028      ; 0.392      ;
; 0.215 ; inst60                                                                                           ; inst60                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst53                                                                                           ; inst53                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst54                                                                                           ; inst54                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst55                                                                                           ; inst55                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst57                                                                                           ; inst57                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; lpm_ff:inst1|dffs[22]                                                                            ; lpm_ff:inst5|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.334      ; 0.725      ;
; 0.239 ; inst60                                                                                           ; inst53                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; lpm_ff:inst5|dffs[19]                                                                            ; lpm_ff:inst6|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; inst53                                                                                           ; inst54                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; lpm_ff:inst2|dffs[19]                                                                            ; lpm_ff:inst4|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; lpm_ff:inst1|dffs[19]                                                                            ; lpm_ff:inst5|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; lpm_ff:inst4|dffs[19]                                                                            ; lpm_ff:inst1|dffs[19] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.396      ;
; 0.251 ; lpm_ff:inst4|dffs[15]                                                                            ; lpm_ff:inst1|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; inst54                                                                                           ; inst55                ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.403      ;
; 0.278 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[15] ; lpm_ff:inst2|dffs[15] ; clkFPGA      ; insereDado  ; 0.000        ; 0.048      ; 0.478      ;
; 0.296 ; lpm_ff:inst5|dffs[9]                                                                             ; lpm_ff:inst6|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.113      ; 0.561      ;
; 0.297 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[6]  ; lpm_ff:inst2|dffs[6]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.028      ; 0.477      ;
; 0.298 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[20] ; lpm_ff:inst2|dffs[20] ; clkFPGA      ; insereDado  ; 0.000        ; 0.026      ; 0.476      ;
; 0.298 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[9]  ; lpm_ff:inst2|dffs[9]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.019      ; 0.469      ;
; 0.303 ; lpm_ff:inst1|dffs[0]                                                                             ; lpm_ff:inst5|dffs[0]  ; insereDado   ; insereDado  ; 0.000        ; 0.113      ; 0.568      ;
; 0.310 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[12] ; lpm_ff:inst2|dffs[12] ; clkFPGA      ; insereDado  ; 0.000        ; 0.015      ; 0.477      ;
; 0.311 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[14] ; lpm_ff:inst2|dffs[14] ; clkFPGA      ; insereDado  ; 0.000        ; 0.148      ; 0.611      ;
; 0.312 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[11] ; lpm_ff:inst2|dffs[11] ; clkFPGA      ; insereDado  ; 0.000        ; 0.015      ; 0.479      ;
; 0.312 ; lpm_ff:inst5|dffs[16]                                                                            ; lpm_ff:inst6|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.113      ; 0.577      ;
; 0.315 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[2]  ; lpm_ff:inst2|dffs[2]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.010      ; 0.477      ;
; 0.316 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[5]  ; lpm_ff:inst2|dffs[5]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.009      ; 0.477      ;
; 0.317 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[1]  ; lpm_ff:inst2|dffs[1]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.010      ; 0.479      ;
; 0.317 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[21] ; lpm_ff:inst2|dffs[21] ; clkFPGA      ; insereDado  ; 0.000        ; 0.015      ; 0.484      ;
; 0.328 ; lpm_ff:inst2|dffs[16]                                                                            ; lpm_ff:inst4|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; lpm_ff:inst4|dffs[9]                                                                             ; lpm_ff:inst1|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; lpm_ff:inst2|dffs[15]                                                                            ; lpm_ff:inst4|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; lpm_ff:inst5|dffs[30]                                                                            ; lpm_ff:inst6|dffs[30] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; lpm_ff:inst4|dffs[13]                                                                            ; lpm_ff:inst1|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; lpm_ff:inst1|dffs[20]                                                                            ; lpm_ff:inst5|dffs[20] ; insereDado   ; insereDado  ; 0.000        ; 0.330      ; 0.814      ;
; 0.332 ; lpm_ff:inst5|dffs[5]                                                                             ; lpm_ff:inst6|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; lpm_ff:inst4|dffs[26]                                                                            ; lpm_ff:inst1|dffs[26] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[0]  ; lpm_ff:inst2|dffs[23] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.390      ;
; 0.334 ; lpm_ff:inst4|dffs[7]                                                                             ; lpm_ff:inst1|dffs[7]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[1]  ; lpm_ff:inst2|dffs[24] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.391      ;
; 0.339 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[4]  ; lpm_ff:inst2|dffs[27] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.395      ;
; 0.339 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[5]  ; lpm_ff:inst2|dffs[28] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.395      ;
; 0.339 ; lpm_ff:inst4|dffs[12]                                                                            ; lpm_ff:inst1|dffs[12] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.491      ;
; 0.344 ; lpm_ff:inst5|dffs[1]                                                                             ; lpm_ff:inst6|dffs[1]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.496      ;
; 0.348 ; lpm_ff:inst5|dffs[17]                                                                            ; lpm_ff:inst6|dffs[17] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.500      ;
; 0.356 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[16] ; lpm_ff:inst2|dffs[16] ; clkFPGA      ; insereDado  ; 0.000        ; 0.048      ; 0.556      ;
; 0.359 ; lpm_ff:inst2|dffs[13]                                                                            ; lpm_ff:inst4|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.112      ; 0.623      ;
; 0.368 ; lpm_ff:inst2|dffs[11]                                                                            ; lpm_ff:inst4|dffs[11] ; insereDado   ; insereDado  ; 0.000        ; 0.112      ; 0.632      ;
; 0.378 ; lpm_ff:inst4|dffs[25]                                                                            ; lpm_ff:inst1|dffs[25] ; insereDado   ; insereDado  ; 0.000        ; 0.037      ; 0.567      ;
; 0.379 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[7]  ; lpm_ff:inst2|dffs[7]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.019      ; 0.550      ;
; 0.388 ; lpm_ff:inst5|dffs[18]                                                                            ; lpm_ff:inst6|dffs[18] ; insereDado   ; insereDado  ; 0.000        ; 0.120      ; 0.660      ;
; 0.389 ; lpm_ff:inst4|dffs[28]                                                                            ; lpm_ff:inst1|dffs[28] ; insereDado   ; insereDado  ; 0.000        ; 0.037      ; 0.578      ;
; 0.390 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[8]  ; lpm_ff:inst2|dffs[8]  ; clkFPGA      ; insereDado  ; 0.000        ; 0.019      ; 0.561      ;
; 0.393 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[17] ; lpm_ff:inst2|dffs[17] ; clkFPGA      ; insereDado  ; 0.000        ; 0.019      ; 0.564      ;
; 0.396 ; lpm_ff:inst1|dffs[16]                                                                            ; lpm_ff:inst5|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.093      ; 0.641      ;
; 0.398 ; lpm_ff:inst4|dffs[11]                                                                            ; lpm_ff:inst1|dffs[11] ; insereDado   ; insereDado  ; 0.000        ; 0.012      ; 0.562      ;
; 0.399 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[13] ; lpm_ff:inst2|dffs[13] ; clkFPGA      ; insereDado  ; 0.000        ; 0.013      ; 0.564      ;
; 0.405 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[10] ; lpm_ff:inst2|dffs[10] ; clkFPGA      ; insereDado  ; 0.000        ; 0.019      ; 0.576      ;
; 0.405 ; lpm_ff:inst2|dffs[5]                                                                             ; lpm_ff:inst4|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.038      ; 0.595      ;
; 0.407 ; lpm_ff:inst4|dffs[21]                                                                            ; lpm_ff:inst1|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.027      ; 0.586      ;
; 0.407 ; lpm_ff:inst4|dffs[16]                                                                            ; lpm_ff:inst1|dffs[16] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[2]  ; lpm_ff:inst2|dffs[25] ; clkFPGA      ; insereDado  ; 0.000        ; -0.098     ; 0.462      ;
; 0.408 ; lpm_ff:inst5|dffs[22]                                                                            ; lpm_ff:inst6|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.015      ; 0.575      ;
; 0.409 ; lpm_ff:inst5|dffs[15]                                                                            ; lpm_ff:inst6|dffs[15] ; insereDado   ; insereDado  ; 0.000        ; 0.113      ; 0.674      ;
; 0.409 ; lpm_ff:inst5|dffs[10]                                                                            ; lpm_ff:inst6|dffs[10] ; insereDado   ; insereDado  ; 0.000        ; 0.113      ; 0.674      ;
; 0.413 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[19] ; lpm_ff:inst2|dffs[19] ; clkFPGA      ; insereDado  ; 0.000        ; 0.054      ; 0.619      ;
; 0.413 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[18] ; lpm_ff:inst2|dffs[18] ; clkFPGA      ; insereDado  ; 0.000        ; 0.013      ; 0.578      ;
; 0.414 ; lpm_ff:inst5|dffs[26]                                                                            ; lpm_ff:inst6|dffs[26] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; lpm_ff:inst5|dffs[8]                                                                             ; lpm_ff:inst6|dffs[8]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; lpm_ff:inst5|dffs[24]                                                                            ; lpm_ff:inst6|dffs[24] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; lpm_ff:inst4|dffs[4]                                                                             ; lpm_ff:inst1|dffs[4]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.568      ;
; 0.419 ; lpm_ff:inst4|dffs[30]                                                                            ; lpm_ff:inst1|dffs[30] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.571      ;
; 0.421 ; lpm_ff:inst5|dffs[7]                                                                             ; lpm_ff:inst6|dffs[7]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.573      ;
; 0.421 ; lpm_ff:inst5|dffs[6]                                                                             ; lpm_ff:inst6|dffs[6]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; lpm_ff:inst5|dffs[25]                                                                            ; lpm_ff:inst6|dffs[25] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[7]  ; lpm_ff:inst2|dffs[30] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.479      ;
; 0.423 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|man_result_ff[22] ; lpm_ff:inst2|dffs[22] ; clkFPGA      ; insereDado  ; 0.000        ; 0.013      ; 0.588      ;
; 0.423 ; lpm_ff:inst5|dffs[21]                                                                            ; lpm_ff:inst6|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.575      ;
; 0.425 ; lpm_ff:inst4|dffs[3]                                                                             ; lpm_ff:inst1|dffs[3]  ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[3]  ; lpm_ff:inst2|dffs[26] ; clkFPGA      ; insereDado  ; 0.000        ; -0.096     ; 0.482      ;
; 0.427 ; lpm_ff:inst2|dffs[22]                                                                            ; lpm_ff:inst4|dffs[22] ; insereDado   ; insereDado  ; 0.000        ; 0.004      ; 0.583      ;
; 0.427 ; lpm_ff:inst4|dffs[1]                                                                             ; lpm_ff:inst1|dffs[1]  ; insereDado   ; insereDado  ; 0.000        ; -0.016     ; 0.563      ;
; 0.431 ; lpm_ff:inst5|dffs[13]                                                                            ; lpm_ff:inst6|dffs[13] ; insereDado   ; insereDado  ; 0.000        ; 0.000      ; 0.583      ;
; 0.433 ; lpm_ff:inst4|dffs[5]                                                                             ; lpm_ff:inst1|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; -0.016     ; 0.569      ;
; 0.435 ; lpm_ff:inst1|dffs[5]                                                                             ; lpm_ff:inst5|dffs[5]  ; insereDado   ; insereDado  ; 0.000        ; 0.237      ; 0.824      ;
; 0.436 ; lpm_ff:inst2|dffs[20]                                                                            ; lpm_ff:inst4|dffs[20] ; insereDado   ; insereDado  ; 0.000        ; -0.009     ; 0.579      ;
; 0.436 ; lpm_ff:inst2|dffs[21]                                                                            ; lpm_ff:inst4|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.004      ; 0.592      ;
; 0.440 ; normaliza5:inst8|normaliza5_altfp_mult_bnn:normaliza5_altfp_mult_bnn_component|exp_result_ff[6]  ; lpm_ff:inst2|dffs[29] ; clkFPGA      ; insereDado  ; 0.000        ; -0.098     ; 0.494      ;
; 0.440 ; lpm_ff:inst4|dffs[0]                                                                             ; lpm_ff:inst1|dffs[0]  ; insereDado   ; insereDado  ; 0.000        ; 0.233      ; 0.825      ;
; 0.450 ; lpm_ff:inst2|dffs[8]                                                                             ; lpm_ff:inst4|dffs[8]  ; insereDado   ; insereDado  ; 0.000        ; 0.120      ; 0.722      ;
; 0.451 ; lpm_ff:inst1|dffs[10]                                                                            ; lpm_ff:inst5|dffs[10] ; insereDado   ; insereDado  ; 0.000        ; 0.221      ; 0.824      ;
; 0.452 ; lpm_ff:inst2|dffs[9]                                                                             ; lpm_ff:inst4|dffs[9]  ; insereDado   ; insereDado  ; 0.000        ; 0.120      ; 0.724      ;
; 0.455 ; lpm_ff:inst1|dffs[28]                                                                            ; lpm_ff:inst5|dffs[28] ; insereDado   ; insereDado  ; 0.000        ; 0.092      ; 0.699      ;
; 0.456 ; lpm_ff:inst2|dffs[12]                                                                            ; lpm_ff:inst4|dffs[12] ; insereDado   ; insereDado  ; 0.000        ; 0.112      ; 0.720      ;
; 0.457 ; lpm_ff:inst5|dffs[14]                                                                            ; lpm_ff:inst6|dffs[14] ; insereDado   ; insereDado  ; 0.000        ; 0.070      ; 0.679      ;
; 0.458 ; lpm_ff:inst1|dffs[12]                                                                            ; lpm_ff:inst5|dffs[12] ; insereDado   ; insereDado  ; 0.000        ; 0.055      ; 0.665      ;
; 0.461 ; lpm_ff:inst1|dffs[21]                                                                            ; lpm_ff:inst5|dffs[21] ; insereDado   ; insereDado  ; 0.000        ; 0.221      ; 0.834      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; altfp_add_sub0:inst13|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altshift_taps:aligned_dataa_exp_dffe12_rtl_0|shift_taps_h0m:auto_generated|altsyncram_s681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_datain_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clkFPGA ; Rise       ; contador_soma3:inst19|contador_soma3_altfp_add_sub_j0j:contador_soma3_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_h681:altsyncram2|ram_block3a4~porta_memory_reg0   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'insereDado'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; insereDado ; Rise       ; insereDado            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst53                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst53                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst54                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst54                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst55                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst55                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst57                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst57                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; inst60                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; inst60                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst1|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst1|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; insereDado ; Rise       ; lpm_ff:inst2|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; insereDado ; Rise       ; lpm_ff:inst2|dffs[21] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]'                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[0]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[0]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[10]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[10]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[11]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[11]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[12]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[12]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[13]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[13]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[14]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[14]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[15]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[15]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[16]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[16]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[17]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[17]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[18]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[18]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[19]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[19]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[1]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[1]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[20]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[20]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[21]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[21]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[22]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[22]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[23]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[23]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[24]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[24]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[25]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[25]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[26]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[26]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[27]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[27]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[28]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[28]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[29]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[29]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[2]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[2]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[30]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[30]                                                   ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[3]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[3]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[4]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[4]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[5]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[5]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[6]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[6]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[7]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[7]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[8]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[8]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[9]                                                    ;
; -1.016 ; -0.016       ; 1.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst36|dffs[9]                                                    ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual|combout          ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual|combout          ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0] ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0] ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk   ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk   ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[0]|clk                                                       ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[0]|clk                                                       ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[10]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[10]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[11]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[11]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[12]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[12]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[13]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[13]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[14]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[14]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[15]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[15]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[16]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[16]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[17]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[17]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[18]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[18]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[19]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[19]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[1]|clk                                                       ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[1]|clk                                                       ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[20]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[20]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[21]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[21]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[22]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[22]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[23]|clk                                                      ;
; -0.016 ; -0.016       ; 0.000          ; Low Pulse Width  ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; Rise       ; inst36|dffs[23]|clk                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dado[*]   ; clkFPGA    ; -0.034 ; -0.034 ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; -0.067 ; -0.067 ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; -0.132 ; -0.132 ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; -0.114 ; -0.114 ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; -0.392 ; -0.392 ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; -0.374 ; -0.374 ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; -0.359 ; -0.359 ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; -0.459 ; -0.459 ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; -0.134 ; -0.134 ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; -0.034 ; -0.034 ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; -0.223 ; -0.223 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dado[*]   ; clkFPGA    ; 0.579 ; 0.579 ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; 0.187 ; 0.187 ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; 0.252 ; 0.252 ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; 0.234 ; 0.234 ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; 0.512 ; 0.512 ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; 0.494 ; 0.494 ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; 0.479 ; 0.479 ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; 0.579 ; 0.579 ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; 0.254 ; 0.254 ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; 0.154 ; 0.154 ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; 0.343 ; 0.343 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 4.712 ; 4.712 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 4.255 ; 4.255 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 4.862 ; 4.862 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 4.712 ; 4.712 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 4.255 ; 4.255 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 4.862 ; 4.862 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                      ;
+-----------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                        ; -9.350    ; -2.184  ; N/A      ; N/A     ; -1.675              ;
;  clkFPGA                                                                                ; -9.350    ; -2.133  ; N/A      ; N/A     ; -1.627              ;
;  contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.962     ; -2.184  ; N/A      ; N/A     ; -1.675              ;
;  insereDado                                                                             ; -0.987    ; 0.078   ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS                                                                         ; -7936.713 ; -75.11  ; 0.0      ; 0.0     ; -4948.664           ;
;  clkFPGA                                                                                ; -7904.775 ; -15.290 ; N/A      ; N/A     ; -4699.900           ;
;  contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 0.000     ; -59.820 ; N/A      ; N/A     ; -149.750            ;
;  insereDado                                                                             ; -31.938   ; 0.000   ; N/A      ; N/A     ; -161.222            ;
+-----------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dado[*]   ; clkFPGA    ; 0.417  ; 0.417  ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; 0.417  ; 0.417  ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; 0.230  ; 0.230  ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; 0.334  ; 0.334  ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; -0.263 ; -0.263 ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; -0.239 ; -0.239 ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; -0.235 ; -0.235 ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; -0.370 ; -0.370 ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; 0.201  ; 0.201  ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; 0.295  ; 0.295  ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; 0.057  ; 0.057  ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dado[*]   ; clkFPGA    ; 0.600 ; 0.600 ; Rise       ; clkFPGA         ;
;  dado[0]  ; clkFPGA    ; 0.187 ; 0.187 ; Rise       ; clkFPGA         ;
;  dado[1]  ; clkFPGA    ; 0.252 ; 0.252 ; Rise       ; clkFPGA         ;
;  dado[2]  ; clkFPGA    ; 0.234 ; 0.234 ; Rise       ; clkFPGA         ;
;  dado[3]  ; clkFPGA    ; 0.512 ; 0.512 ; Rise       ; clkFPGA         ;
;  dado[4]  ; clkFPGA    ; 0.494 ; 0.494 ; Rise       ; clkFPGA         ;
;  dado[5]  ; clkFPGA    ; 0.479 ; 0.479 ; Rise       ; clkFPGA         ;
;  dado[6]  ; clkFPGA    ; 0.600 ; 0.600 ; Rise       ; clkFPGA         ;
;  dado[7]  ; clkFPGA    ; 0.254 ; 0.254 ; Rise       ; clkFPGA         ;
;  dado[8]  ; clkFPGA    ; 0.154 ; 0.154 ; Rise       ; clkFPGA         ;
;  dado[9]  ; clkFPGA    ; 0.343 ; 0.343 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 8.440 ; 8.440 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 7.673 ; 7.673 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 9.272 ; 9.272 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWM       ; clkFPGA    ; 4.712 ; 4.712 ; Rise       ; clkFPGA         ;
; PWM_osc   ; clkFPGA    ; 4.255 ; 4.255 ; Rise       ; clkFPGA         ;
; selDado   ; insereDado ; 4.862 ; 4.862 ; Rise       ; insereDado      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clkFPGA                                                                                ; clkFPGA                                                                                ; 566066   ; 0        ; 0        ; 0        ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA                                                                                ; 117      ; 31       ; 0        ; 0        ;
; insereDado                                                                             ; clkFPGA                                                                                ; 488656   ; 0        ; 0        ; 0        ;
; clkFPGA                                                                                ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 31       ; 0        ; 0        ; 0        ;
; clkFPGA                                                                                ; insereDado                                                                             ; 31       ; 0        ; 0        ; 0        ;
; insereDado                                                                             ; insereDado                                                                             ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clkFPGA                                                                                ; clkFPGA                                                                                ; 566066   ; 0        ; 0        ; 0        ;
; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; clkFPGA                                                                                ; 117      ; 31       ; 0        ; 0        ;
; insereDado                                                                             ; clkFPGA                                                                                ; 488656   ; 0        ; 0        ; 0        ;
; clkFPGA                                                                                ; contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] ; 31       ; 0        ; 0        ; 0        ;
; clkFPGA                                                                                ; insereDado                                                                             ; 31       ; 0        ; 0        ; 0        ;
; insereDado                                                                             ; insereDado                                                                             ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 28 01:51:11 2018
Info: Command: quartus_sta media_movel -c media_movel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'media_movel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkFPGA clkFPGA
    Info (332105): create_clock -period 1.000 -name insereDado insereDado
    Info (332105): create_clock -period 1.000 -name contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.350     -7904.775 clkFPGA 
    Info (332119):    -0.987       -31.938 insereDado 
    Info (332119):     1.218         0.000 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.184       -59.820 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
    Info (332119):    -2.133       -15.290 clkFPGA 
    Info (332119):     0.078         0.000 insereDado 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.675      -149.750 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
    Info (332119):    -1.627     -4637.692 clkFPGA 
    Info (332119):    -1.222      -161.222 insereDado 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst17|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.444     -2400.215 clkFPGA 
    Info (332119):     0.033         0.000 insereDado 
    Info (332119):     0.962         0.000 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.443
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.443       -10.188 clkFPGA 
    Info (332119):    -0.871       -22.945 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
    Info (332119):     0.114         0.000 insereDado 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -4699.900 clkFPGA 
    Info (332119):    -1.222      -161.222 insereDado 
    Info (332119):    -1.016       -64.080 contadorPWM:inst17|lpm_counter:LPM_COUNTER_component|cntr_fjj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Wed Nov 28 01:51:14 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


