[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
ContAssign                                             1
Design                                                 1
Identifier                                             1
LogicTypespec                                          6
Module                                                 1
ModuleTypespec                                         1
Net                                                    6
Operation                                              2
Range                                                  4
RefObj                                                 6
RefTypespec                                            6
SourceFile                                             1
------------------------------------------------------------
Total:                                                44
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: , line:3:1, endln:3:6
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:6
  |vpiImportTypespec:
  \_Net: (work@top.first_condition), line:2:14, endln:2:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition), line:2:1, endln:2:6
      |vpiParent:
      \_Net: (work@top.first_condition), line:2:14, endln:2:29
      |vpiFullName:work@top.first_condition
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.first_condition_false), line:2:31, endln:2:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition_false), line:2:1, endln:2:6
      |vpiParent:
      \_Net: (work@top.first_condition_false), line:2:31, endln:2:52
      |vpiFullName:work@top.first_condition_false
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
  |vpiImportTypespec:
  \_Net: (work@top.first_condition_true), line:3:14, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition_true), line:3:1, endln:3:13
      |vpiParent:
      \_Net: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiFullName:work@top.first_condition_true
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.second_condition_true), line:3:35, endln:3:56
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.second_condition_true), line:3:1, endln:3:13
      |vpiParent:
      \_Net: (work@top.second_condition_true), line:3:35, endln:3:56
      |vpiFullName:work@top.second_condition_true
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.second_condition_false), line:3:1, endln:3:13
      |vpiParent:
      \_Net: (work@top.second_condition_false), line:3:58, endln:3:80
      |vpiFullName:work@top.second_condition_false
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.result), line:3:82, endln:3:88
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.result), line:3:1, endln:3:13
      |vpiParent:
      \_Net: (work@top.result), line:3:82, endln:3:88
      |vpiFullName:work@top.result
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.first_condition), line:2:14, endln:2:29
  |vpiNet:
  \_Net: (work@top.first_condition_false), line:2:31, endln:2:52
  |vpiNet:
  \_Net: (work@top.first_condition_true), line:3:14, endln:3:34
  |vpiNet:
  \_Net: (work@top.second_condition_true), line:3:35, endln:3:56
  |vpiNet:
  \_Net: (work@top.second_condition_false), line:3:58, endln:3:80
  |vpiNet:
  \_Net: (work@top.result), line:3:82, endln:3:88
  |vpiContAssign:
  \_ContAssign: , line:4:8, endln:6:63
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:4:17, endln:6:63
      |vpiParent:
      \_ContAssign: , line:4:8, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_Net: (work@top.first_condition), line:2:14, endln:2:29
      |vpiOperand:
      \_RefObj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_Net: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiOperand:
      \_Operation: , line:5:17, endln:6:63
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_RefObj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_Net: (work@top.first_condition_false), line:2:31, endln:2:52
        |vpiOperand:
        \_RefObj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_Net: (work@top.second_condition_true), line:3:35, endln:3:56
        |vpiOperand:
        \_RefObj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_Net: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiLhs:
    \_RefObj: (work@top.result), line:4:8, endln:4:14
      |vpiParent:
      \_ContAssign: , line:4:8, endln:6:63
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_Net: (work@top.result), line:3:82, endln:3:88
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
