<stg><name>master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="35" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %icmp_ln214 = icmp_eq  i10 %indvar_flatten_load, i10 1008

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:3 %add_ln214_1 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:4 %br_ln214 = br i1 %icmp_ln214, void %.split25, void %_Z12maxPool1_fixPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA1_S3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split25:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split25:2 %d_load = load i4 %d

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split25:3 %add_ln214 = add i4 %d_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:6 %icmp_ln215 = icmp_eq  i7 %i_load, i7 126

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split25:7 %select_ln214 = select i1 %icmp_ln215, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split25:8 %select_ln214_1 = select i1 %icmp_ln215, i4 %add_ln214, i4 %d_load

]]></Node>
<StgValue><ssdm name="select_ln214_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.split25:12 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln214, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.split25:13 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %select_ln214, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="10">
<![CDATA[
.split25:14 %zext_ln220 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:15 %sub_ln220 = sub i12 %tmp_2, i12 %zext_ln220

]]></Node>
<StgValue><ssdm name="sub_ln220"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="7">
<![CDATA[
.split25:41 %select_ln214_cast = zext i7 %select_ln214

]]></Node>
<StgValue><ssdm name="select_ln214_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:42 %mul = mul i15 %select_ln214_cast, i15 171

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split25:43 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:49 %add_ln215 = add i7 %select_ln214, i7 1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split25:50 %store_ln214 = store i10 %add_ln214_1, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split25:51 %store_ln214 = store i4 %select_ln214_1, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split25:52 %store_ln215 = store i7 %add_ln215, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="4">
<![CDATA[
.split25:9 %select_ln214_1_cast1 = zext i4 %select_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln214_1_cast1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="4">
<![CDATA[
.split25:10 %select_ln214_1_cast = zext i4 %select_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln214_1_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:16 %add_ln220 = add i12 %sub_ln220, i12 %select_ln214_1_cast

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
.split25:17 %zext_ln220_1 = zext i12 %add_ln220

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:18 %conv1_addr = getelementptr i35 %conv1, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="conv1_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:19 %add_ln220_1 = add i12 %sub_ln220, i12 8

]]></Node>
<StgValue><ssdm name="add_ln220_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:20 %add_ln220_2 = add i12 %add_ln220_1, i12 %select_ln214_1_cast

]]></Node>
<StgValue><ssdm name="add_ln220_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
.split25:21 %zext_ln220_2 = zext i12 %add_ln220_2

]]></Node>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:22 %conv1_addr_1 = getelementptr i35 %conv1, i64 0, i64 %zext_ln220_2

]]></Node>
<StgValue><ssdm name="conv1_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:23 %add_ln220_3 = add i12 %sub_ln220, i12 16

]]></Node>
<StgValue><ssdm name="add_ln220_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split25:24 %add_ln220_4 = add i12 %add_ln220_3, i12 %select_ln214_1_cast

]]></Node>
<StgValue><ssdm name="add_ln220_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
.split25:25 %zext_ln220_3 = zext i12 %add_ln220_4

]]></Node>
<StgValue><ssdm name="zext_ln220_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:26 %conv1_addr_2 = getelementptr i35 %conv1, i64 0, i64 %zext_ln220_3

]]></Node>
<StgValue><ssdm name="conv1_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="35" op_0_bw="12">
<![CDATA[
.split25:32 %conv1_load = load i12 %conv1_addr

]]></Node>
<StgValue><ssdm name="conv1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="35" op_0_bw="12">
<![CDATA[
.split25:35 %conv1_load_1 = load i12 %conv1_addr_1

]]></Node>
<StgValue><ssdm name="conv1_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="35" op_0_bw="12">
<![CDATA[
.split25:38 %conv1_load_2 = load i12 %conv1_addr_2

]]></Node>
<StgValue><ssdm name="conv1_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split25:44 %tmp_24_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split25:45 %empty_36 = add i9 %tmp_24_cast, i9 %select_ln214_1_cast1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="35" op_0_bw="12">
<![CDATA[
.split25:32 %conv1_load = load i12 %conv1_addr

]]></Node>
<StgValue><ssdm name="conv1_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="35" op_0_bw="12">
<![CDATA[
.split25:35 %conv1_load_1 = load i12 %conv1_addr_1

]]></Node>
<StgValue><ssdm name="conv1_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="35" op_0_bw="12">
<![CDATA[
.split25:38 %conv1_load_2 = load i12 %conv1_addr_2

]]></Node>
<StgValue><ssdm name="conv1_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="72" st_id="5" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="73" st_id="6" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="75" st_id="8" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="76" st_id="9" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="77" st_id="10" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="78" st_id="11" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split25:28 %rem_i_urem = urem i7 %select_ln214, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2">
<![CDATA[
.split25:29 %trunc_ln216 = trunc i2 %rem_i_urem

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split25:30 %icmp_ln216 = icmp_eq  i2 %trunc_ln216, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="35" op_0_bw="35">
<![CDATA[
.split25:0 %p_load = load i35 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split25:31 %select_ln216 = select i1 %icmp_ln216, i35 0, i35 %p_load

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split25:33 %icmp_ln1548 = icmp_ult  i35 %select_ln216, i35 %conv1_load

]]></Node>
<StgValue><ssdm name="icmp_ln1548"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split25:34 %select_ln221 = select i1 %icmp_ln1548, i35 %conv1_load, i35 %select_ln216

]]></Node>
<StgValue><ssdm name="select_ln221"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="85" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split25:36 %icmp_ln1548_1 = icmp_ult  i35 %select_ln221, i35 %conv1_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln1548_1"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split25:37 %select_ln221_1 = select i1 %icmp_ln1548_1, i35 %conv1_load_1, i35 %select_ln221

]]></Node>
<StgValue><ssdm name="select_ln221_1"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split25:39 %icmp_ln1548_2 = icmp_ult  i35 %select_ln221_1, i35 %conv1_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln1548_2"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split25:40 %select_ln221_2 = select i1 %icmp_ln1548_2, i35 %conv1_load_2, i35 %select_ln221_1

]]></Node>
<StgValue><ssdm name="select_ln221_2"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="35" op_1_bw="35" op_2_bw="0">
<![CDATA[
.split25:53 %store_ln221 = store i35 %select_ln221_2, i35 %empty

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
_Z12maxPool1_fixPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA1_S3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_214_1_VITIS_LOOP_215_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split25:5 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1008, i64 1008, i64 1008

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split25:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:27 %specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
.split25:46 %p_cast = zext i9 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:47 %max1_V_0_addr = getelementptr i35 %max1_V_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="max1_V_0_addr"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="35" op_1_bw="9">
<![CDATA[
.split25:48 %store_ln222 = store i35 %select_ln221_2, i9 %max1_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.split25:54 %br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
