// Seed: 4189165247
module module_0 (
    output uwire id_0,
    output wor   id_1,
    output tri   id_2,
    input  uwire module_0,
    output wand  id_4
    , id_7,
    output tri0  id_5
);
  wire id_8;
  wire id_9;
  ;
  real  id_10;
  logic id_11;
  always force id_2 = !id_8;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output tri id_6
);
  supply1 id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_5,
      id_6,
      id_6
  );
  assign id_0 = id_5 + -1;
  wire id_9;
  ;
  assign id_8 = id_9 == -1 && 1 === -1 && id_5 - 1 < (id_4 & "") && -1 == (id_5 && 1 == -1);
endmodule
