//! IDT (Interrupt Descriptor Table) construction surface, the IRET-frame
//! corruption recovery path, and the IST-vector entry guard.
//!
//! Inv. 2: kernel-mode CPU state cannot be tampered with by OSTD clients.
//! Corrupt IRET frames are unrecoverable — [`handle_corrupt_iret_frame`]
//! dumps and panics.

use core::arch::asm;
use core::cell::UnsafeCell;
use core::marker::PhantomData;
use core::mem::{MaybeUninit, size_of};
use core::sync::atomic::{AtomicBool, Ordering};

use crate::cpu::preempt;
use crate::sync::BspToken;

// Gated on the kernel target rather than `not(test)`: the stubs reference
// `common_exception_handler` / `isr_iret_frame_corrupt`, which exist only in
// the final kernel link, and `not(test)` still covers host integration tests.
#[cfg(all(target_arch = "x86_64", target_os = "none"))]
core::arch::global_asm!(include_str!("asm/handlers.s"), options(att_syntax));

pub const IDT_ENTRIES: usize = 256;

/// Interrupt-gate type/attr byte (DPL=0, present). Clears IF on entry.
pub const IDT_GATE_INTERRUPT: u8 = 0x8E;

/// Trap-gate type/attr byte (DPL=0, present). Does *not* clear IF on entry.
pub const IDT_GATE_TRAP: u8 = 0x8F;

// CPU exception vectors — Intel SDM Vol. 3A, Table 6-1.

/// Divide Error (#DE).
pub const EXCEPTION_DIVIDE_ERROR: u8 = 0;
/// Debug (#DB).
pub const EXCEPTION_DEBUG: u8 = 1;
/// Non-Maskable Interrupt (NMI).
pub const EXCEPTION_NMI: u8 = 2;
/// Breakpoint (#BP).
pub const EXCEPTION_BREAKPOINT: u8 = 3;
/// Overflow (#OF).
pub const EXCEPTION_OVERFLOW: u8 = 4;
/// Bound Range Exceeded (#BR).
pub const EXCEPTION_BOUND_RANGE: u8 = 5;
/// Invalid Opcode (#UD).
pub const EXCEPTION_INVALID_OPCODE: u8 = 6;
/// Device Not Available (#NM).
pub const EXCEPTION_DEVICE_NOT_AVAIL: u8 = 7;
/// Double Fault (#DF).
pub const EXCEPTION_DOUBLE_FAULT: u8 = 8;
/// Coprocessor Segment Overrun (reserved).
pub const EXCEPTION_COPROCESSOR_OVERRUN: u8 = 9;
/// Invalid TSS (#TS).
pub const EXCEPTION_INVALID_TSS: u8 = 10;
/// Segment Not Present (#NP).
pub const EXCEPTION_SEGMENT_NOT_PRES: u8 = 11;
/// Stack-Segment Fault (#SS).
pub const EXCEPTION_STACK_FAULT: u8 = 12;
/// General Protection (#GP).
pub const EXCEPTION_GENERAL_PROTECTION: u8 = 13;
/// Page Fault (#PF).
pub const EXCEPTION_PAGE_FAULT: u8 = 14;
/// Reserved.
pub const EXCEPTION_RESERVED_15: u8 = 15;
/// x87 FPU Floating-Point Error (#MF).
pub const EXCEPTION_FPU_ERROR: u8 = 16;
/// Alignment Check (#AC).
pub const EXCEPTION_ALIGNMENT_CHECK: u8 = 17;
/// Machine Check (#MC).
pub const EXCEPTION_MACHINE_CHECK: u8 = 18;
/// SIMD Floating-Point Exception (#XM/#XF).
pub const EXCEPTION_SIMD_FP_EXCEPTION: u8 = 19;
/// Virtualization Exception (#VE).
pub const EXCEPTION_VIRTUALIZATION: u8 = 20;
/// Control Protection Exception (#CP).
pub const EXCEPTION_CONTROL_PROTECTION: u8 = 21;
// Vectors 22-31 are reserved.

/// Base vector for hardware IRQs; IRQ0 maps here.
pub const IRQ_BASE_VECTOR: u8 = 32;

pub const SYSCALL_VECTOR: u8 = 0x80;

/// Shutdown IPI: broadcast to park every CPU at power-off.
pub const SHUTDOWN_VECTOR: u8 = 0xFE;

pub const TLB_SHOOTDOWN_VECTOR: u8 = 0xFD;

/// Reschedule IPI: wakes a CPU from idle to run newly-queued tasks.
pub const RESCHEDULE_IPI_VECTOR: u8 = 0xFC;

/// RCU quiescent-state IPI: bumps the per-CPU RCU QS counter.
pub const RCU_QS_IPI_VECTOR: u8 = 0xFB;

/// Each CPU's local APIC timer fires here for scheduler preemption.
pub const LAPIC_TIMER_VECTOR: u8 = 0xEC;

/// First MSI vector; 32-47 are reserved for legacy IOAPIC IRQs.
pub const MSI_VECTOR_BASE: u8 = 48;

/// One-past-the-last MSI vector; 224-255 are reserved for system IPIs,
/// LAPIC timer, and spurious.
pub const MSI_VECTOR_END: u8 = 224;

pub const MSI_VECTOR_COUNT: usize = (MSI_VECTOR_END - MSI_VECTOR_BASE) as usize;

/// x86-64 IDT entry. Layout matches Intel SDM Vol. 3A §6.14.1.
#[repr(C, packed)]
#[derive(Copy, Clone)]
pub struct IdtEntry {
    pub offset_low: u16,
    pub selector: u16,
    pub ist: u8,
    pub type_attr: u8,
    pub offset_mid: u16,
    pub offset_high: u32,
    pub zero: u32,
}

impl IdtEntry {
    pub const fn zero() -> Self {
        Self {
            offset_low: 0,
            selector: 0,
            ist: 0,
            type_attr: 0,
            offset_mid: 0,
            offset_high: 0,
            zero: 0,
        }
    }

    pub const fn format(handler: u64, selector: u16, typ: u8, dpl: u8) -> Self {
        Self {
            offset_low: (handler & 0xFFFF) as u16,
            selector,
            ist: 0,
            type_attr: typ | 0x80 | ((dpl & 0x3) << 5),
            offset_mid: ((handler >> 16) & 0xFFFF) as u16,
            offset_high: (handler >> 32) as u32,
            zero: 0,
        }
    }

    /// Reassemble the handler offset from the three-part split.
    pub const fn handler(&self) -> u64 {
        (self.offset_low as u64)
            | ((self.offset_mid as u64) << 16)
            | ((self.offset_high as u64) << 32)
    }
}

#[repr(C, packed)]
struct IdtPtr {
    limit: u16,
    base: u64,
}

/// Owns the 256-entry IDT array; the hardware `lidt` is gated behind
/// `unsafe fn load`.
pub struct IdtBuilder {
    entries: UnsafeCell<[IdtEntry; IDT_ENTRIES]>,
}

// SAFETY: every mutator goes through `&self` + interior mutability;
// callers serialise the IDT-build sequence at boot. Inv. 2.
unsafe impl Sync for IdtBuilder {}

impl IdtBuilder {
    pub const fn new() -> Self {
        Self {
            entries: UnsafeCell::new([IdtEntry::zero(); IDT_ENTRIES]),
        }
    }

    /// Install a kernel-only (DPL=0) gate.
    pub fn set_gate(&self, vector: u8, handler: u64, selector: u16, typ: u8) {
        self.set_gate_priv(vector, handler, selector, typ, 0);
    }

    /// Install a gate with an explicit Descriptor Privilege Level; DPL=3 is
    /// required for software-int gates reachable from user mode (`int 0x80`).
    pub fn set_gate_priv(&self, vector: u8, handler: u64, selector: u16, typ: u8, dpl: u8) {
        let formatted = IdtEntry::format(handler, selector, typ, dpl);
        // SAFETY: `entries` is owned by this builder; aliasing is the
        // caller's responsibility (boot is single-threaded). Inv. 2.
        unsafe {
            (*self.entries.get())[vector as usize] = formatted;
        }
    }

    /// Bind a gate to a TSS IST slot (1..=7). Slot 0 = no IST.
    pub fn set_ist(&self, vector: u8, ist_slot: u8) {
        // SAFETY: see `set_gate_priv`.
        unsafe {
            (*self.entries.get())[vector as usize].ist = ist_slot & 0x7;
        }
    }

    pub fn get_gate(&self, vector: u8) -> IdtEntry {
        // SAFETY: see `set_gate_priv`.
        unsafe { (*self.entries.get())[vector as usize] }
    }

    /// Copy a gate read-back into a caller-supplied `*mut IdtEntry`.
    ///
    /// Returns `0` on success, `-1` if `out_entry` is null. Exists for the
    /// `idt_get_gate` C-ABI shim, so its callers stay in safe Rust.
    pub fn write_gate_to_caller(&self, vector: u8, out_entry: *mut IdtEntry) -> i32 {
        if out_entry.is_null() {
            return -1;
        }
        let entry = self.get_gate(vector);
        // SAFETY: out_entry is non-null per the guard; the FFI caller's C-ABI
        // contract states the pointer references a writable `IdtEntry`.
        unsafe {
            core::ptr::write(out_entry, entry);
        }
        0
    }

    /// Issue `lidt`.
    ///
    /// # Safety
    ///
    /// The caller must guarantee that:
    /// - every gate has been populated (or zeroed deliberately for
    ///   "no handler installed" semantics);
    /// - the IDT storage outlives the running CPU (`'static` —
    ///   typically because `IdtBuilder` is itself a `static`);
    /// - the matching GDT/TSS describing `selector`-side has already
    ///   been loaded.
    ///
    /// Inv. 2.
    pub unsafe fn load(&self) {
        let base = self.entries.get() as u64;
        let limit = (size_of::<IdtEntry>() * IDT_ENTRIES - 1) as u16;
        let ptr = IdtPtr { limit, base };
        // SAFETY: `lidt` reads the IDTR pointer + length from the
        // 10-byte structure on the stack.
        unsafe {
            asm!(
                "lidt [{0}]",
                in(reg) &ptr,
                options(nostack, preserves_flags),
            );
        }
    }

    /// Safe `'static` wrapper around [`Self::load`], discharging its three
    /// contract clauses: the `&'static self` receiver gives `'static` storage;
    /// `idt_init` runs `install_default_handlers` before any caller observes a
    /// witness; [`CpuInitWitness`](crate::sync::CpuInitWitness) is minted only
    /// inside `run_bsp_init` / `run_ap_init`, which load the GDT/TSS first.
    pub fn load_static<W: crate::sync::CpuInitWitness>(&'static self, _witness: &W) {
        // SAFETY: see fn-level docs; all three clauses are discharged
        // structurally.
        unsafe { self.load() };
    }
}

impl Default for IdtBuilder {
    fn default() -> Self {
        Self::new()
    }
}

// Same gate as the `handlers.s` global_asm above: this references its `isr*` /
// `msi_vector_table` symbols.
#[cfg(all(target_arch = "x86_64", target_os = "none"))]
impl IdtBuilder {
    /// Install the OSTD-supplied default exception, syscall-trap, IPI,
    /// LAPIC-timer, IRQ, and MSI gates; boot configures IST slots and loads
    /// the IDT separately.
    ///
    /// All gates use `KERNEL_CODE`. The syscall trap gate is DPL=3
    /// (user-reachable); every other gate is DPL=0. Vectors 9 and 15 are
    /// reserved (Intel SDM); they remain zeroed.
    pub fn install_default_handlers(&self) {
        unsafe extern "C" {
            fn isr0();
            fn isr1();
            fn isr2();
            fn isr3();
            fn isr4();
            fn isr5();
            fn isr6();
            fn isr7();
            fn isr8();
            fn isr10();
            fn isr11();
            fn isr12();
            fn isr13();
            fn isr14();
            fn isr16();
            fn isr17();
            fn isr18();
            fn isr19();
            fn isr128();
            fn isr_reschedule_ipi();
            fn isr_rcu_qs_ipi();
            fn isr_tlb_shootdown();
            fn isr_shutdown_ipi();
            fn isr_spurious();
            fn isr_lapic_timer();
            fn irq0();
            fn irq1();
            fn irq2();
            fn irq3();
            fn irq4();
            fn irq5();
            fn irq6();
            fn irq7();
            fn irq8();
            fn irq9();
            fn irq10();
            fn irq11();
            fn irq12();
            fn irq13();
            fn irq14();
            fn irq15();
            static msi_vector_table: [u64; MSI_VECTOR_COUNT];
        }

        let cs = crate::arch::x86_64::gdt::SegmentSelector::KERNEL_CODE.0;

        #[inline(always)]
        fn fp(p: unsafe extern "C" fn()) -> u64 {
            p as *const () as u64
        }

        self.set_gate(EXCEPTION_DIVIDE_ERROR, fp(isr0), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_DEBUG, fp(isr1), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_NMI, fp(isr2), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_BREAKPOINT, fp(isr3), cs, IDT_GATE_TRAP);
        self.set_gate(EXCEPTION_OVERFLOW, fp(isr4), cs, IDT_GATE_TRAP);
        self.set_gate(EXCEPTION_BOUND_RANGE, fp(isr5), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_INVALID_OPCODE, fp(isr6), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_DEVICE_NOT_AVAIL, fp(isr7), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_DOUBLE_FAULT, fp(isr8), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_INVALID_TSS, fp(isr10), cs, IDT_GATE_INTERRUPT);
        self.set_gate(
            EXCEPTION_SEGMENT_NOT_PRES,
            fp(isr11),
            cs,
            IDT_GATE_INTERRUPT,
        );
        self.set_gate(EXCEPTION_STACK_FAULT, fp(isr12), cs, IDT_GATE_INTERRUPT);
        self.set_gate(
            EXCEPTION_GENERAL_PROTECTION,
            fp(isr13),
            cs,
            IDT_GATE_INTERRUPT,
        );
        self.set_gate(EXCEPTION_PAGE_FAULT, fp(isr14), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_FPU_ERROR, fp(isr16), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_ALIGNMENT_CHECK, fp(isr17), cs, IDT_GATE_INTERRUPT);
        self.set_gate(EXCEPTION_MACHINE_CHECK, fp(isr18), cs, IDT_GATE_INTERRUPT);
        self.set_gate(
            EXCEPTION_SIMD_FP_EXCEPTION,
            fp(isr19),
            cs,
            IDT_GATE_INTERRUPT,
        );

        self.set_gate(32, fp(irq0), cs, IDT_GATE_INTERRUPT);
        self.set_gate(33, fp(irq1), cs, IDT_GATE_INTERRUPT);
        self.set_gate(34, fp(irq2), cs, IDT_GATE_INTERRUPT);
        self.set_gate(35, fp(irq3), cs, IDT_GATE_INTERRUPT);
        self.set_gate(36, fp(irq4), cs, IDT_GATE_INTERRUPT);
        self.set_gate(37, fp(irq5), cs, IDT_GATE_INTERRUPT);
        self.set_gate(38, fp(irq6), cs, IDT_GATE_INTERRUPT);
        self.set_gate(39, fp(irq7), cs, IDT_GATE_INTERRUPT);
        self.set_gate(40, fp(irq8), cs, IDT_GATE_INTERRUPT);
        self.set_gate(41, fp(irq9), cs, IDT_GATE_INTERRUPT);
        self.set_gate(42, fp(irq10), cs, IDT_GATE_INTERRUPT);
        self.set_gate(43, fp(irq11), cs, IDT_GATE_INTERRUPT);
        self.set_gate(44, fp(irq12), cs, IDT_GATE_INTERRUPT);
        self.set_gate(45, fp(irq13), cs, IDT_GATE_INTERRUPT);
        self.set_gate(46, fp(irq14), cs, IDT_GATE_INTERRUPT);
        self.set_gate(47, fp(irq15), cs, IDT_GATE_INTERRUPT);

        self.set_gate_priv(SYSCALL_VECTOR, fp(isr128), cs, IDT_GATE_TRAP, 3);

        self.set_gate(
            RESCHEDULE_IPI_VECTOR,
            fp(isr_reschedule_ipi),
            cs,
            IDT_GATE_INTERRUPT,
        );
        self.set_gate(
            RCU_QS_IPI_VECTOR,
            fp(isr_rcu_qs_ipi),
            cs,
            IDT_GATE_INTERRUPT,
        );
        self.set_gate(
            TLB_SHOOTDOWN_VECTOR,
            fp(isr_tlb_shootdown),
            cs,
            IDT_GATE_INTERRUPT,
        );
        self.set_gate(0xFE, fp(isr_shutdown_ipi), cs, IDT_GATE_INTERRUPT);
        self.set_gate(0xFF, fp(isr_spurious), cs, IDT_GATE_INTERRUPT);
        self.set_gate(
            LAPIC_TIMER_VECTOR,
            fp(isr_lapic_timer),
            cs,
            IDT_GATE_INTERRUPT,
        );

        // SYSCALL_VECTOR sits inside the MSI range and keeps its DPL=3 trap
        // gate from above.
        // SAFETY: msi_vector_table is a 176-entry rodata array emitted
        // by handlers.s; the asm guarantees i < MSI_VECTOR_COUNT.
        unsafe {
            for i in 0..MSI_VECTOR_COUNT {
                let vector = MSI_VECTOR_BASE.wrapping_add(i as u8);
                if vector == SYSCALL_VECTOR {
                    continue;
                }
                self.set_gate(vector, msi_vector_table[i], cs, IDT_GATE_INTERRUPT);
            }
        }
    }
}

/// Whether the kernel runs production exception handlers or test-mode
/// overrides.
#[repr(u8)]
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ExceptionMode {
    Normal = 0,
    Test = 1,
}

/// Sink for the IRET-frame-corruption diagnostic. Production wires a
/// klog-backed implementation; the OSTD-internal default is silent.
pub trait DiagnosticSink: Send + Sync + 'static {
    /// Emit one diagnostic line; a raw stream, no formatting allocation.
    fn emit(&self, line: &str);
}

struct SilentSink;
impl DiagnosticSink for SilentSink {
    #[inline]
    fn emit(&self, _line: &str) {}
}

static DEFAULT_SINK: SilentSink = SilentSink;

struct SinkSlot(UnsafeCell<MaybeUninit<&'static dyn DiagnosticSink>>);
// SAFETY: gated by `SINK_INSTALLED` AcqRel handshake.
unsafe impl Sync for SinkSlot {}

static SINK_SLOT: SinkSlot = SinkSlot(UnsafeCell::new(MaybeUninit::uninit()));
static SINK_INSTALLED: AtomicBool = AtomicBool::new(false);

/// One-shot wiring point for the production diagnostic sink; the `BspToken`
/// witnesses BSP-only init.
pub fn register_diagnostic_sink<'brand>(
    _token: &BspToken<'brand>,
    sink: &'static dyn DiagnosticSink,
) {
    let was_installed = SINK_INSTALLED.swap(true, Ordering::AcqRel);
    assert!(
        !was_installed,
        "slopos_ostd::irq::idt::register_diagnostic_sink called twice"
    );
    // SAFETY: exclusive transition just established by the swap.
    unsafe {
        (*SINK_SLOT.0.get()).write(sink);
    }
}

#[cfg(any(test, feature = "test-helpers"))]
pub fn reset_for_test() {
    SINK_INSTALLED.store(false, Ordering::Release);
}

#[inline]
fn current_sink() -> &'static dyn DiagnosticSink {
    if !SINK_INSTALLED.load(Ordering::Acquire) {
        return &DEFAULT_SINK;
    }
    // SAFETY: Acquire-pair with `register_diagnostic_sink` Release.
    unsafe { *(*SINK_SLOT.0.get()).as_ptr() }
}

/// Emit the standard IRET-frame corruption banner and panic.
///
/// `iret_frame` must point to 5 readable u64s laid out as
/// `[RIP, CS, RFLAGS, RSP, SS]` (the CPU-pushed portion of an
/// interrupt frame). The pointer need not be aligned.
///
/// # Safety
///
/// Caller certifies the 40-byte readability of `iret_frame`. This
/// function does not return — it panics. Inv. 2.
pub unsafe fn handle_corrupt_iret_frame(iret_frame: *const u64) -> ! {
    // SAFETY: caller guarantees iret_frame points to 5 readable u64s.
    let (rip, cs, rflags, rsp, ss) = unsafe {
        (
            core::ptr::read_unaligned(iret_frame),
            core::ptr::read_unaligned(iret_frame.add(1)),
            core::ptr::read_unaligned(iret_frame.add(2)),
            core::ptr::read_unaligned(iret_frame.add(3)),
            core::ptr::read_unaligned(iret_frame.add(4)),
        )
    };

    let sink = current_sink();
    sink.emit("ISR IRET FRAME CORRUPT (CS expected 0x08 or 0x23)");
    let _ = (rip, cs, rflags, rsp, ss);
    // TODO(tech-debt): the frame fields are read and then discarded — the sink
    // only ever receives the banner, so no field value reaches the log.

    panic!("Unrecoverable IRET frame corruption");
}

/// Predicate: must the given vector hold off deferred rescheduling?
///
/// Every architectural exception vector except #PF qualifies: each runs on a
/// per-CPU IST stack, where a deferred reschedule would let the next exception
/// on that vector overwrite the suspended frame. Hardware IRQs (32..) are the
/// paths a reschedule is *supposed* to leave from, and #PF joins them — it has
/// no IST precisely so a user fault can block.
#[inline]
pub const fn vector_uses_ist(vector: u8) -> bool {
    vector < 32 && vector != EXCEPTION_PAGE_FAULT
}

/// Const-generic RAII guard for IST-using exception entry points.
///
/// `Drop` decrements the per-CPU preempt count on the *quiet* path so no
/// deferred reschedule callback fires — that would corrupt the IST stack.
/// Non-IST vectors construct as a no-op.
#[must_use = "if unused, the IST preempt hold is immediately released"]
pub struct IrqEntryGuard<const V: u8> {
    _not_send: PhantomData<*const ()>,
}

impl<const V: u8> IrqEntryGuard<V> {
    #[inline]
    pub fn enter() -> Self {
        if vector_uses_ist(V) {
            preempt::irq_entry_bump();
        }
        Self {
            _not_send: PhantomData,
        }
    }
}

impl<const V: u8> Drop for IrqEntryGuard<V> {
    #[inline]
    fn drop(&mut self) {
        if vector_uses_ist(V) {
            preempt::irq_entry_leave_quiet();
        }
    }
}

/// Runtime-toggleable [`IrqEntryGuard`], for dispatch entry points where the
/// vector is only known dynamically.
#[must_use]
pub struct IstPreemptHold {
    active: bool,
}

impl IstPreemptHold {
    #[inline]
    pub fn new(active: bool) -> Self {
        if active {
            preempt::irq_entry_bump();
        }
        Self { active }
    }
}

impl Drop for IstPreemptHold {
    #[inline]
    fn drop(&mut self) {
        if self.active {
            preempt::irq_entry_leave_quiet();
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::cpu::preempt as p;

    fn isolate<R>(f: impl FnOnce() -> R) -> R {
        // Shares the process-global preempt backend with `cpu::preempt`'s
        // tests; serialise, then reset the baseline.
        let _g = crate::test_support::global_lock::lock_global_test_state();
        p::reset_for_test();
        let r = f();
        p::reset_for_test();
        r
    }

    #[test]
    fn idt_entry_format_round_trips_handler() {
        let h: u64 = 0x0000_FFFF_8000_1234;
        let e = IdtEntry::format(h, 0x08, IDT_GATE_INTERRUPT, 0);
        assert_eq!(e.handler(), h);
        let sel = e.selector;
        assert_eq!(sel, 0x08);
        let attr = e.type_attr;
        assert_eq!(attr & 0x0F, IDT_GATE_INTERRUPT & 0x0F);
        assert_eq!(attr & 0x80, 0x80); // present
        assert_eq!((attr >> 5) & 0x3, 0); // DPL=0
        let z = e.zero;
        let i = e.ist;
        assert_eq!(z, 0);
        assert_eq!(i, 0);
    }

    #[test]
    fn idt_entry_format_encodes_dpl_3() {
        let e = IdtEntry::format(0x1000, 0x08, IDT_GATE_TRAP, 3);
        let attr = e.type_attr;
        assert_eq!((attr >> 5) & 0x3, 3);
        assert_eq!(attr & 0x80, 0x80);
    }

    #[test]
    fn builder_set_gate_round_trip() {
        let b = IdtBuilder::new();
        b.set_gate(13, 0xFFFF_8000_DEAD_BEEF, 0x08, IDT_GATE_INTERRUPT);
        let e = b.get_gate(13);
        assert_eq!(e.handler(), 0xFFFF_8000_DEAD_BEEF);
        assert_eq!(e.type_attr, IDT_GATE_INTERRUPT | 0x80);
        assert_eq!(e.ist, 0);
    }

    #[test]
    fn builder_set_gate_priv_dpl_3() {
        let b = IdtBuilder::new();
        b.set_gate_priv(0x80, 0x1234_5678, 0x08, IDT_GATE_TRAP, 3);
        let e = b.get_gate(0x80);
        let attr = e.type_attr;
        assert_eq!((attr >> 5) & 0x3, 3);
    }

    #[test]
    fn builder_set_ist_masks_to_three_bits() {
        let b = IdtBuilder::new();
        b.set_gate(8, 0x100, 0x08, IDT_GATE_INTERRUPT);
        b.set_ist(8, 0xFF);
        let e = b.get_gate(8);
        assert_eq!(e.ist, 7);
    }

    #[test]
    fn vector_uses_ist_predicate() {
        assert!(vector_uses_ist(0));
        assert!(!vector_uses_ist(14));
        assert!(vector_uses_ist(31));
        assert!(!vector_uses_ist(32));
        assert!(!vector_uses_ist(0x80));
        assert!(!vector_uses_ist(0xFF));
    }

    #[test]
    fn irq_entry_guard_ist_vector_bumps_count() {
        isolate(|| {
            assert_eq!(p::preempt_count(), 0);
            let _g = IrqEntryGuard::<13>::enter();
            assert_eq!(p::preempt_count(), 1);
            drop(_g);
            assert_eq!(p::preempt_count(), 0);
        });
    }

    #[test]
    fn irq_entry_guard_page_fault_is_noop() {
        isolate(|| {
            let _g = IrqEntryGuard::<14>::enter();
            assert_eq!(p::preempt_count(), 0);
        });
    }

    #[test]
    fn irq_entry_guard_non_ist_vector_is_noop() {
        isolate(|| {
            assert_eq!(p::preempt_count(), 0);
            let _g = IrqEntryGuard::<32>::enter();
            assert_eq!(p::preempt_count(), 0);
        });
    }

    #[test]
    fn ist_preempt_hold_active_bumps_count() {
        isolate(|| {
            let _h = IstPreemptHold::new(true);
            assert_eq!(p::preempt_count(), 1);
        });
    }

    #[test]
    fn ist_preempt_hold_inactive_is_noop() {
        isolate(|| {
            let _h = IstPreemptHold::new(false);
            assert_eq!(p::preempt_count(), 0);
        });
    }

    #[test]
    fn exception_mode_eq() {
        assert_eq!(ExceptionMode::Normal, ExceptionMode::Normal);
        assert_ne!(ExceptionMode::Normal, ExceptionMode::Test);
    }
}
