// Seed: 3527243757
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  output wire id_2;
  input wire id_1;
  always @(-1 or 1) begin : LABEL_0
    assign id_2 = 1;
    wait (1);
  end
  assign id_3 = 1 ? id_1 : -1 ? -1 : 1 ? id_1 : id_1 ? 1 : id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  always force id_7 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 _id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output tri id_9,
    output supply1 id_10
);
  integer [-1 : -1  ===  id_3] id_12 = -1, id_13;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13
  );
  wire id_14;
  ;
endmodule
