
TriBaseInverseKinematics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047d4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080048e4  080048e4  000058e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ce0  08004ce0  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004ce0  08004ce0  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ce0  08004ce0  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004ce0  08004ce0  00005ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ce8  08004ce8  00005ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004cec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  2000000c  08004cf8  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08004cf8  0000619c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f63a  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002027  00000000  00000000  0001566f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00017698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000971  00000000  00000000  000182a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a27f  00000000  00000000  00018c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7af  00000000  00000000  00032e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d40f  00000000  00000000  00041647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cea56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003688  00000000  00000000  000cea9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d2124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	080048cc 	.word	0x080048cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	080048cc 	.word	0x080048cc

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2f>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000724:	bf24      	itt	cs
 8000726:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800072a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800072e:	d90d      	bls.n	800074c <__aeabi_d2f+0x30>
 8000730:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000734:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000738:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800073c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000740:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000744:	bf08      	it	eq
 8000746:	f020 0001 	biceq.w	r0, r0, #1
 800074a:	4770      	bx	lr
 800074c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000750:	d121      	bne.n	8000796 <__aeabi_d2f+0x7a>
 8000752:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000756:	bfbc      	itt	lt
 8000758:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800075c:	4770      	bxlt	lr
 800075e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000762:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000766:	f1c2 0218 	rsb	r2, r2, #24
 800076a:	f1c2 0c20 	rsb	ip, r2, #32
 800076e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000772:	fa20 f002 	lsr.w	r0, r0, r2
 8000776:	bf18      	it	ne
 8000778:	f040 0001 	orrne.w	r0, r0, #1
 800077c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000784:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000788:	ea40 000c 	orr.w	r0, r0, ip
 800078c:	fa23 f302 	lsr.w	r3, r3, r2
 8000790:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000794:	e7cc      	b.n	8000730 <__aeabi_d2f+0x14>
 8000796:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800079a:	d107      	bne.n	80007ac <__aeabi_d2f+0x90>
 800079c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007a0:	bf1e      	ittt	ne
 80007a2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007a6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007aa:	4770      	bxne	lr
 80007ac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007b0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007b4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_frsub>:
 80007bc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80007c0:	e002      	b.n	80007c8 <__addsf3>
 80007c2:	bf00      	nop

080007c4 <__aeabi_fsub>:
 80007c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080007c8 <__addsf3>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	bf1f      	itttt	ne
 80007cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007d0:	ea92 0f03 	teqne	r2, r3
 80007d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007dc:	d06a      	beq.n	80008b4 <__addsf3+0xec>
 80007de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e6:	bfc1      	itttt	gt
 80007e8:	18d2      	addgt	r2, r2, r3
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	4048      	eorgt	r0, r1
 80007ee:	4041      	eorgt	r1, r0
 80007f0:	bfb8      	it	lt
 80007f2:	425b      	neglt	r3, r3
 80007f4:	2b19      	cmp	r3, #25
 80007f6:	bf88      	it	hi
 80007f8:	4770      	bxhi	lr
 80007fa:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000802:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000806:	bf18      	it	ne
 8000808:	4240      	negne	r0, r0
 800080a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800080e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000812:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4249      	negne	r1, r1
 800081a:	ea92 0f03 	teq	r2, r3
 800081e:	d03f      	beq.n	80008a0 <__addsf3+0xd8>
 8000820:	f1a2 0201 	sub.w	r2, r2, #1
 8000824:	fa41 fc03 	asr.w	ip, r1, r3
 8000828:	eb10 000c 	adds.w	r0, r0, ip
 800082c:	f1c3 0320 	rsb	r3, r3, #32
 8000830:	fa01 f103 	lsl.w	r1, r1, r3
 8000834:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000838:	d502      	bpl.n	8000840 <__addsf3+0x78>
 800083a:	4249      	negs	r1, r1
 800083c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000840:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000844:	d313      	bcc.n	800086e <__addsf3+0xa6>
 8000846:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800084a:	d306      	bcc.n	800085a <__addsf3+0x92>
 800084c:	0840      	lsrs	r0, r0, #1
 800084e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000852:	f102 0201 	add.w	r2, r2, #1
 8000856:	2afe      	cmp	r2, #254	@ 0xfe
 8000858:	d251      	bcs.n	80008fe <__addsf3+0x136>
 800085a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800085e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000862:	bf08      	it	eq
 8000864:	f020 0001 	biceq.w	r0, r0, #1
 8000868:	ea40 0003 	orr.w	r0, r0, r3
 800086c:	4770      	bx	lr
 800086e:	0049      	lsls	r1, r1, #1
 8000870:	eb40 0000 	adc.w	r0, r0, r0
 8000874:	3a01      	subs	r2, #1
 8000876:	bf28      	it	cs
 8000878:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800087c:	d2ed      	bcs.n	800085a <__addsf3+0x92>
 800087e:	fab0 fc80 	clz	ip, r0
 8000882:	f1ac 0c08 	sub.w	ip, ip, #8
 8000886:	ebb2 020c 	subs.w	r2, r2, ip
 800088a:	fa00 f00c 	lsl.w	r0, r0, ip
 800088e:	bfaa      	itet	ge
 8000890:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000894:	4252      	neglt	r2, r2
 8000896:	4318      	orrge	r0, r3
 8000898:	bfbc      	itt	lt
 800089a:	40d0      	lsrlt	r0, r2
 800089c:	4318      	orrlt	r0, r3
 800089e:	4770      	bx	lr
 80008a0:	f092 0f00 	teq	r2, #0
 80008a4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008a8:	bf06      	itte	eq
 80008aa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008ae:	3201      	addeq	r2, #1
 80008b0:	3b01      	subne	r3, #1
 80008b2:	e7b5      	b.n	8000820 <__addsf3+0x58>
 80008b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008bc:	bf18      	it	ne
 80008be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008c2:	d021      	beq.n	8000908 <__addsf3+0x140>
 80008c4:	ea92 0f03 	teq	r2, r3
 80008c8:	d004      	beq.n	80008d4 <__addsf3+0x10c>
 80008ca:	f092 0f00 	teq	r2, #0
 80008ce:	bf08      	it	eq
 80008d0:	4608      	moveq	r0, r1
 80008d2:	4770      	bx	lr
 80008d4:	ea90 0f01 	teq	r0, r1
 80008d8:	bf1c      	itt	ne
 80008da:	2000      	movne	r0, #0
 80008dc:	4770      	bxne	lr
 80008de:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008e2:	d104      	bne.n	80008ee <__addsf3+0x126>
 80008e4:	0040      	lsls	r0, r0, #1
 80008e6:	bf28      	it	cs
 80008e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008ec:	4770      	bx	lr
 80008ee:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80008f2:	bf3c      	itt	cc
 80008f4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80008f8:	4770      	bxcc	lr
 80008fa:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008fe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000902:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000906:	4770      	bx	lr
 8000908:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800090c:	bf16      	itet	ne
 800090e:	4608      	movne	r0, r1
 8000910:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000914:	4601      	movne	r1, r0
 8000916:	0242      	lsls	r2, r0, #9
 8000918:	bf06      	itte	eq
 800091a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091e:	ea90 0f01 	teqeq	r0, r1
 8000922:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000926:	4770      	bx	lr

08000928 <__aeabi_ui2f>:
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	e004      	b.n	8000938 <__aeabi_i2f+0x8>
 800092e:	bf00      	nop

08000930 <__aeabi_i2f>:
 8000930:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000934:	bf48      	it	mi
 8000936:	4240      	negmi	r0, r0
 8000938:	ea5f 0c00 	movs.w	ip, r0
 800093c:	bf08      	it	eq
 800093e:	4770      	bxeq	lr
 8000940:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000944:	4601      	mov	r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	e01c      	b.n	8000986 <__aeabi_l2f+0x2a>

0800094c <__aeabi_ul2f>:
 800094c:	ea50 0201 	orrs.w	r2, r0, r1
 8000950:	bf08      	it	eq
 8000952:	4770      	bxeq	lr
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	e00a      	b.n	8000970 <__aeabi_l2f+0x14>
 800095a:	bf00      	nop

0800095c <__aeabi_l2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000968:	d502      	bpl.n	8000970 <__aeabi_l2f+0x14>
 800096a:	4240      	negs	r0, r0
 800096c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000970:	ea5f 0c01 	movs.w	ip, r1
 8000974:	bf02      	ittt	eq
 8000976:	4684      	moveq	ip, r0
 8000978:	4601      	moveq	r1, r0
 800097a:	2000      	moveq	r0, #0
 800097c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000980:	bf08      	it	eq
 8000982:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000986:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800098a:	fabc f28c 	clz	r2, ip
 800098e:	3a08      	subs	r2, #8
 8000990:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000994:	db10      	blt.n	80009b8 <__aeabi_l2f+0x5c>
 8000996:	fa01 fc02 	lsl.w	ip, r1, r2
 800099a:	4463      	add	r3, ip
 800099c:	fa00 fc02 	lsl.w	ip, r0, r2
 80009a0:	f1c2 0220 	rsb	r2, r2, #32
 80009a4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009a8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ac:	eb43 0002 	adc.w	r0, r3, r2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f102 0220 	add.w	r2, r2, #32
 80009bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009c0:	f1c2 0220 	rsb	r2, r2, #32
 80009c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c8:	fa21 f202 	lsr.w	r2, r1, r2
 80009cc:	eb43 0002 	adc.w	r0, r3, r2
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d6:	4770      	bx	lr

080009d8 <__aeabi_fmul>:
 80009d8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009e0:	bf1e      	ittt	ne
 80009e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e6:	ea92 0f0c 	teqne	r2, ip
 80009ea:	ea93 0f0c 	teqne	r3, ip
 80009ee:	d06f      	beq.n	8000ad0 <__aeabi_fmul+0xf8>
 80009f0:	441a      	add	r2, r3
 80009f2:	ea80 0c01 	eor.w	ip, r0, r1
 80009f6:	0240      	lsls	r0, r0, #9
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fe:	d01e      	beq.n	8000a3e <__aeabi_fmul+0x66>
 8000a00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a14:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a18:	bf3e      	ittt	cc
 8000a1a:	0049      	lslcc	r1, r1, #1
 8000a1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	ea40 0001 	orr.w	r0, r0, r1
 8000a26:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a2a:	2afd      	cmp	r2, #253	@ 0xfd
 8000a2c:	d81d      	bhi.n	8000a6a <__aeabi_fmul+0x92>
 8000a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a36:	bf08      	it	eq
 8000a38:	f020 0001 	biceq.w	r0, r0, #1
 8000a3c:	4770      	bx	lr
 8000a3e:	f090 0f00 	teq	r0, #0
 8000a42:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a46:	bf08      	it	eq
 8000a48:	0249      	lsleq	r1, r1, #9
 8000a4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a52:	3a7f      	subs	r2, #127	@ 0x7f
 8000a54:	bfc2      	ittt	gt
 8000a56:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5e:	4770      	bxgt	lr
 8000a60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	3a01      	subs	r2, #1
 8000a6a:	dc5d      	bgt.n	8000b28 <__aeabi_fmul+0x150>
 8000a6c:	f112 0f19 	cmn.w	r2, #25
 8000a70:	bfdc      	itt	le
 8000a72:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a76:	4770      	bxle	lr
 8000a78:	f1c2 0200 	rsb	r2, r2, #0
 8000a7c:	0041      	lsls	r1, r0, #1
 8000a7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a82:	f1c2 0220 	rsb	r2, r2, #32
 8000a86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8e:	f140 0000 	adc.w	r0, r0, #0
 8000a92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a96:	bf08      	it	eq
 8000a98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a9c:	4770      	bx	lr
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fmul+0xce>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fmul+0xe6>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e78f      	b.n	80009f0 <__aeabi_fmul+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	bf18      	it	ne
 8000ada:	ea93 0f0c 	teqne	r3, ip
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_fmul+0x11e>
 8000ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ae4:	bf18      	it	ne
 8000ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000aea:	d1d8      	bne.n	8000a9e <__aeabi_fmul+0xc6>
 8000aec:	ea80 0001 	eor.w	r0, r0, r1
 8000af0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f090 0f00 	teq	r0, #0
 8000afa:	bf17      	itett	ne
 8000afc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b00:	4608      	moveq	r0, r1
 8000b02:	f091 0f00 	teqne	r1, #0
 8000b06:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b0a:	d014      	beq.n	8000b36 <__aeabi_fmul+0x15e>
 8000b0c:	ea92 0f0c 	teq	r2, ip
 8000b10:	d101      	bne.n	8000b16 <__aeabi_fmul+0x13e>
 8000b12:	0242      	lsls	r2, r0, #9
 8000b14:	d10f      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b16:	ea93 0f0c 	teq	r3, ip
 8000b1a:	d103      	bne.n	8000b24 <__aeabi_fmul+0x14c>
 8000b1c:	024b      	lsls	r3, r1, #9
 8000b1e:	bf18      	it	ne
 8000b20:	4608      	movne	r0, r1
 8000b22:	d108      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b24:	ea80 0001 	eor.w	r0, r0, r1
 8000b28:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b3a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_fdiv>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d069      	beq.n	8000c2c <__aeabi_fdiv+0xec>
 8000b58:	eba2 0203 	sub.w	r2, r2, r3
 8000b5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b66:	d037      	beq.n	8000bd8 <__aeabi_fdiv+0x98>
 8000b68:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b74:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b78:	428b      	cmp	r3, r1
 8000b7a:	bf38      	it	cc
 8000b7c:	005b      	lslcc	r3, r3, #1
 8000b7e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b82:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b86:	428b      	cmp	r3, r1
 8000b88:	bf24      	itt	cs
 8000b8a:	1a5b      	subcs	r3, r3, r1
 8000b8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b94:	bf24      	itt	cs
 8000b96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ba2:	bf24      	itt	cs
 8000ba4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bb0:	bf24      	itt	cs
 8000bb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	bf18      	it	ne
 8000bbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bc2:	d1e0      	bne.n	8000b86 <__aeabi_fdiv+0x46>
 8000bc4:	2afd      	cmp	r2, #253	@ 0xfd
 8000bc6:	f63f af50 	bhi.w	8000a6a <__aeabi_fmul+0x92>
 8000bca:	428b      	cmp	r3, r1
 8000bcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000be0:	327f      	adds	r2, #127	@ 0x7f
 8000be2:	bfc2      	ittt	gt
 8000be4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000be8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bec:	4770      	bxgt	lr
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	e737      	b.n	8000a6a <__aeabi_fmul+0x92>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c02:	bf02      	ittt	eq
 8000c04:	0040      	lsleq	r0, r0, #1
 8000c06:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c0a:	3a01      	subeq	r2, #1
 8000c0c:	d0f9      	beq.n	8000c02 <__aeabi_fdiv+0xc2>
 8000c0e:	ea40 000c 	orr.w	r0, r0, ip
 8000c12:	f093 0f00 	teq	r3, #0
 8000c16:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0049      	lsleq	r1, r1, #1
 8000c1e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c22:	3b01      	subeq	r3, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fdiv+0xda>
 8000c26:	ea41 010c 	orr.w	r1, r1, ip
 8000c2a:	e795      	b.n	8000b58 <__aeabi_fdiv+0x18>
 8000c2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d108      	bne.n	8000c48 <__aeabi_fdiv+0x108>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	f47f af7d 	bne.w	8000b36 <__aeabi_fmul+0x15e>
 8000c3c:	ea93 0f0c 	teq	r3, ip
 8000c40:	f47f af70 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c44:	4608      	mov	r0, r1
 8000c46:	e776      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c48:	ea93 0f0c 	teq	r3, ip
 8000c4c:	d104      	bne.n	8000c58 <__aeabi_fdiv+0x118>
 8000c4e:	024b      	lsls	r3, r1, #9
 8000c50:	f43f af4c 	beq.w	8000aec <__aeabi_fmul+0x114>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e76e      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c58:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c5c:	bf18      	it	ne
 8000c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c62:	d1ca      	bne.n	8000bfa <__aeabi_fdiv+0xba>
 8000c64:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c68:	f47f af5c 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c6c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c70:	f47f af3c 	bne.w	8000aec <__aeabi_fmul+0x114>
 8000c74:	e75f      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c76:	bf00      	nop

08000c78 <__gesf2>:
 8000c78:	f04f 3cff 	mov.w	ip, #4294967295
 8000c7c:	e006      	b.n	8000c8c <__cmpsf2+0x4>
 8000c7e:	bf00      	nop

08000c80 <__lesf2>:
 8000c80:	f04f 0c01 	mov.w	ip, #1
 8000c84:	e002      	b.n	8000c8c <__cmpsf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__cmpsf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c9c:	bf18      	it	ne
 8000c9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca2:	d011      	beq.n	8000cc8 <__cmpsf2+0x40>
 8000ca4:	b001      	add	sp, #4
 8000ca6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000caa:	bf18      	it	ne
 8000cac:	ea90 0f01 	teqne	r0, r1
 8000cb0:	bf58      	it	pl
 8000cb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cb6:	bf88      	it	hi
 8000cb8:	17c8      	asrhi	r0, r1, #31
 8000cba:	bf38      	it	cc
 8000cbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cc0:	bf18      	it	ne
 8000cc2:	f040 0001 	orrne.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	d102      	bne.n	8000cd4 <__cmpsf2+0x4c>
 8000cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cd2:	d105      	bne.n	8000ce0 <__cmpsf2+0x58>
 8000cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cd8:	d1e4      	bne.n	8000ca4 <__cmpsf2+0x1c>
 8000cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000cde:	d0e1      	beq.n	8000ca4 <__cmpsf2+0x1c>
 8000ce0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_cfrcmple>:
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4661      	mov	r1, ip
 8000cee:	e7ff      	b.n	8000cf0 <__aeabi_cfcmpeq>

08000cf0 <__aeabi_cfcmpeq>:
 8000cf0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000cf2:	f7ff ffc9 	bl	8000c88 <__cmpsf2>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	bf48      	it	mi
 8000cfa:	f110 0f00 	cmnmi.w	r0, #0
 8000cfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d00 <__aeabi_fcmpeq>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff fff4 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d08:	bf0c      	ite	eq
 8000d0a:	2001      	moveq	r0, #1
 8000d0c:	2000      	movne	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_fcmplt>:
 8000d14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d18:	f7ff ffea 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d1c:	bf34      	ite	cc
 8000d1e:	2001      	movcc	r0, #1
 8000d20:	2000      	movcs	r0, #0
 8000d22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d26:	bf00      	nop

08000d28 <__aeabi_fcmple>:
 8000d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d2c:	f7ff ffe0 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d30:	bf94      	ite	ls
 8000d32:	2001      	movls	r0, #1
 8000d34:	2000      	movhi	r0, #0
 8000d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3a:	bf00      	nop

08000d3c <__aeabi_fcmpge>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff ffd2 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d44:	bf94      	ite	ls
 8000d46:	2001      	movls	r0, #1
 8000d48:	2000      	movhi	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_fcmpgt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffc8 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_f2iz>:
 8000d64:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d6c:	d30f      	bcc.n	8000d8e <__aeabi_f2iz+0x2a>
 8000d6e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d90d      	bls.n	8000d94 <__aeabi_f2iz+0x30>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d80:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d84:	fa23 f002 	lsr.w	r0, r3, r2
 8000d88:	bf18      	it	ne
 8000d8a:	4240      	negne	r0, r0
 8000d8c:	4770      	bx	lr
 8000d8e:	f04f 0000 	mov.w	r0, #0
 8000d92:	4770      	bx	lr
 8000d94:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d98:	d101      	bne.n	8000d9e <__aeabi_f2iz+0x3a>
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	d105      	bne.n	8000daa <__aeabi_f2iz+0x46>
 8000d9e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000da8:	4770      	bx	lr
 8000daa:	f04f 0000 	mov.w	r0, #0
 8000dae:	4770      	bx	lr

08000db0 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <_ZN5MOTORC1EP12GPIO_TypeDeftS1_t>:
#include "Motor.h"
#include "stdlib.h"


MOTOR::MOTOR(GPIO_TypeDef * PORTA, uint16_t Pin1, GPIO_TypeDef * PORTB, uint16_t Pin2){
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	80fb      	strh	r3, [r7, #6]
	this->PORTA = PORTA;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	68ba      	ldr	r2, [r7, #8]
 8000ddc:	601a      	str	r2, [r3, #0]
	this->Pin1 = Pin1;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	88fa      	ldrh	r2, [r7, #6]
 8000de2:	811a      	strh	r2, [r3, #8]
	this->PORTB = PORTB;
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	605a      	str	r2, [r3, #4]
	this->Pin2 = Pin2;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	8b3a      	ldrh	r2, [r7, #24]
 8000dee:	815a      	strh	r2, [r3, #10]
	this->base_anti_clockwise_pwm = 255;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	22ff      	movs	r2, #255	@ 0xff
 8000df4:	615a      	str	r2, [r3, #20]
	this->base_clockwise_pwm = 255;
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	22ff      	movs	r2, #255	@ 0xff
 8000dfa:	619a      	str	r2, [r3, #24]
}
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3714      	adds	r7, #20
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr

08000e08 <_ZN5MOTOR10motor_initEP17TIM_HandleTypeDefm>:

void MOTOR::motor_init(TIM_HandleTypeDef * timer, uint32_t CHANNEL){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
	this->timer = timer;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	60da      	str	r2, [r3, #12]
	this->CHANNEL = CHANNEL;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_Start(timer, CHANNEL);
 8000e20:	6879      	ldr	r1, [r7, #4]
 8000e22:	68b8      	ldr	r0, [r7, #8]
 8000e24:	f001 ff6a 	bl	8002cfc <HAL_TIM_PWM_Start>
}
 8000e28:	bf00      	nop
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_ZN5MOTOR9clockwiseEi>:

void MOTOR::clockwise(int pwm){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(PORTA, Pin1, GPIO_PIN_SET);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6818      	ldr	r0, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	891b      	ldrh	r3, [r3, #8]
 8000e42:	2201      	movs	r2, #1
 8000e44:	4619      	mov	r1, r3
 8000e46:	f001 fa89 	bl	800235c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORTB, Pin2, GPIO_PIN_RESET);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6858      	ldr	r0, [r3, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	895b      	ldrh	r3, [r3, #10]
 8000e52:	2200      	movs	r2, #0
 8000e54:	4619      	mov	r1, r3
 8000e56:	f001 fa81 	bl	800235c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(this->timer, this->CHANNEL , pwm * base_clockwise_pwm / 255);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d110      	bne.n	8000e84 <_ZN5MOTOR9clockwiseEi+0x54>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	fb02 f303 	mul.w	r3, r2, r3
 8000e6c:	4a24      	ldr	r2, [pc, #144]	@ (8000f00 <_ZN5MOTOR9clockwiseEi+0xd0>)
 8000e6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e72:	441a      	add	r2, r3
 8000e74:	11d2      	asrs	r2, r2, #7
 8000e76:	17db      	asrs	r3, r3, #31
 8000e78:	1ad2      	subs	r2, r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e82:	e039      	b.n	8000ef8 <_ZN5MOTOR9clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(this->timer, this->CHANNEL , pwm * base_clockwise_pwm / 255);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	2b04      	cmp	r3, #4
 8000e8a:	d110      	bne.n	8000eae <_ZN5MOTOR9clockwiseEi+0x7e>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	683a      	ldr	r2, [r7, #0]
 8000e92:	fb02 f303 	mul.w	r3, r2, r3
 8000e96:	4a1a      	ldr	r2, [pc, #104]	@ (8000f00 <_ZN5MOTOR9clockwiseEi+0xd0>)
 8000e98:	fb82 1203 	smull	r1, r2, r2, r3
 8000e9c:	441a      	add	r2, r3
 8000e9e:	11d2      	asrs	r2, r2, #7
 8000ea0:	17db      	asrs	r3, r3, #31
 8000ea2:	1ad2      	subs	r2, r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000eac:	e024      	b.n	8000ef8 <_ZN5MOTOR9clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(this->timer, this->CHANNEL , pwm * base_clockwise_pwm / 255);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	691b      	ldr	r3, [r3, #16]
 8000eb2:	2b08      	cmp	r3, #8
 8000eb4:	d110      	bne.n	8000ed8 <_ZN5MOTOR9clockwiseEi+0xa8>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	fb02 f303 	mul.w	r3, r2, r3
 8000ec0:	4a0f      	ldr	r2, [pc, #60]	@ (8000f00 <_ZN5MOTOR9clockwiseEi+0xd0>)
 8000ec2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec6:	441a      	add	r2, r3
 8000ec8:	11d2      	asrs	r2, r2, #7
 8000eca:	17db      	asrs	r3, r3, #31
 8000ecc:	1ad2      	subs	r2, r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000ed6:	e00f      	b.n	8000ef8 <_ZN5MOTOR9clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(this->timer, this->CHANNEL , pwm * base_clockwise_pwm / 255);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	fb02 f303 	mul.w	r3, r2, r3
 8000ee2:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <_ZN5MOTOR9clockwiseEi+0xd0>)
 8000ee4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ee8:	441a      	add	r2, r3
 8000eea:	11d2      	asrs	r2, r2, #7
 8000eec:	17db      	asrs	r3, r3, #31
 8000eee:	1ad2      	subs	r2, r2, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	80808081 	.word	0x80808081

08000f04 <_ZN5MOTOR14anti_clockwiseEi>:
void MOTOR::anti_clockwise(int pwm){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(PORTA, Pin1, GPIO_PIN_RESET);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	891b      	ldrh	r3, [r3, #8]
 8000f16:	2200      	movs	r2, #0
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f001 fa1f 	bl	800235c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORTB, Pin2, GPIO_PIN_SET);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6858      	ldr	r0, [r3, #4]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	895b      	ldrh	r3, [r3, #10]
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f001 fa17 	bl	800235c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , pwm * base_anti_clockwise_pwm / 255);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d110      	bne.n	8000f58 <_ZN5MOTOR14anti_clockwiseEi+0x54>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	4a24      	ldr	r2, [pc, #144]	@ (8000fd4 <_ZN5MOTOR14anti_clockwiseEi+0xd0>)
 8000f42:	fb82 1203 	smull	r1, r2, r2, r3
 8000f46:	441a      	add	r2, r3
 8000f48:	11d2      	asrs	r2, r2, #7
 8000f4a:	17db      	asrs	r3, r3, #31
 8000f4c:	1ad2      	subs	r2, r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f56:	e039      	b.n	8000fcc <_ZN5MOTOR14anti_clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , pwm * base_anti_clockwise_pwm / 255);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	691b      	ldr	r3, [r3, #16]
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	d110      	bne.n	8000f82 <_ZN5MOTOR14anti_clockwiseEi+0x7e>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	683a      	ldr	r2, [r7, #0]
 8000f66:	fb02 f303 	mul.w	r3, r2, r3
 8000f6a:	4a1a      	ldr	r2, [pc, #104]	@ (8000fd4 <_ZN5MOTOR14anti_clockwiseEi+0xd0>)
 8000f6c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f70:	441a      	add	r2, r3
 8000f72:	11d2      	asrs	r2, r2, #7
 8000f74:	17db      	asrs	r3, r3, #31
 8000f76:	1ad2      	subs	r2, r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000f80:	e024      	b.n	8000fcc <_ZN5MOTOR14anti_clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , pwm * base_anti_clockwise_pwm / 255);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	2b08      	cmp	r3, #8
 8000f88:	d110      	bne.n	8000fac <_ZN5MOTOR14anti_clockwiseEi+0xa8>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd4 <_ZN5MOTOR14anti_clockwiseEi+0xd0>)
 8000f96:	fb82 1203 	smull	r1, r2, r2, r3
 8000f9a:	441a      	add	r2, r3
 8000f9c:	11d2      	asrs	r2, r2, #7
 8000f9e:	17db      	asrs	r3, r3, #31
 8000fa0:	1ad2      	subs	r2, r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000faa:	e00f      	b.n	8000fcc <_ZN5MOTOR14anti_clockwiseEi+0xc8>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , pwm * base_anti_clockwise_pwm / 255);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	683a      	ldr	r2, [r7, #0]
 8000fb2:	fb02 f303 	mul.w	r3, r2, r3
 8000fb6:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <_ZN5MOTOR14anti_clockwiseEi+0xd0>)
 8000fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fbc:	441a      	add	r2, r3
 8000fbe:	11d2      	asrs	r2, r2, #7
 8000fc0:	17db      	asrs	r3, r3, #31
 8000fc2:	1ad2      	subs	r2, r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	80808081 	.word	0x80808081

08000fd8 <_ZN5MOTOR5brakeEv>:
void MOTOR::brake(){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(PORTA, Pin1, GPIO_PIN_SET);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4619      	mov	r1, r3
 8000fec:	f001 f9b6 	bl	800235c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORTB, Pin2, GPIO_PIN_SET);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6858      	ldr	r0, [r3, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	895b      	ldrh	r3, [r3, #10]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f001 f9ae 	bl	800235c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , 255);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d105      	bne.n	8001014 <_ZN5MOTOR5brakeEv+0x3c>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	22ff      	movs	r2, #255	@ 0xff
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001012:	e018      	b.n	8001046 <_ZN5MOTOR5brakeEv+0x6e>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , 255);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	2b04      	cmp	r3, #4
 800101a:	d105      	bne.n	8001028 <_ZN5MOTOR5brakeEv+0x50>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	22ff      	movs	r2, #255	@ 0xff
 8001024:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001026:	e00e      	b.n	8001046 <_ZN5MOTOR5brakeEv+0x6e>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , 255);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	2b08      	cmp	r3, #8
 800102e:	d105      	bne.n	800103c <_ZN5MOTOR5brakeEv+0x64>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	22ff      	movs	r2, #255	@ 0xff
 8001038:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800103a:	e004      	b.n	8001046 <_ZN5MOTOR5brakeEv+0x6e>
	__HAL_TIM_SET_COMPARE(timer, CHANNEL , 255);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	22ff      	movs	r2, #255	@ 0xff
 8001044:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <_Z17percentage_to_pwmfh>:


int percentage_to_pwm(float percentage, uint8_t resolution = 255){
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	460b      	mov	r3, r1
 800105a:	70fb      	strb	r3, [r7, #3]
	return (int) percentage * resolution / 100;
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff fe81 	bl	8000d64 <__aeabi_f2iz>
 8001062:	4602      	mov	r2, r0
 8001064:	78fb      	ldrb	r3, [r7, #3]
 8001066:	fb02 f303 	mul.w	r3, r2, r3
 800106a:	4a05      	ldr	r2, [pc, #20]	@ (8001080 <_Z17percentage_to_pwmfh+0x30>)
 800106c:	fb82 1203 	smull	r1, r2, r2, r3
 8001070:	1152      	asrs	r2, r2, #5
 8001072:	17db      	asrs	r3, r3, #31
 8001074:	1ad3      	subs	r3, r2, r3
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	51eb851f 	.word	0x51eb851f

08001084 <_ZN5MOTOR9set_speedEf>:

void MOTOR::set_speed(float percentage){
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
	// 100 is clockwise, -100 is anti_clockwise and 0 is break
	if (percentage > 0){
 800108e:	f04f 0100 	mov.w	r1, #0
 8001092:	6838      	ldr	r0, [r7, #0]
 8001094:	f7ff fe5c 	bl	8000d50 <__aeabi_fcmpgt>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d00d      	beq.n	80010ba <_ZN5MOTOR9set_speedEf+0x36>
		this->anti_clockwise(percentage_to_pwm(abs(percentage)));
 800109e:	6838      	ldr	r0, [r7, #0]
 80010a0:	f7ff fe86 	bl	8000db0 <_ZSt3absf>
 80010a4:	4603      	mov	r3, r0
 80010a6:	21ff      	movs	r1, #255	@ 0xff
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ffd1 	bl	8001050 <_Z17percentage_to_pwmfh>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4619      	mov	r1, r3
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ff26 	bl	8000f04 <_ZN5MOTOR14anti_clockwiseEi>
	else if (percentage < 0){
		this->clockwise(percentage_to_pwm(abs(percentage)));
	} else {
		this->brake();
	}
}
 80010b8:	e018      	b.n	80010ec <_ZN5MOTOR9set_speedEf+0x68>
	else if (percentage < 0){
 80010ba:	f04f 0100 	mov.w	r1, #0
 80010be:	6838      	ldr	r0, [r7, #0]
 80010c0:	f7ff fe28 	bl	8000d14 <__aeabi_fcmplt>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00d      	beq.n	80010e6 <_ZN5MOTOR9set_speedEf+0x62>
		this->clockwise(percentage_to_pwm(abs(percentage)));
 80010ca:	6838      	ldr	r0, [r7, #0]
 80010cc:	f7ff fe70 	bl	8000db0 <_ZSt3absf>
 80010d0:	4603      	mov	r3, r0
 80010d2:	21ff      	movs	r1, #255	@ 0xff
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ffbb 	bl	8001050 <_Z17percentage_to_pwmfh>
 80010da:	4603      	mov	r3, r0
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fea6 	bl	8000e30 <_ZN5MOTOR9clockwiseEi>
}
 80010e4:	e002      	b.n	80010ec <_ZN5MOTOR9set_speedEf+0x68>
		this->brake();
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ff76 	bl	8000fd8 <_ZN5MOTOR5brakeEv>
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f002 fdb9 	bl	8003c74 <cosf>
 8001102:	4603      	mov	r3, r0
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f002 fde5 	bl	8003ce4 <sinf>
 800111a:	4603      	mov	r3, r0
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_ZN17TriBaseKinematicsC1ER5MOTORS1_S1_>:
#include "math.h"

#define PI 3.141592

// Constructor: Initialize with references to existing MOTOR objects
TriBaseKinematics::TriBaseKinematics(MOTOR& motor1, MOTOR& motor2, MOTOR& motor3): motor1(motor1), motor2(motor2), motor3(motor3) {
 8001124:	b4b0      	push	{r4, r5, r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	4a15      	ldr	r2, [pc, #84]	@ (8001194 <_ZN17TriBaseKinematicsC1ER5MOTORS1_S1_+0x70>)
 800113e:	61da      	str	r2, [r3, #28]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4a15      	ldr	r2, [pc, #84]	@ (8001198 <_ZN17TriBaseKinematicsC1ER5MOTORS1_S1_+0x74>)
 8001144:	621a      	str	r2, [r3, #32]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	68ba      	ldr	r2, [r7, #8]
 800114a:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800114e:	4615      	mov	r5, r2
 8001150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001154:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001158:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8001164:	4615      	mov	r5, r2
 8001166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001168:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800116a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800116e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	f103 045c 	add.w	r4, r3, #92	@ 0x5c
 800117a:	4615      	mov	r5, r2
 800117c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800117e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001180:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001184:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4618      	mov	r0, r3
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	bcb0      	pop	{r4, r5, r7}
 8001192:	4770      	bx	lr
 8001194:	40060a92 	.word	0x40060a92
 8001198:	40860a92 	.word	0x40860a92

0800119c <_ZN17TriBaseKinematics15set_base_speedsEfff>:

void TriBaseKinematics::set_base_speeds(float motor1_base_speed, float motor2_base_speed, float motor3_base_speed){
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
 80011a8:	603b      	str	r3, [r7, #0]
	this->motor1_base_speed = motor1_base_speed;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	601a      	str	r2, [r3, #0]
	this->motor2_base_speed = motor2_base_speed;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	605a      	str	r2, [r3, #4]
	this->motor3_base_speed = motor3_base_speed;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	683a      	ldr	r2, [r7, #0]
 80011ba:	609a      	str	r2, [r3, #8]
}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr

080011c6 <_ZN17TriBaseKinematics19update_motor_speedsEv>:

void TriBaseKinematics::update_motor_speeds(){
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b082      	sub	sp, #8
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
	motor1.set_speed(speed1);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	4619      	mov	r1, r3
 80011da:	4610      	mov	r0, r2
 80011dc:	f7ff ff52 	bl	8001084 <_ZN5MOTOR9set_speedEf>
	motor2.set_speed(speed1);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	4619      	mov	r1, r3
 80011ec:	4610      	mov	r0, r2
 80011ee:	f7ff ff49 	bl	8001084 <_ZN5MOTOR9set_speedEf>
	motor3.set_speed(speed1);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f103 025c 	add.w	r2, r3, #92	@ 0x5c
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4610      	mov	r0, r2
 8001200:	f7ff ff40 	bl	8001084 <_ZN5MOTOR9set_speedEf>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	0000      	movs	r0, r0
	...

08001210 <_ZN17TriBaseKinematics11go_at_angleEffff>:

void TriBaseKinematics::go_at_angle(float current_angle, float change_in_x, float change_in_y, float change_in_angle) {
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	603b      	str	r3, [r7, #0]
	if (current_angle == 0 && change_in_x == 0 && change_in_y == 0 && change_in_angle == 0){
 800121e:	f04f 0100 	mov.w	r1, #0
 8001222:	68b8      	ldr	r0, [r7, #8]
 8001224:	f7ff fd6c 	bl	8000d00 <__aeabi_fcmpeq>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d01b      	beq.n	8001266 <_ZN17TriBaseKinematics11go_at_angleEffff+0x56>
 800122e:	f04f 0100 	mov.w	r1, #0
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff fd64 	bl	8000d00 <__aeabi_fcmpeq>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d013      	beq.n	8001266 <_ZN17TriBaseKinematics11go_at_angleEffff+0x56>
 800123e:	f04f 0100 	mov.w	r1, #0
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	f7ff fd5c 	bl	8000d00 <__aeabi_fcmpeq>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00b      	beq.n	8001266 <_ZN17TriBaseKinematics11go_at_angleEffff+0x56>
 800124e:	f04f 0100 	mov.w	r1, #0
 8001252:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001254:	f7ff fd54 	bl	8000d00 <__aeabi_fcmpeq>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <_ZN17TriBaseKinematics11go_at_angleEffff+0x56>
		this->brake();
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f000 f984 	bl	800156c <_ZN17TriBaseKinematics5brakeEv>
		return;
 8001264:	e174      	b.n	8001550 <_ZN17TriBaseKinematics11go_at_angleEffff+0x340>
	}
	float s1 = (1/0.076235) * ((-sin(current_angle)*cos(current_angle)*change_in_x) + (cos(current_angle)*cos(current_angle)*change_in_y) + (0.28145825622994*change_in_angle));
 8001266:	68b8      	ldr	r0, [r7, #8]
 8001268:	f7ff ff50 	bl	800110c <_ZSt3sinf>
 800126c:	4603      	mov	r3, r0
 800126e:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001272:	68b8      	ldr	r0, [r7, #8]
 8001274:	f7ff ff3e 	bl	80010f4 <_ZSt3cosf>
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	4620      	mov	r0, r4
 800127e:	f7ff fbab 	bl	80009d8 <__aeabi_fmul>
 8001282:	4603      	mov	r3, r0
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fba6 	bl	80009d8 <__aeabi_fmul>
 800128c:	4603      	mov	r3, r0
 800128e:	461d      	mov	r5, r3
 8001290:	68b8      	ldr	r0, [r7, #8]
 8001292:	f7ff ff2f 	bl	80010f4 <_ZSt3cosf>
 8001296:	4604      	mov	r4, r0
 8001298:	68b8      	ldr	r0, [r7, #8]
 800129a:	f7ff ff2b 	bl	80010f4 <_ZSt3cosf>
 800129e:	4603      	mov	r3, r0
 80012a0:	4619      	mov	r1, r3
 80012a2:	4620      	mov	r0, r4
 80012a4:	f7ff fb98 	bl	80009d8 <__aeabi_fmul>
 80012a8:	4603      	mov	r3, r0
 80012aa:	6839      	ldr	r1, [r7, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fb93 	bl	80009d8 <__aeabi_fmul>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4619      	mov	r1, r3
 80012b6:	4628      	mov	r0, r5
 80012b8:	f7ff fa86 	bl	80007c8 <__addsf3>
 80012bc:	4603      	mov	r3, r0
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f9d4 	bl	800066c <__aeabi_f2d>
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
 80012c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012ca:	f7ff f9cf 	bl	800066c <__aeabi_f2d>
 80012ce:	a3a2      	add	r3, pc, #648	@ (adr r3, 8001558 <_ZN17TriBaseKinematics11go_at_angleEffff+0x348>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7fe ff3c 	bl	8000150 <__aeabi_dmul>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f7ff f866 	bl	80003b0 <__adddf3>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	a39c      	add	r3, pc, #624	@ (adr r3, 8001560 <_ZN17TriBaseKinematics11go_at_angleEffff+0x350>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	f7fe ff2d 	bl	8000150 <__aeabi_dmul>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	4610      	mov	r0, r2
 80012fc:	4619      	mov	r1, r3
 80012fe:	f7ff fa0d 	bl	800071c <__aeabi_d2f>
 8001302:	4603      	mov	r3, r0
 8001304:	61fb      	str	r3, [r7, #28]
	float s2 = (1/0.076235) * ((-sin(current_angle+(alpha2))*cos(current_angle)*change_in_x) + (cos(current_angle+(alpha2))*cos(current_angle)*change_in_y) + (0.28145825622994*change_in_angle));
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	68b9      	ldr	r1, [r7, #8]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fa5b 	bl	80007c8 <__addsf3>
 8001312:	4603      	mov	r3, r0
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fef9 	bl	800110c <_ZSt3sinf>
 800131a:	4603      	mov	r3, r0
 800131c:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001320:	68b8      	ldr	r0, [r7, #8]
 8001322:	f7ff fee7 	bl	80010f4 <_ZSt3cosf>
 8001326:	4603      	mov	r3, r0
 8001328:	4619      	mov	r1, r3
 800132a:	4620      	mov	r0, r4
 800132c:	f7ff fb54 	bl	80009d8 <__aeabi_fmul>
 8001330:	4603      	mov	r3, r0
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fb4f 	bl	80009d8 <__aeabi_fmul>
 800133a:	4603      	mov	r3, r0
 800133c:	461d      	mov	r5, r3
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	68b9      	ldr	r1, [r7, #8]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff fa3f 	bl	80007c8 <__addsf3>
 800134a:	4603      	mov	r3, r0
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fed1 	bl	80010f4 <_ZSt3cosf>
 8001352:	4604      	mov	r4, r0
 8001354:	68b8      	ldr	r0, [r7, #8]
 8001356:	f7ff fecd 	bl	80010f4 <_ZSt3cosf>
 800135a:	4603      	mov	r3, r0
 800135c:	4619      	mov	r1, r3
 800135e:	4620      	mov	r0, r4
 8001360:	f7ff fb3a 	bl	80009d8 <__aeabi_fmul>
 8001364:	4603      	mov	r3, r0
 8001366:	6839      	ldr	r1, [r7, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fb35 	bl	80009d8 <__aeabi_fmul>
 800136e:	4603      	mov	r3, r0
 8001370:	4619      	mov	r1, r3
 8001372:	4628      	mov	r0, r5
 8001374:	f7ff fa28 	bl	80007c8 <__addsf3>
 8001378:	4603      	mov	r3, r0
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f976 	bl	800066c <__aeabi_f2d>
 8001380:	4604      	mov	r4, r0
 8001382:	460d      	mov	r5, r1
 8001384:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001386:	f7ff f971 	bl	800066c <__aeabi_f2d>
 800138a:	a373      	add	r3, pc, #460	@ (adr r3, 8001558 <_ZN17TriBaseKinematics11go_at_angleEffff+0x348>)
 800138c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001390:	f7fe fede 	bl	8000150 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4620      	mov	r0, r4
 800139a:	4629      	mov	r1, r5
 800139c:	f7ff f808 	bl	80003b0 <__adddf3>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4610      	mov	r0, r2
 80013a6:	4619      	mov	r1, r3
 80013a8:	a36d      	add	r3, pc, #436	@ (adr r3, 8001560 <_ZN17TriBaseKinematics11go_at_angleEffff+0x350>)
 80013aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ae:	f7fe fecf 	bl	8000150 <__aeabi_dmul>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	f7ff f9af 	bl	800071c <__aeabi_d2f>
 80013be:	4603      	mov	r3, r0
 80013c0:	61bb      	str	r3, [r7, #24]
	float s3 = (1/0.076235) * ((-sin(current_angle+(alpha3))*cos(current_angle)*change_in_x) + (cos(current_angle+(alpha3))*cos(current_angle)*change_in_y) + (0.28145825622994*change_in_angle));
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6a1b      	ldr	r3, [r3, #32]
 80013c6:	68b9      	ldr	r1, [r7, #8]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f9fd 	bl	80007c8 <__addsf3>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fe9b 	bl	800110c <_ZSt3sinf>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80013dc:	68b8      	ldr	r0, [r7, #8]
 80013de:	f7ff fe89 	bl	80010f4 <_ZSt3cosf>
 80013e2:	4603      	mov	r3, r0
 80013e4:	4619      	mov	r1, r3
 80013e6:	4620      	mov	r0, r4
 80013e8:	f7ff faf6 	bl	80009d8 <__aeabi_fmul>
 80013ec:	4603      	mov	r3, r0
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff faf1 	bl	80009d8 <__aeabi_fmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461d      	mov	r5, r3
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f9e1 	bl	80007c8 <__addsf3>
 8001406:	4603      	mov	r3, r0
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fe73 	bl	80010f4 <_ZSt3cosf>
 800140e:	4604      	mov	r4, r0
 8001410:	68b8      	ldr	r0, [r7, #8]
 8001412:	f7ff fe6f 	bl	80010f4 <_ZSt3cosf>
 8001416:	4603      	mov	r3, r0
 8001418:	4619      	mov	r1, r3
 800141a:	4620      	mov	r0, r4
 800141c:	f7ff fadc 	bl	80009d8 <__aeabi_fmul>
 8001420:	4603      	mov	r3, r0
 8001422:	6839      	ldr	r1, [r7, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fad7 	bl	80009d8 <__aeabi_fmul>
 800142a:	4603      	mov	r3, r0
 800142c:	4619      	mov	r1, r3
 800142e:	4628      	mov	r0, r5
 8001430:	f7ff f9ca 	bl	80007c8 <__addsf3>
 8001434:	4603      	mov	r3, r0
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f918 	bl	800066c <__aeabi_f2d>
 800143c:	4604      	mov	r4, r0
 800143e:	460d      	mov	r5, r1
 8001440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001442:	f7ff f913 	bl	800066c <__aeabi_f2d>
 8001446:	a344      	add	r3, pc, #272	@ (adr r3, 8001558 <_ZN17TriBaseKinematics11go_at_angleEffff+0x348>)
 8001448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144c:	f7fe fe80 	bl	8000150 <__aeabi_dmul>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4620      	mov	r0, r4
 8001456:	4629      	mov	r1, r5
 8001458:	f7fe ffaa 	bl	80003b0 <__adddf3>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	a33e      	add	r3, pc, #248	@ (adr r3, 8001560 <_ZN17TriBaseKinematics11go_at_angleEffff+0x350>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7fe fe71 	bl	8000150 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	f7ff f951 	bl	800071c <__aeabi_d2f>
 800147a:	4603      	mov	r3, r0
 800147c:	617b      	str	r3, [r7, #20]
	float max = ((abs(s1)>abs(s2)) && (abs(s1)>abs(s3)))? abs(s1) : (abs(s2)>abs(s3)? abs(s2) : abs(s3));
 800147e:	69f8      	ldr	r0, [r7, #28]
 8001480:	f7ff fc96 	bl	8000db0 <_ZSt3absf>
 8001484:	4604      	mov	r4, r0
 8001486:	69b8      	ldr	r0, [r7, #24]
 8001488:	f7ff fc92 	bl	8000db0 <_ZSt3absf>
 800148c:	4603      	mov	r3, r0
 800148e:	4619      	mov	r1, r3
 8001490:	4620      	mov	r0, r4
 8001492:	f7ff fc5d 	bl	8000d50 <__aeabi_fcmpgt>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d013      	beq.n	80014c4 <_ZN17TriBaseKinematics11go_at_angleEffff+0x2b4>
 800149c:	69f8      	ldr	r0, [r7, #28]
 800149e:	f7ff fc87 	bl	8000db0 <_ZSt3absf>
 80014a2:	4604      	mov	r4, r0
 80014a4:	6978      	ldr	r0, [r7, #20]
 80014a6:	f7ff fc83 	bl	8000db0 <_ZSt3absf>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4619      	mov	r1, r3
 80014ae:	4620      	mov	r0, r4
 80014b0:	f7ff fc4e 	bl	8000d50 <__aeabi_fcmpgt>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d004      	beq.n	80014c4 <_ZN17TriBaseKinematics11go_at_angleEffff+0x2b4>
 80014ba:	69f8      	ldr	r0, [r7, #28]
 80014bc:	f7ff fc78 	bl	8000db0 <_ZSt3absf>
 80014c0:	4603      	mov	r3, r0
 80014c2:	e017      	b.n	80014f4 <_ZN17TriBaseKinematics11go_at_angleEffff+0x2e4>
 80014c4:	69b8      	ldr	r0, [r7, #24]
 80014c6:	f7ff fc73 	bl	8000db0 <_ZSt3absf>
 80014ca:	4604      	mov	r4, r0
 80014cc:	6978      	ldr	r0, [r7, #20]
 80014ce:	f7ff fc6f 	bl	8000db0 <_ZSt3absf>
 80014d2:	4603      	mov	r3, r0
 80014d4:	4619      	mov	r1, r3
 80014d6:	4620      	mov	r0, r4
 80014d8:	f7ff fc3a 	bl	8000d50 <__aeabi_fcmpgt>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d004      	beq.n	80014ec <_ZN17TriBaseKinematics11go_at_angleEffff+0x2dc>
 80014e2:	69b8      	ldr	r0, [r7, #24]
 80014e4:	f7ff fc64 	bl	8000db0 <_ZSt3absf>
 80014e8:	4603      	mov	r3, r0
 80014ea:	e003      	b.n	80014f4 <_ZN17TriBaseKinematics11go_at_angleEffff+0x2e4>
 80014ec:	6978      	ldr	r0, [r7, #20]
 80014ee:	f7ff fc5f 	bl	8000db0 <_ZSt3absf>
 80014f2:	4603      	mov	r3, r0
 80014f4:	613b      	str	r3, [r7, #16]
	s1 = s1*100/max;
 80014f6:	491c      	ldr	r1, [pc, #112]	@ (8001568 <_ZN17TriBaseKinematics11go_at_angleEffff+0x358>)
 80014f8:	69f8      	ldr	r0, [r7, #28]
 80014fa:	f7ff fa6d 	bl	80009d8 <__aeabi_fmul>
 80014fe:	4603      	mov	r3, r0
 8001500:	6939      	ldr	r1, [r7, #16]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fb1c 	bl	8000b40 <__aeabi_fdiv>
 8001508:	4603      	mov	r3, r0
 800150a:	61fb      	str	r3, [r7, #28]
	s2 = s2*100/max;
 800150c:	4916      	ldr	r1, [pc, #88]	@ (8001568 <_ZN17TriBaseKinematics11go_at_angleEffff+0x358>)
 800150e:	69b8      	ldr	r0, [r7, #24]
 8001510:	f7ff fa62 	bl	80009d8 <__aeabi_fmul>
 8001514:	4603      	mov	r3, r0
 8001516:	6939      	ldr	r1, [r7, #16]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fb11 	bl	8000b40 <__aeabi_fdiv>
 800151e:	4603      	mov	r3, r0
 8001520:	61bb      	str	r3, [r7, #24]
	s3 = s3*100/max;
 8001522:	4911      	ldr	r1, [pc, #68]	@ (8001568 <_ZN17TriBaseKinematics11go_at_angleEffff+0x358>)
 8001524:	6978      	ldr	r0, [r7, #20]
 8001526:	f7ff fa57 	bl	80009d8 <__aeabi_fmul>
 800152a:	4603      	mov	r3, r0
 800152c:	6939      	ldr	r1, [r7, #16]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fb06 	bl	8000b40 <__aeabi_fdiv>
 8001534:	4603      	mov	r3, r0
 8001536:	617b      	str	r3, [r7, #20]
	this->speed1 = s1;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	69fa      	ldr	r2, [r7, #28]
 800153c:	60da      	str	r2, [r3, #12]
	this->speed2 = s2;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	611a      	str	r2, [r3, #16]
	this->speed3 = s3;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	615a      	str	r2, [r3, #20]
	this->update_motor_speeds();
 800154a:	68f8      	ldr	r0, [r7, #12]
 800154c:	f7ff fe3b 	bl	80011c6 <_ZN17TriBaseKinematics19update_motor_speedsEv>
}
 8001550:	3720      	adds	r7, #32
 8001552:	46bd      	mov	sp, r7
 8001554:	bdb0      	pop	{r4, r5, r7, pc}
 8001556:	bf00      	nop
 8001558:	7d6c980d 	.word	0x7d6c980d
 800155c:	3fd20369 	.word	0x3fd20369
 8001560:	466f51a7 	.word	0x466f51a7
 8001564:	402a3c13 	.word	0x402a3c13
 8001568:	42c80000 	.word	0x42c80000

0800156c <_ZN17TriBaseKinematics5brakeEv>:

void TriBaseKinematics::brake() {
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	speed1 = 0;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	60da      	str	r2, [r3, #12]
	speed2 = 0;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
	speed3 = 0;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
	this->update_motor_speeds();
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fe1a 	bl	80011c6 <_ZN17TriBaseKinematics19update_motor_speedsEv>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a2:	f000 fc11 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a6:	f000 f8cb 	bl	8001740 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015aa:	f000 fa27 	bl	80019fc <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 80015ae:	f000 f917 	bl	80017e0 <_ZL12MX_TIM1_Initv>
  MX_USART3_UART_Init();
 80015b2:	f000 f9f5 	bl	80019a0 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  Motor1.motor_init(&htim1, TIM_CHANNEL_1);
 80015b6:	2200      	movs	r2, #0
 80015b8:	4956      	ldr	r1, [pc, #344]	@ (8001714 <main+0x178>)
 80015ba:	4857      	ldr	r0, [pc, #348]	@ (8001718 <main+0x17c>)
 80015bc:	f7ff fc24 	bl	8000e08 <_ZN5MOTOR10motor_initEP17TIM_HandleTypeDefm>
  Motor2.motor_init(&htim1, TIM_CHANNEL_2);
 80015c0:	2204      	movs	r2, #4
 80015c2:	4954      	ldr	r1, [pc, #336]	@ (8001714 <main+0x178>)
 80015c4:	4855      	ldr	r0, [pc, #340]	@ (800171c <main+0x180>)
 80015c6:	f7ff fc1f 	bl	8000e08 <_ZN5MOTOR10motor_initEP17TIM_HandleTypeDefm>
  Motor3.motor_init(&htim1, TIM_CHANNEL_3);
 80015ca:	2208      	movs	r2, #8
 80015cc:	4951      	ldr	r1, [pc, #324]	@ (8001714 <main+0x178>)
 80015ce:	4854      	ldr	r0, [pc, #336]	@ (8001720 <main+0x184>)
 80015d0:	f7ff fc1a 	bl	8000e08 <_ZN5MOTOR10motor_initEP17TIM_HandleTypeDefm>

  Base.set_base_speeds(50, 50, 50);
 80015d4:	4b53      	ldr	r3, [pc, #332]	@ (8001724 <main+0x188>)
 80015d6:	4a53      	ldr	r2, [pc, #332]	@ (8001724 <main+0x188>)
 80015d8:	4952      	ldr	r1, [pc, #328]	@ (8001724 <main+0x188>)
 80015da:	4853      	ldr	r0, [pc, #332]	@ (8001728 <main+0x18c>)
 80015dc:	f7ff fdde 	bl	800119c <_ZN17TriBaseKinematics15set_base_speedsEfff>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Receive(&huart3, received_data, 10, HAL_MAX_DELAY);
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	220a      	movs	r2, #10
 80015e6:	4951      	ldr	r1, [pc, #324]	@ (800172c <main+0x190>)
 80015e8:	4851      	ldr	r0, [pc, #324]	@ (8001730 <main+0x194>)
 80015ea:	f002 f962 	bl	80038b2 <HAL_UART_Receive>
  	  for (uint8_t i = 0; i<10; i++){
 80015ee:	2300      	movs	r3, #0
 80015f0:	71fb      	strb	r3, [r7, #7]
 80015f2:	e028      	b.n	8001646 <main+0xaa>
  		  if (received_data[i] == 1 && received_data[(i+7)%8] == 4){
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	4a4d      	ldr	r2, [pc, #308]	@ (800172c <main+0x190>)
 80015f8:	5cd3      	ldrb	r3, [r2, r3]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d120      	bne.n	8001640 <main+0xa4>
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	3307      	adds	r3, #7
 8001602:	425a      	negs	r2, r3
 8001604:	f003 0307 	and.w	r3, r3, #7
 8001608:	f002 0207 	and.w	r2, r2, #7
 800160c:	bf58      	it	pl
 800160e:	4253      	negpl	r3, r2
 8001610:	4a46      	ldr	r2, [pc, #280]	@ (800172c <main+0x190>)
 8001612:	5cd3      	ldrb	r3, [r2, r3]
 8001614:	2b04      	cmp	r3, #4
 8001616:	d113      	bne.n	8001640 <main+0xa4>
  			  for (uint8_t j = 0; j<8; j++){
 8001618:	2300      	movs	r3, #0
 800161a:	71bb      	strb	r3, [r7, #6]
 800161c:	e00d      	b.n	800163a <main+0x9e>
  				  ordered_data[j] = received_data[(i+j)%8];
 800161e:	79fa      	ldrb	r2, [r7, #7]
 8001620:	79bb      	ldrb	r3, [r7, #6]
 8001622:	4413      	add	r3, r2
 8001624:	b2db      	uxtb	r3, r3
 8001626:	f003 0207 	and.w	r2, r3, #7
 800162a:	79bb      	ldrb	r3, [r7, #6]
 800162c:	493f      	ldr	r1, [pc, #252]	@ (800172c <main+0x190>)
 800162e:	5c89      	ldrb	r1, [r1, r2]
 8001630:	4a40      	ldr	r2, [pc, #256]	@ (8001734 <main+0x198>)
 8001632:	54d1      	strb	r1, [r2, r3]
  			  for (uint8_t j = 0; j<8; j++){
 8001634:	79bb      	ldrb	r3, [r7, #6]
 8001636:	3301      	adds	r3, #1
 8001638:	71bb      	strb	r3, [r7, #6]
 800163a:	79bb      	ldrb	r3, [r7, #6]
 800163c:	2b07      	cmp	r3, #7
 800163e:	d9ee      	bls.n	800161e <main+0x82>
  	  for (uint8_t i = 0; i<10; i++){
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	3301      	adds	r3, #1
 8001644:	71fb      	strb	r3, [r7, #7]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	2b09      	cmp	r3, #9
 800164a:	d9d3      	bls.n	80015f4 <main+0x58>

	  if (!in_sync){
		  // communication error protection
	  }

	  if (ordered_data[0] == 2){
 800164c:	4b39      	ldr	r3, [pc, #228]	@ (8001734 <main+0x198>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b02      	cmp	r3, #2
 8001652:	d10b      	bne.n	800166c <main+0xd0>
		  Base.go_at_angle(0, 0, 100, 0);
 8001654:	f04f 0300 	mov.w	r3, #0
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	4b37      	ldr	r3, [pc, #220]	@ (8001738 <main+0x19c>)
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0100 	mov.w	r1, #0
 8001664:	4830      	ldr	r0, [pc, #192]	@ (8001728 <main+0x18c>)
 8001666:	f7ff fdd3 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 800166a:	e7b9      	b.n	80015e0 <main+0x44>
	  } else if (ordered_data[1] == 2){
 800166c:	4b31      	ldr	r3, [pc, #196]	@ (8001734 <main+0x198>)
 800166e:	785b      	ldrb	r3, [r3, #1]
 8001670:	2b02      	cmp	r3, #2
 8001672:	d10b      	bne.n	800168c <main+0xf0>
		  Base.go_at_angle(0, 100, 0, 0);
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	4a2e      	ldr	r2, [pc, #184]	@ (8001738 <main+0x19c>)
 8001680:	f04f 0100 	mov.w	r1, #0
 8001684:	4828      	ldr	r0, [pc, #160]	@ (8001728 <main+0x18c>)
 8001686:	f7ff fdc3 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 800168a:	e7a9      	b.n	80015e0 <main+0x44>
	  } else if (ordered_data[2] == 2){
 800168c:	4b29      	ldr	r3, [pc, #164]	@ (8001734 <main+0x198>)
 800168e:	789b      	ldrb	r3, [r3, #2]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d10b      	bne.n	80016ac <main+0x110>
		  Base.go_at_angle(0, 0, -100, 0);
 8001694:	f04f 0300 	mov.w	r3, #0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	4b28      	ldr	r3, [pc, #160]	@ (800173c <main+0x1a0>)
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	f04f 0100 	mov.w	r1, #0
 80016a4:	4820      	ldr	r0, [pc, #128]	@ (8001728 <main+0x18c>)
 80016a6:	f7ff fdb3 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 80016aa:	e799      	b.n	80015e0 <main+0x44>
	  } else if (ordered_data[3] == 2){
 80016ac:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <main+0x198>)
 80016ae:	78db      	ldrb	r3, [r3, #3]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d10b      	bne.n	80016cc <main+0x130>
		  Base.go_at_angle(0, -100, 0, 0);
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	4a1f      	ldr	r2, [pc, #124]	@ (800173c <main+0x1a0>)
 80016c0:	f04f 0100 	mov.w	r1, #0
 80016c4:	4818      	ldr	r0, [pc, #96]	@ (8001728 <main+0x18c>)
 80016c6:	f7ff fda3 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 80016ca:	e789      	b.n	80015e0 <main+0x44>
	  } else if (ordered_data[4] == 2){
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <main+0x198>)
 80016ce:	791b      	ldrb	r3, [r3, #4]
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d10b      	bne.n	80016ec <main+0x150>
		  Base.go_at_angle(0, 0, 0, 100);
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <main+0x19c>)
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0100 	mov.w	r1, #0
 80016e4:	4810      	ldr	r0, [pc, #64]	@ (8001728 <main+0x18c>)
 80016e6:	f7ff fd93 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 80016ea:	e779      	b.n	80015e0 <main+0x44>
	  } else if (ordered_data[5] == 2){
 80016ec:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <main+0x198>)
 80016ee:	795b      	ldrb	r3, [r3, #5]
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d10b      	bne.n	800170c <main+0x170>
		  Base.go_at_angle(0, 0, 0, -100);
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <main+0x1a0>)
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0100 	mov.w	r1, #0
 8001704:	4808      	ldr	r0, [pc, #32]	@ (8001728 <main+0x18c>)
 8001706:	f7ff fd83 	bl	8001210 <_ZN17TriBaseKinematics11go_at_angleEffff>
 800170a:	e769      	b.n	80015e0 <main+0x44>
	  } else {
		  Base.brake();
 800170c:	4806      	ldr	r0, [pc, #24]	@ (8001728 <main+0x18c>)
 800170e:	f7ff ff2d 	bl	800156c <_ZN17TriBaseKinematics5brakeEv>
//	  if (data1[2]) { // start
//		  Base.set_base_speeds(Base.motor1_base_speed, Base.motor2_base_speed, Base.motor3_base_speed + 1);
//	  } else if (data1[3]) { // select
//		  Base.set_base_speeds(Base.motor1_base_speed, Base.motor2_base_speed, Base.motor3_base_speed - 1);
//	  }
  }
 8001712:	e765      	b.n	80015e0 <main+0x44>
 8001714:	20000028 	.word	0x20000028
 8001718:	200000cc 	.word	0x200000cc
 800171c:	200000e8 	.word	0x200000e8
 8001720:	20000104 	.word	0x20000104
 8001724:	42480000 	.word	0x42480000
 8001728:	20000120 	.word	0x20000120
 800172c:	200000b8 	.word	0x200000b8
 8001730:	20000070 	.word	0x20000070
 8001734:	200000c4 	.word	0x200000c4
 8001738:	42c80000 	.word	0x42c80000
 800173c:	c2c80000 	.word	0xc2c80000

08001740 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b090      	sub	sp, #64	@ 0x40
 8001744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001746:	f107 0318 	add.w	r3, r7, #24
 800174a:	2228      	movs	r2, #40	@ 0x28
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f003 f890 	bl	8004874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001762:	2301      	movs	r3, #1
 8001764:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001766:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800176a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001770:	2301      	movs	r3, #1
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001774:	2302      	movs	r3, #2
 8001776:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001778:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800177c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800177e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001782:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001784:	f107 0318 	add.w	r3, r7, #24
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fdff 	bl	800238c <HAL_RCC_OscConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	bf14      	ite	ne
 8001794:	2301      	movne	r3, #1
 8001796:	2300      	moveq	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800179e:	f000 f99b 	bl	8001ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a2:	230f      	movs	r3, #15
 80017a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017a6:	2302      	movs	r3, #2
 80017a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2102      	movs	r1, #2
 80017bc:	4618      	mov	r0, r3
 80017be:	f001 f867 	bl	8002890 <HAL_RCC_ClockConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bf14      	ite	ne
 80017c8:	2301      	movne	r3, #1
 80017ca:	2300      	moveq	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80017d2:	f000 f981 	bl	8001ad8 <Error_Handler>
  }
}
 80017d6:	bf00      	nop
 80017d8:	3740      	adds	r7, #64	@ 0x40
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b096      	sub	sp, #88	@ 0x58
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017e6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	605a      	str	r2, [r3, #4]
 80017f0:	609a      	str	r2, [r3, #8]
 80017f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
 800180c:	611a      	str	r2, [r3, #16]
 800180e:	615a      	str	r2, [r3, #20]
 8001810:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2220      	movs	r2, #32
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f003 f82b 	bl	8004874 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800181e:	4b5e      	ldr	r3, [pc, #376]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001820:	4a5e      	ldr	r2, [pc, #376]	@ (800199c <_ZL12MX_TIM1_Initv+0x1bc>)
 8001822:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001824:	4b5c      	ldr	r3, [pc, #368]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001826:	2200      	movs	r2, #0
 8001828:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182a:	4b5b      	ldr	r3, [pc, #364]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001830:	4b59      	ldr	r3, [pc, #356]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001832:	22ff      	movs	r2, #255	@ 0xff
 8001834:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001836:	4b58      	ldr	r3, [pc, #352]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800183c:	4b56      	ldr	r3, [pc, #344]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 800183e:	2200      	movs	r2, #0
 8001840:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001842:	4b55      	ldr	r3, [pc, #340]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001844:	2280      	movs	r2, #128	@ 0x80
 8001846:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001848:	4853      	ldr	r0, [pc, #332]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 800184a:	f001 f9af 	bl	8002bac <HAL_TIM_Base_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	bf14      	ite	ne
 8001854:	2301      	movne	r3, #1
 8001856:	2300      	moveq	r3, #0
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <_ZL12MX_TIM1_Initv+0x82>
  {
    Error_Handler();
 800185e:	f000 f93b 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001866:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001868:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800186c:	4619      	mov	r1, r3
 800186e:	484a      	ldr	r0, [pc, #296]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001870:	f001 fba8 	bl	8002fc4 <HAL_TIM_ConfigClockSource>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	bf14      	ite	ne
 800187a:	2301      	movne	r3, #1
 800187c:	2300      	moveq	r3, #0
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <_ZL12MX_TIM1_Initv+0xa8>
  {
    Error_Handler();
 8001884:	f000 f928 	bl	8001ad8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001888:	4843      	ldr	r0, [pc, #268]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 800188a:	f001 f9de 	bl	8002c4a <HAL_TIM_PWM_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf14      	ite	ne
 8001894:	2301      	movne	r3, #1
 8001896:	2300      	moveq	r3, #0
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <_ZL12MX_TIM1_Initv+0xc2>
  {
    Error_Handler();
 800189e:	f000 f91b 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018ae:	4619      	mov	r1, r3
 80018b0:	4839      	ldr	r0, [pc, #228]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 80018b2:	f001 feff 	bl	80036b4 <HAL_TIMEx_MasterConfigSynchronization>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	bf14      	ite	ne
 80018bc:	2301      	movne	r3, #1
 80018be:	2300      	moveq	r3, #0
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <_ZL12MX_TIM1_Initv+0xea>
  {
    Error_Handler();
 80018c6:	f000 f907 	bl	8001ad8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ca:	2360      	movs	r3, #96	@ 0x60
 80018cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018d6:	2300      	movs	r3, #0
 80018d8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ea:	2200      	movs	r2, #0
 80018ec:	4619      	mov	r1, r3
 80018ee:	482a      	ldr	r0, [pc, #168]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 80018f0:	f001 faa6 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	bf14      	ite	ne
 80018fa:	2301      	movne	r3, #1
 80018fc:	2300      	moveq	r3, #0
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <_ZL12MX_TIM1_Initv+0x128>
  {
    Error_Handler();
 8001904:	f000 f8e8 	bl	8001ad8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	2204      	movs	r2, #4
 800190e:	4619      	mov	r1, r3
 8001910:	4821      	ldr	r0, [pc, #132]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001912:	f001 fa95 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	bf14      	ite	ne
 800191c:	2301      	movne	r3, #1
 800191e:	2300      	moveq	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <_ZL12MX_TIM1_Initv+0x14a>
  {
    Error_Handler();
 8001926:	f000 f8d7 	bl	8001ad8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800192a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192e:	2208      	movs	r2, #8
 8001930:	4619      	mov	r1, r3
 8001932:	4819      	ldr	r0, [pc, #100]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001934:	f001 fa84 	bl	8002e40 <HAL_TIM_PWM_ConfigChannel>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	bf14      	ite	ne
 800193e:	2301      	movne	r3, #1
 8001940:	2300      	moveq	r3, #0
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <_ZL12MX_TIM1_Initv+0x16c>
  {
    Error_Handler();
 8001948:	f000 f8c6 	bl	8001ad8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001964:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	4619      	mov	r1, r3
 800196e:	480a      	ldr	r0, [pc, #40]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 8001970:	f001 fefe 	bl	8003770 <HAL_TIMEx_ConfigBreakDeadTime>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	bf14      	ite	ne
 800197a:	2301      	movne	r3, #1
 800197c:	2300      	moveq	r3, #0
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <_ZL12MX_TIM1_Initv+0x1a8>
  {
    Error_Handler();
 8001984:	f000 f8a8 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001988:	4803      	ldr	r0, [pc, #12]	@ (8001998 <_ZL12MX_TIM1_Initv+0x1b8>)
 800198a:	f000 f945 	bl	8001c18 <HAL_TIM_MspPostInit>

}
 800198e:	bf00      	nop
 8001990:	3758      	adds	r7, #88	@ 0x58
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000028 	.word	0x20000028
 800199c:	40012c00 	.word	0x40012c00

080019a0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019a6:	4a14      	ldr	r2, [pc, #80]	@ (80019f8 <_ZL19MX_USART3_UART_Initv+0x58>)
 80019a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019aa:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019b8:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019be:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019c4:	4b0b      	ldr	r3, [pc, #44]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019c6:	220c      	movs	r2, #12
 80019c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ca:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d0:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019d6:	4807      	ldr	r0, [pc, #28]	@ (80019f4 <_ZL19MX_USART3_UART_Initv+0x54>)
 80019d8:	f001 ff1b 	bl	8003812 <HAL_UART_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bf14      	ite	ne
 80019e2:	2301      	movne	r3, #1
 80019e4:	2300      	moveq	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80019ec:	f000 f874 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000070 	.word	0x20000070
 80019f8:	40004800 	.word	0x40004800

080019fc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 0310 	add.w	r3, r7, #16
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a10:	4b2e      	ldr	r3, [pc, #184]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	4a2d      	ldr	r2, [pc, #180]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a16:	f043 0310 	orr.w	r3, r3, #16
 8001a1a:	6193      	str	r3, [r2, #24]
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0310 	and.w	r3, r3, #16
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a28:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a27      	ldr	r2, [pc, #156]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a2e:	f043 0320 	orr.w	r3, r3, #32
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b25      	ldr	r3, [pc, #148]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f003 0320 	and.w	r3, r3, #32
 8001a3c:	60bb      	str	r3, [r7, #8]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a40:	4b22      	ldr	r3, [pc, #136]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a21      	ldr	r2, [pc, #132]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a58:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a5e:	f043 0304 	orr.w	r3, r3, #4
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b19      	ldr	r3, [pc, #100]	@ (8001acc <_ZL12MX_GPIO_Initv+0xd0>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	603b      	str	r3, [r7, #0]
 8001a6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a70:	2200      	movs	r2, #0
 8001a72:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001a76:	4816      	ldr	r0, [pc, #88]	@ (8001ad0 <_ZL12MX_GPIO_Initv+0xd4>)
 8001a78:	f000 fc70 	bl	800235c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001a82:	4814      	ldr	r0, [pc, #80]	@ (8001ad4 <_ZL12MX_GPIO_Initv+0xd8>)
 8001a84:	f000 fc6a 	bl	800235c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a88:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001a8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a96:	2302      	movs	r3, #2
 8001a98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9a:	f107 0310 	add.w	r3, r7, #16
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480b      	ldr	r0, [pc, #44]	@ (8001ad0 <_ZL12MX_GPIO_Initv+0xd4>)
 8001aa2:	f000 fad7 	bl	8002054 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001aa6:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001aaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab8:	f107 0310 	add.w	r3, r7, #16
 8001abc:	4619      	mov	r1, r3
 8001abe:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <_ZL12MX_GPIO_Initv+0xd8>)
 8001ac0:	f000 fac8 	bl	8002054 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ac4:	bf00      	nop
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40010c00 	.word	0x40010c00
 8001ad4:	40010800 	.word	0x40010800

08001ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001adc:	b672      	cpsid	i
}
 8001ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <Error_Handler+0x8>

08001ae4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af02      	add	r7, sp, #8
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d128      	bne.n	8001b46 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d123      	bne.n	8001b46 <_Z41__static_initialization_and_destruction_0ii+0x62>
MOTOR Motor1(GPIOB, GPIO_PIN_14, GPIOA, GPIO_PIN_11);
 8001afe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001b06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b0a:	4912      	ldr	r1, [pc, #72]	@ (8001b54 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001b0c:	4812      	ldr	r0, [pc, #72]	@ (8001b58 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8001b0e:	f7ff f95b 	bl	8000dc8 <_ZN5MOTORC1EP12GPIO_TypeDeftS1_t>
MOTOR Motor2(GPIOB, GPIO_PIN_15, GPIOA, GPIO_PIN_15);
 8001b12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001b1a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b1e:	490d      	ldr	r1, [pc, #52]	@ (8001b54 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001b20:	480e      	ldr	r0, [pc, #56]	@ (8001b5c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8001b22:	f7ff f951 	bl	8000dc8 <_ZN5MOTORC1EP12GPIO_TypeDeftS1_t>
MOTOR Motor3(GPIOB, GPIO_PIN_13, GPIOA, GPIO_PIN_12);
 8001b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001b2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b32:	4908      	ldr	r1, [pc, #32]	@ (8001b54 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001b34:	480a      	ldr	r0, [pc, #40]	@ (8001b60 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8001b36:	f7ff f947 	bl	8000dc8 <_ZN5MOTORC1EP12GPIO_TypeDeftS1_t>
TriBaseKinematics Base(Motor1, Motor2, Motor3);
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8001b3c:	4a07      	ldr	r2, [pc, #28]	@ (8001b5c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8001b3e:	4906      	ldr	r1, [pc, #24]	@ (8001b58 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8001b40:	4808      	ldr	r0, [pc, #32]	@ (8001b64 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8001b42:	f7ff faef 	bl	8001124 <_ZN17TriBaseKinematicsC1ER5MOTORS1_S1_>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40010800 	.word	0x40010800
 8001b54:	40010c00 	.word	0x40010c00
 8001b58:	200000cc 	.word	0x200000cc
 8001b5c:	200000e8 	.word	0x200000e8
 8001b60:	20000104 	.word	0x20000104
 8001b64:	20000120 	.word	0x20000120

08001b68 <_GLOBAL__sub_I_htim1>:
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001b70:	2001      	movs	r0, #1
 8001b72:	f7ff ffb7 	bl	8001ae4 <_Z41__static_initialization_and_destruction_0ii>
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6193      	str	r3, [r2, #24]
 8001b8a:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	61d3      	str	r3, [r2, #28]
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <HAL_MspInit+0x5c>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <HAL_MspInit+0x60>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	4a04      	ldr	r2, [pc, #16]	@ (8001bd8 <HAL_MspInit+0x60>)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010000 	.word	0x40010000

08001bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a09      	ldr	r2, [pc, #36]	@ (8001c10 <HAL_TIM_Base_MspInit+0x34>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d10b      	bne.n	8001c06 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_TIM_Base_MspInit+0x38>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	4a08      	ldr	r2, [pc, #32]	@ (8001c14 <HAL_TIM_Base_MspInit+0x38>)
 8001bf4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <HAL_TIM_Base_MspInit+0x38>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c06:	bf00      	nop
 8001c08:	3714      	adds	r7, #20
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	40012c00 	.word	0x40012c00
 8001c14:	40021000 	.word	0x40021000

08001c18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c20:	f107 0310 	add.w	r3, r7, #16
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a10      	ldr	r2, [pc, #64]	@ (8001c74 <HAL_TIM_MspPostInit+0x5c>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d118      	bne.n	8001c6a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <HAL_TIM_MspPostInit+0x60>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8001c78 <HAL_TIM_MspPostInit+0x60>)
 8001c3e:	f043 0304 	orr.w	r3, r3, #4
 8001c42:	6193      	str	r3, [r2, #24]
 8001c44:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <HAL_TIM_MspPostInit+0x60>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001c50:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001c54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5e:	f107 0310 	add.w	r3, r7, #16
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <HAL_TIM_MspPostInit+0x64>)
 8001c66:	f000 f9f5 	bl	8002054 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40012c00 	.word	0x40012c00
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40010800 	.word	0x40010800

08001c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001d0c <HAL_UART_MspInit+0x8c>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d131      	bne.n	8001d04 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001ca6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001caa:	61d3      	str	r3, [r2, #28]
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	4a14      	ldr	r2, [pc, #80]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001cbe:	f043 0308 	orr.w	r3, r3, #8
 8001cc2:	6193      	str	r3, [r2, #24]
 8001cc4:	4b12      	ldr	r3, [pc, #72]	@ (8001d10 <HAL_UART_MspInit+0x90>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f003 0308 	and.w	r3, r3, #8
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cde:	f107 0310 	add.w	r3, r7, #16
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480b      	ldr	r0, [pc, #44]	@ (8001d14 <HAL_UART_MspInit+0x94>)
 8001ce6:	f000 f9b5 	bl	8002054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf8:	f107 0310 	add.w	r3, r7, #16
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <HAL_UART_MspInit+0x94>)
 8001d00:	f000 f9a8 	bl	8002054 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001d04:	bf00      	nop
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40004800 	.word	0x40004800
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010c00 	.word	0x40010c00

08001d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <NMI_Handler+0x4>

08001d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <HardFault_Handler+0x4>

08001d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <MemManage_Handler+0x4>

08001d30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <BusFault_Handler+0x4>

08001d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <UsageFault_Handler+0x4>

08001d40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr

08001d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d68:	f000 f874 	bl	8001e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d7c:	f7ff fff8 	bl	8001d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d80:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d82:	490c      	ldr	r1, [pc, #48]	@ (8001db4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d84:	4a0c      	ldr	r2, [pc, #48]	@ (8001db8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d88:	e002      	b.n	8001d90 <LoopCopyDataInit>

08001d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d8e:	3304      	adds	r3, #4

08001d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d94:	d3f9      	bcc.n	8001d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d96:	4a09      	ldr	r2, [pc, #36]	@ (8001dbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d98:	4c09      	ldr	r4, [pc, #36]	@ (8001dc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d9c:	e001      	b.n	8001da2 <LoopFillZerobss>

08001d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da0:	3204      	adds	r2, #4

08001da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da4:	d3fb      	bcc.n	8001d9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001da6:	f002 fd6d 	bl	8004884 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001daa:	f7ff fbf7 	bl	800159c <main>
  bx lr
 8001dae:	4770      	bx	lr
  ldr r0, =_sdata
 8001db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001db8:	08004cec 	.word	0x08004cec
  ldr r2, =_sbss
 8001dbc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001dc0:	2000019c 	.word	0x2000019c

08001dc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dc4:	e7fe      	b.n	8001dc4 <ADC1_2_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <HAL_Init+0x28>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <HAL_Init+0x28>)
 8001dd2:	f043 0310 	orr.w	r3, r3, #16
 8001dd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd8:	2003      	movs	r0, #3
 8001dda:	f000 f907 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dde:	200f      	movs	r0, #15
 8001de0:	f000 f808 	bl	8001df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de4:	f7ff fec8 	bl	8001b78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40022000 	.word	0x40022000

08001df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dfc:	4b12      	ldr	r3, [pc, #72]	@ (8001e48 <HAL_InitTick+0x54>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_InitTick+0x58>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4619      	mov	r1, r3
 8001e06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f911 	bl	800203a <HAL_SYSTICK_Config>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00e      	b.n	8001e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b0f      	cmp	r3, #15
 8001e26:	d80a      	bhi.n	8001e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e30:	f000 f8e7 	bl	8002002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e34:	4a06      	ldr	r2, [pc, #24]	@ (8001e50 <HAL_InitTick+0x5c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e000      	b.n	8001e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000008 	.word	0x20000008
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e58:	4b05      	ldr	r3, [pc, #20]	@ (8001e70 <HAL_IncTick+0x1c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_IncTick+0x20>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4413      	add	r3, r2
 8001e64:	4a03      	ldr	r2, [pc, #12]	@ (8001e74 <HAL_IncTick+0x20>)
 8001e66:	6013      	str	r3, [r2, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	20000008 	.word	0x20000008
 8001e74:	20000198 	.word	0x20000198

08001e78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b02      	ldr	r3, [pc, #8]	@ (8001e88 <HAL_GetTick+0x10>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr
 8001e88:	20000198 	.word	0x20000198

08001e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ebe:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	60d3      	str	r3, [r2, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	db0a      	blt.n	8001f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	490c      	ldr	r1, [pc, #48]	@ (8001f3c <__NVIC_SetPriority+0x4c>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	0112      	lsls	r2, r2, #4
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f18:	e00a      	b.n	8001f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4908      	ldr	r1, [pc, #32]	@ (8001f40 <__NVIC_SetPriority+0x50>)
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	3b04      	subs	r3, #4
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	761a      	strb	r2, [r3, #24]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	@ 0x24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f1c3 0307 	rsb	r3, r3, #7
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	bf28      	it	cs
 8001f62:	2304      	movcs	r3, #4
 8001f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d902      	bls.n	8001f74 <NVIC_EncodePriority+0x30>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3b03      	subs	r3, #3
 8001f72:	e000      	b.n	8001f76 <NVIC_EncodePriority+0x32>
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	fa01 f303 	lsl.w	r3, r1, r3
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	4313      	orrs	r3, r2
         );
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	@ 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff90 	bl	8001ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff49 	bl	8001e8c <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002014:	f7ff ff5e 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 8002018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	68b9      	ldr	r1, [r7, #8]
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff ff90 	bl	8001f44 <NVIC_EncodePriority>
 8002024:	4602      	mov	r2, r0
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff5f 	bl	8001ef0 <__NVIC_SetPriority>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff ffb0 	bl	8001fa8 <SysTick_Config>
 8002048:	4603      	mov	r3, r0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002054:	b480      	push	{r7}
 8002056:	b08b      	sub	sp, #44	@ 0x2c
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800205e:	2300      	movs	r3, #0
 8002060:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002062:	2300      	movs	r3, #0
 8002064:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002066:	e169      	b.n	800233c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002068:	2201      	movs	r2, #1
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	69fa      	ldr	r2, [r7, #28]
 8002078:	4013      	ands	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	429a      	cmp	r2, r3
 8002082:	f040 8158 	bne.w	8002336 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	4a9a      	ldr	r2, [pc, #616]	@ (80022f4 <HAL_GPIO_Init+0x2a0>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d05e      	beq.n	800214e <HAL_GPIO_Init+0xfa>
 8002090:	4a98      	ldr	r2, [pc, #608]	@ (80022f4 <HAL_GPIO_Init+0x2a0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d875      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 8002096:	4a98      	ldr	r2, [pc, #608]	@ (80022f8 <HAL_GPIO_Init+0x2a4>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d058      	beq.n	800214e <HAL_GPIO_Init+0xfa>
 800209c:	4a96      	ldr	r2, [pc, #600]	@ (80022f8 <HAL_GPIO_Init+0x2a4>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d86f      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 80020a2:	4a96      	ldr	r2, [pc, #600]	@ (80022fc <HAL_GPIO_Init+0x2a8>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d052      	beq.n	800214e <HAL_GPIO_Init+0xfa>
 80020a8:	4a94      	ldr	r2, [pc, #592]	@ (80022fc <HAL_GPIO_Init+0x2a8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d869      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 80020ae:	4a94      	ldr	r2, [pc, #592]	@ (8002300 <HAL_GPIO_Init+0x2ac>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d04c      	beq.n	800214e <HAL_GPIO_Init+0xfa>
 80020b4:	4a92      	ldr	r2, [pc, #584]	@ (8002300 <HAL_GPIO_Init+0x2ac>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d863      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 80020ba:	4a92      	ldr	r2, [pc, #584]	@ (8002304 <HAL_GPIO_Init+0x2b0>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d046      	beq.n	800214e <HAL_GPIO_Init+0xfa>
 80020c0:	4a90      	ldr	r2, [pc, #576]	@ (8002304 <HAL_GPIO_Init+0x2b0>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d85d      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 80020c6:	2b12      	cmp	r3, #18
 80020c8:	d82a      	bhi.n	8002120 <HAL_GPIO_Init+0xcc>
 80020ca:	2b12      	cmp	r3, #18
 80020cc:	d859      	bhi.n	8002182 <HAL_GPIO_Init+0x12e>
 80020ce:	a201      	add	r2, pc, #4	@ (adr r2, 80020d4 <HAL_GPIO_Init+0x80>)
 80020d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d4:	0800214f 	.word	0x0800214f
 80020d8:	08002129 	.word	0x08002129
 80020dc:	0800213b 	.word	0x0800213b
 80020e0:	0800217d 	.word	0x0800217d
 80020e4:	08002183 	.word	0x08002183
 80020e8:	08002183 	.word	0x08002183
 80020ec:	08002183 	.word	0x08002183
 80020f0:	08002183 	.word	0x08002183
 80020f4:	08002183 	.word	0x08002183
 80020f8:	08002183 	.word	0x08002183
 80020fc:	08002183 	.word	0x08002183
 8002100:	08002183 	.word	0x08002183
 8002104:	08002183 	.word	0x08002183
 8002108:	08002183 	.word	0x08002183
 800210c:	08002183 	.word	0x08002183
 8002110:	08002183 	.word	0x08002183
 8002114:	08002183 	.word	0x08002183
 8002118:	08002131 	.word	0x08002131
 800211c:	08002145 	.word	0x08002145
 8002120:	4a79      	ldr	r2, [pc, #484]	@ (8002308 <HAL_GPIO_Init+0x2b4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d013      	beq.n	800214e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002126:	e02c      	b.n	8002182 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	623b      	str	r3, [r7, #32]
          break;
 800212e:	e029      	b.n	8002184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	3304      	adds	r3, #4
 8002136:	623b      	str	r3, [r7, #32]
          break;
 8002138:	e024      	b.n	8002184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	3308      	adds	r3, #8
 8002140:	623b      	str	r3, [r7, #32]
          break;
 8002142:	e01f      	b.n	8002184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	330c      	adds	r3, #12
 800214a:	623b      	str	r3, [r7, #32]
          break;
 800214c:	e01a      	b.n	8002184 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d102      	bne.n	800215c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002156:	2304      	movs	r3, #4
 8002158:	623b      	str	r3, [r7, #32]
          break;
 800215a:	e013      	b.n	8002184 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d105      	bne.n	8002170 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002164:	2308      	movs	r3, #8
 8002166:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69fa      	ldr	r2, [r7, #28]
 800216c:	611a      	str	r2, [r3, #16]
          break;
 800216e:	e009      	b.n	8002184 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002170:	2308      	movs	r3, #8
 8002172:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	69fa      	ldr	r2, [r7, #28]
 8002178:	615a      	str	r2, [r3, #20]
          break;
 800217a:	e003      	b.n	8002184 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800217c:	2300      	movs	r3, #0
 800217e:	623b      	str	r3, [r7, #32]
          break;
 8002180:	e000      	b.n	8002184 <HAL_GPIO_Init+0x130>
          break;
 8002182:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	2bff      	cmp	r3, #255	@ 0xff
 8002188:	d801      	bhi.n	800218e <HAL_GPIO_Init+0x13a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	e001      	b.n	8002192 <HAL_GPIO_Init+0x13e>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3304      	adds	r3, #4
 8002192:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2bff      	cmp	r3, #255	@ 0xff
 8002198:	d802      	bhi.n	80021a0 <HAL_GPIO_Init+0x14c>
 800219a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	e002      	b.n	80021a6 <HAL_GPIO_Init+0x152>
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	3b08      	subs	r3, #8
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	210f      	movs	r1, #15
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	fa01 f303 	lsl.w	r3, r1, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	401a      	ands	r2, r3
 80021b8:	6a39      	ldr	r1, [r7, #32]
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	fa01 f303 	lsl.w	r3, r1, r3
 80021c0:	431a      	orrs	r2, r3
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 80b1 	beq.w	8002336 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021d4:	4b4d      	ldr	r3, [pc, #308]	@ (800230c <HAL_GPIO_Init+0x2b8>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a4c      	ldr	r2, [pc, #304]	@ (800230c <HAL_GPIO_Init+0x2b8>)
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	6193      	str	r3, [r2, #24]
 80021e0:	4b4a      	ldr	r3, [pc, #296]	@ (800230c <HAL_GPIO_Init+0x2b8>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021ec:	4a48      	ldr	r2, [pc, #288]	@ (8002310 <HAL_GPIO_Init+0x2bc>)
 80021ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f0:	089b      	lsrs	r3, r3, #2
 80021f2:	3302      	adds	r3, #2
 80021f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	220f      	movs	r2, #15
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4013      	ands	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a40      	ldr	r2, [pc, #256]	@ (8002314 <HAL_GPIO_Init+0x2c0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d013      	beq.n	8002240 <HAL_GPIO_Init+0x1ec>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a3f      	ldr	r2, [pc, #252]	@ (8002318 <HAL_GPIO_Init+0x2c4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00d      	beq.n	800223c <HAL_GPIO_Init+0x1e8>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a3e      	ldr	r2, [pc, #248]	@ (800231c <HAL_GPIO_Init+0x2c8>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d007      	beq.n	8002238 <HAL_GPIO_Init+0x1e4>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a3d      	ldr	r2, [pc, #244]	@ (8002320 <HAL_GPIO_Init+0x2cc>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d101      	bne.n	8002234 <HAL_GPIO_Init+0x1e0>
 8002230:	2303      	movs	r3, #3
 8002232:	e006      	b.n	8002242 <HAL_GPIO_Init+0x1ee>
 8002234:	2304      	movs	r3, #4
 8002236:	e004      	b.n	8002242 <HAL_GPIO_Init+0x1ee>
 8002238:	2302      	movs	r3, #2
 800223a:	e002      	b.n	8002242 <HAL_GPIO_Init+0x1ee>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_GPIO_Init+0x1ee>
 8002240:	2300      	movs	r3, #0
 8002242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002244:	f002 0203 	and.w	r2, r2, #3
 8002248:	0092      	lsls	r2, r2, #2
 800224a:	4093      	lsls	r3, r2
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002252:	492f      	ldr	r1, [pc, #188]	@ (8002310 <HAL_GPIO_Init+0x2bc>)
 8002254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002256:	089b      	lsrs	r3, r3, #2
 8002258:	3302      	adds	r3, #2
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d006      	beq.n	800227a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800226c:	4b2d      	ldr	r3, [pc, #180]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	492c      	ldr	r1, [pc, #176]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	4313      	orrs	r3, r2
 8002276:	608b      	str	r3, [r1, #8]
 8002278:	e006      	b.n	8002288 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800227a:	4b2a      	ldr	r3, [pc, #168]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	43db      	mvns	r3, r3
 8002282:	4928      	ldr	r1, [pc, #160]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 8002284:	4013      	ands	r3, r2
 8002286:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d006      	beq.n	80022a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002294:	4b23      	ldr	r3, [pc, #140]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 8002296:	68da      	ldr	r2, [r3, #12]
 8002298:	4922      	ldr	r1, [pc, #136]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	4313      	orrs	r3, r2
 800229e:	60cb      	str	r3, [r1, #12]
 80022a0:	e006      	b.n	80022b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022a2:	4b20      	ldr	r3, [pc, #128]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022a4:	68da      	ldr	r2, [r3, #12]
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	491e      	ldr	r1, [pc, #120]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d006      	beq.n	80022ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022bc:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	4918      	ldr	r1, [pc, #96]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
 80022c8:	e006      	b.n	80022d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	4914      	ldr	r1, [pc, #80]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d021      	beq.n	8002328 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	490e      	ldr	r1, [pc, #56]	@ (8002324 <HAL_GPIO_Init+0x2d0>)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	600b      	str	r3, [r1, #0]
 80022f0:	e021      	b.n	8002336 <HAL_GPIO_Init+0x2e2>
 80022f2:	bf00      	nop
 80022f4:	10320000 	.word	0x10320000
 80022f8:	10310000 	.word	0x10310000
 80022fc:	10220000 	.word	0x10220000
 8002300:	10210000 	.word	0x10210000
 8002304:	10120000 	.word	0x10120000
 8002308:	10110000 	.word	0x10110000
 800230c:	40021000 	.word	0x40021000
 8002310:	40010000 	.word	0x40010000
 8002314:	40010800 	.word	0x40010800
 8002318:	40010c00 	.word	0x40010c00
 800231c:	40011000 	.word	0x40011000
 8002320:	40011400 	.word	0x40011400
 8002324:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002328:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <HAL_GPIO_Init+0x304>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	43db      	mvns	r3, r3
 8002330:	4909      	ldr	r1, [pc, #36]	@ (8002358 <HAL_GPIO_Init+0x304>)
 8002332:	4013      	ands	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002338:	3301      	adds	r3, #1
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002342:	fa22 f303 	lsr.w	r3, r2, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	f47f ae8e 	bne.w	8002068 <HAL_GPIO_Init+0x14>
  }
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	372c      	adds	r7, #44	@ 0x2c
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr
 8002358:	40010400 	.word	0x40010400

0800235c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]
 8002368:	4613      	mov	r3, r2
 800236a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800236c:	787b      	ldrb	r3, [r7, #1]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002372:	887a      	ldrh	r2, [r7, #2]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002378:	e003      	b.n	8002382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800237a:	887b      	ldrh	r3, [r7, #2]
 800237c:	041a      	lsls	r2, r3, #16
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	611a      	str	r2, [r3, #16]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e272      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 8087 	beq.w	80024ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023ac:	4b92      	ldr	r3, [pc, #584]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 030c 	and.w	r3, r3, #12
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d00c      	beq.n	80023d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023b8:	4b8f      	ldr	r3, [pc, #572]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 030c 	and.w	r3, r3, #12
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d112      	bne.n	80023ea <HAL_RCC_OscConfig+0x5e>
 80023c4:	4b8c      	ldr	r3, [pc, #560]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d0:	d10b      	bne.n	80023ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d2:	4b89      	ldr	r3, [pc, #548]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d06c      	beq.n	80024b8 <HAL_RCC_OscConfig+0x12c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d168      	bne.n	80024b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e24c      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f2:	d106      	bne.n	8002402 <HAL_RCC_OscConfig+0x76>
 80023f4:	4b80      	ldr	r3, [pc, #512]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a7f      	ldr	r2, [pc, #508]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	e02e      	b.n	8002460 <HAL_RCC_OscConfig+0xd4>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10c      	bne.n	8002424 <HAL_RCC_OscConfig+0x98>
 800240a:	4b7b      	ldr	r3, [pc, #492]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a7a      	ldr	r2, [pc, #488]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002410:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	4b78      	ldr	r3, [pc, #480]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a77      	ldr	r2, [pc, #476]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800241c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e01d      	b.n	8002460 <HAL_RCC_OscConfig+0xd4>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800242c:	d10c      	bne.n	8002448 <HAL_RCC_OscConfig+0xbc>
 800242e:	4b72      	ldr	r3, [pc, #456]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a71      	ldr	r2, [pc, #452]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002434:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	4b6f      	ldr	r3, [pc, #444]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a6e      	ldr	r2, [pc, #440]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002444:	6013      	str	r3, [r2, #0]
 8002446:	e00b      	b.n	8002460 <HAL_RCC_OscConfig+0xd4>
 8002448:	4b6b      	ldr	r3, [pc, #428]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a6a      	ldr	r2, [pc, #424]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800244e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	4b68      	ldr	r3, [pc, #416]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a67      	ldr	r2, [pc, #412]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800245a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800245e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d013      	beq.n	8002490 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7ff fd06 	bl	8001e78 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002470:	f7ff fd02 	bl	8001e78 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	@ 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e200      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002482:	4b5d      	ldr	r3, [pc, #372]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0xe4>
 800248e:	e014      	b.n	80024ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002490:	f7ff fcf2 	bl	8001e78 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002498:	f7ff fcee 	bl	8001e78 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	@ 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e1ec      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024aa:	4b53      	ldr	r3, [pc, #332]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1f0      	bne.n	8002498 <HAL_RCC_OscConfig+0x10c>
 80024b6:	e000      	b.n	80024ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d063      	beq.n	800258e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024c6:	4b4c      	ldr	r3, [pc, #304]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00b      	beq.n	80024ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024d2:	4b49      	ldr	r3, [pc, #292]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d11c      	bne.n	8002518 <HAL_RCC_OscConfig+0x18c>
 80024de:	4b46      	ldr	r3, [pc, #280]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d116      	bne.n	8002518 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ea:	4b43      	ldr	r3, [pc, #268]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_RCC_OscConfig+0x176>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d001      	beq.n	8002502 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e1c0      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002502:	4b3d      	ldr	r3, [pc, #244]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	4939      	ldr	r1, [pc, #228]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002516:	e03a      	b.n	800258e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d020      	beq.n	8002562 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002520:	4b36      	ldr	r3, [pc, #216]	@ (80025fc <HAL_RCC_OscConfig+0x270>)
 8002522:	2201      	movs	r2, #1
 8002524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002526:	f7ff fca7 	bl	8001e78 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252e:	f7ff fca3 	bl	8001e78 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e1a1      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002540:	4b2d      	ldr	r3, [pc, #180]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4b2a      	ldr	r3, [pc, #168]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	4927      	ldr	r1, [pc, #156]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 800255c:	4313      	orrs	r3, r2
 800255e:	600b      	str	r3, [r1, #0]
 8002560:	e015      	b.n	800258e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002562:	4b26      	ldr	r3, [pc, #152]	@ (80025fc <HAL_RCC_OscConfig+0x270>)
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002568:	f7ff fc86 	bl	8001e78 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002570:	f7ff fc82 	bl	8001e78 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e180      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002582:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d03a      	beq.n	8002610 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d019      	beq.n	80025d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a2:	4b17      	ldr	r3, [pc, #92]	@ (8002600 <HAL_RCC_OscConfig+0x274>)
 80025a4:	2201      	movs	r2, #1
 80025a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a8:	f7ff fc66 	bl	8001e78 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b0:	f7ff fc62 	bl	8001e78 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e160      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c2:	4b0d      	ldr	r3, [pc, #52]	@ (80025f8 <HAL_RCC_OscConfig+0x26c>)
 80025c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025ce:	2001      	movs	r0, #1
 80025d0:	f000 face 	bl	8002b70 <RCC_Delay>
 80025d4:	e01c      	b.n	8002610 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <HAL_RCC_OscConfig+0x274>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025dc:	f7ff fc4c 	bl	8001e78 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e2:	e00f      	b.n	8002604 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025e4:	f7ff fc48 	bl	8001e78 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d908      	bls.n	8002604 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e146      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
 80025f6:	bf00      	nop
 80025f8:	40021000 	.word	0x40021000
 80025fc:	42420000 	.word	0x42420000
 8002600:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002604:	4b92      	ldr	r3, [pc, #584]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e9      	bne.n	80025e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0304 	and.w	r3, r3, #4
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80a6 	beq.w	800276a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002622:	4b8b      	ldr	r3, [pc, #556]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10d      	bne.n	800264a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262e:	4b88      	ldr	r3, [pc, #544]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	4a87      	ldr	r2, [pc, #540]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002638:	61d3      	str	r3, [r2, #28]
 800263a:	4b85      	ldr	r3, [pc, #532]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002646:	2301      	movs	r3, #1
 8002648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264a:	4b82      	ldr	r3, [pc, #520]	@ (8002854 <HAL_RCC_OscConfig+0x4c8>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d118      	bne.n	8002688 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002656:	4b7f      	ldr	r3, [pc, #508]	@ (8002854 <HAL_RCC_OscConfig+0x4c8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a7e      	ldr	r2, [pc, #504]	@ (8002854 <HAL_RCC_OscConfig+0x4c8>)
 800265c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002662:	f7ff fc09 	bl	8001e78 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266a:	f7ff fc05 	bl	8001e78 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b64      	cmp	r3, #100	@ 0x64
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e103      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267c:	4b75      	ldr	r3, [pc, #468]	@ (8002854 <HAL_RCC_OscConfig+0x4c8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0f0      	beq.n	800266a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d106      	bne.n	800269e <HAL_RCC_OscConfig+0x312>
 8002690:	4b6f      	ldr	r3, [pc, #444]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	4a6e      	ldr	r2, [pc, #440]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6213      	str	r3, [r2, #32]
 800269c:	e02d      	b.n	80026fa <HAL_RCC_OscConfig+0x36e>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10c      	bne.n	80026c0 <HAL_RCC_OscConfig+0x334>
 80026a6:	4b6a      	ldr	r3, [pc, #424]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	4a69      	ldr	r2, [pc, #420]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	f023 0301 	bic.w	r3, r3, #1
 80026b0:	6213      	str	r3, [r2, #32]
 80026b2:	4b67      	ldr	r3, [pc, #412]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	4a66      	ldr	r2, [pc, #408]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	f023 0304 	bic.w	r3, r3, #4
 80026bc:	6213      	str	r3, [r2, #32]
 80026be:	e01c      	b.n	80026fa <HAL_RCC_OscConfig+0x36e>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	2b05      	cmp	r3, #5
 80026c6:	d10c      	bne.n	80026e2 <HAL_RCC_OscConfig+0x356>
 80026c8:	4b61      	ldr	r3, [pc, #388]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4a60      	ldr	r2, [pc, #384]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	f043 0304 	orr.w	r3, r3, #4
 80026d2:	6213      	str	r3, [r2, #32]
 80026d4:	4b5e      	ldr	r3, [pc, #376]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a5d      	ldr	r2, [pc, #372]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	e00b      	b.n	80026fa <HAL_RCC_OscConfig+0x36e>
 80026e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	4a5a      	ldr	r2, [pc, #360]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	6213      	str	r3, [r2, #32]
 80026ee:	4b58      	ldr	r3, [pc, #352]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	4a57      	ldr	r2, [pc, #348]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80026f4:	f023 0304 	bic.w	r3, r3, #4
 80026f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d015      	beq.n	800272e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002702:	f7ff fbb9 	bl	8001e78 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002708:	e00a      	b.n	8002720 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7ff fbb5 	bl	8001e78 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e0b1      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002720:	4b4b      	ldr	r3, [pc, #300]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0ee      	beq.n	800270a <HAL_RCC_OscConfig+0x37e>
 800272c:	e014      	b.n	8002758 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800272e:	f7ff fba3 	bl	8001e78 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002734:	e00a      	b.n	800274c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002736:	f7ff fb9f 	bl	8001e78 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002744:	4293      	cmp	r3, r2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e09b      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800274c:	4b40      	ldr	r3, [pc, #256]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1ee      	bne.n	8002736 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002758:	7dfb      	ldrb	r3, [r7, #23]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d105      	bne.n	800276a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800275e:	4b3c      	ldr	r3, [pc, #240]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	4a3b      	ldr	r2, [pc, #236]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002768:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 8087 	beq.w	8002882 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002774:	4b36      	ldr	r3, [pc, #216]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b08      	cmp	r3, #8
 800277e:	d061      	beq.n	8002844 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d146      	bne.n	8002816 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002788:	4b33      	ldr	r3, [pc, #204]	@ (8002858 <HAL_RCC_OscConfig+0x4cc>)
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278e:	f7ff fb73 	bl	8001e78 <HAL_GetTick>
 8002792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002794:	e008      	b.n	80027a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002796:	f7ff fb6f 	bl	8001e78 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e06d      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a8:	4b29      	ldr	r3, [pc, #164]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1f0      	bne.n	8002796 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027bc:	d108      	bne.n	80027d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027be:	4b24      	ldr	r3, [pc, #144]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	4921      	ldr	r1, [pc, #132]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a19      	ldr	r1, [r3, #32]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e0:	430b      	orrs	r3, r1
 80027e2:	491b      	ldr	r1, [pc, #108]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002858 <HAL_RCC_OscConfig+0x4cc>)
 80027ea:	2201      	movs	r2, #1
 80027ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ee:	f7ff fb43 	bl	8001e78 <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f6:	f7ff fb3f 	bl	8001e78 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e03d      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002808:	4b11      	ldr	r3, [pc, #68]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0f0      	beq.n	80027f6 <HAL_RCC_OscConfig+0x46a>
 8002814:	e035      	b.n	8002882 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <HAL_RCC_OscConfig+0x4cc>)
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fb2c 	bl	8001e78 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002824:	f7ff fb28 	bl	8001e78 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e026      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002836:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_RCC_OscConfig+0x4c4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f0      	bne.n	8002824 <HAL_RCC_OscConfig+0x498>
 8002842:	e01e      	b.n	8002882 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d107      	bne.n	800285c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e019      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
 8002850:	40021000 	.word	0x40021000
 8002854:	40007000 	.word	0x40007000
 8002858:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_RCC_OscConfig+0x500>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	429a      	cmp	r2, r3
 800286e:	d106      	bne.n	800287e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800287a:	429a      	cmp	r2, r3
 800287c:	d001      	beq.n	8002882 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40021000 	.word	0x40021000

08002890 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0d0      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d910      	bls.n	80028d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b2:	4b67      	ldr	r3, [pc, #412]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f023 0207 	bic.w	r2, r3, #7
 80028ba:	4965      	ldr	r1, [pc, #404]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c2:	4b63      	ldr	r3, [pc, #396]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d001      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e0b8      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d020      	beq.n	8002922 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d005      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028ec:	4b59      	ldr	r3, [pc, #356]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	4a58      	ldr	r2, [pc, #352]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 80028f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80028f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002904:	4b53      	ldr	r3, [pc, #332]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	4a52      	ldr	r2, [pc, #328]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 800290a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800290e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002910:	4b50      	ldr	r3, [pc, #320]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	494d      	ldr	r1, [pc, #308]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d040      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002936:	4b47      	ldr	r3, [pc, #284]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d115      	bne.n	800296e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e07f      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b02      	cmp	r3, #2
 800294c:	d107      	bne.n	800295e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294e:	4b41      	ldr	r3, [pc, #260]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e073      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e06b      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800296e:	4b39      	ldr	r3, [pc, #228]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f023 0203 	bic.w	r2, r3, #3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	4936      	ldr	r1, [pc, #216]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 800297c:	4313      	orrs	r3, r2
 800297e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002980:	f7ff fa7a 	bl	8001e78 <HAL_GetTick>
 8002984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	e00a      	b.n	800299e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002988:	f7ff fa76 	bl	8001e78 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002996:	4293      	cmp	r3, r2
 8002998:	d901      	bls.n	800299e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e053      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f003 020c 	and.w	r2, r3, #12
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d1eb      	bne.n	8002988 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029b0:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d210      	bcs.n	80029e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029be:	4b24      	ldr	r3, [pc, #144]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f023 0207 	bic.w	r2, r3, #7
 80029c6:	4922      	ldr	r1, [pc, #136]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	4b20      	ldr	r3, [pc, #128]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c0>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e032      	b.n	8002a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ec:	4b19      	ldr	r3, [pc, #100]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4916      	ldr	r1, [pc, #88]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d009      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a0a:	4b12      	ldr	r3, [pc, #72]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	490e      	ldr	r1, [pc, #56]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a1e:	f000 f821 	bl	8002a64 <HAL_RCC_GetSysClockFreq>
 8002a22:	4602      	mov	r2, r0
 8002a24:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c4>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	490a      	ldr	r1, [pc, #40]	@ (8002a58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a30:	5ccb      	ldrb	r3, [r1, r3]
 8002a32:	fa22 f303 	lsr.w	r3, r2, r3
 8002a36:	4a09      	ldr	r2, [pc, #36]	@ (8002a5c <HAL_RCC_ClockConfig+0x1cc>)
 8002a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a3a:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <HAL_RCC_ClockConfig+0x1d0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff f9d8 	bl	8001df4 <HAL_InitTick>

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40022000 	.word	0x40022000
 8002a54:	40021000 	.word	0x40021000
 8002a58:	080048e4 	.word	0x080048e4
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	20000004 	.word	0x20000004

08002a64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	2300      	movs	r3, #0
 8002a78:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f003 030c 	and.w	r3, r3, #12
 8002a8a:	2b04      	cmp	r3, #4
 8002a8c:	d002      	beq.n	8002a94 <HAL_RCC_GetSysClockFreq+0x30>
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d003      	beq.n	8002a9a <HAL_RCC_GetSysClockFreq+0x36>
 8002a92:	e027      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <HAL_RCC_GetSysClockFreq+0x98>)
 8002a96:	613b      	str	r3, [r7, #16]
      break;
 8002a98:	e027      	b.n	8002aea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	0c9b      	lsrs	r3, r3, #18
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	4a17      	ldr	r2, [pc, #92]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002aa4:	5cd3      	ldrb	r3, [r2, r3]
 8002aa6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d010      	beq.n	8002ad4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ab2:	4b11      	ldr	r3, [pc, #68]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	0c5b      	lsrs	r3, r3, #17
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	4a11      	ldr	r2, [pc, #68]	@ (8002b04 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002abe:	5cd3      	ldrb	r3, [r2, r3]
 8002ac0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8002afc <HAL_RCC_GetSysClockFreq+0x98>)
 8002ac6:	fb03 f202 	mul.w	r2, r3, r2
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	e004      	b.n	8002ade <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ad8:	fb02 f303 	mul.w	r3, r2, r3
 8002adc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	613b      	str	r3, [r7, #16]
      break;
 8002ae2:	e002      	b.n	8002aea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ae4:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <HAL_RCC_GetSysClockFreq+0x98>)
 8002ae6:	613b      	str	r3, [r7, #16]
      break;
 8002ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aea:	693b      	ldr	r3, [r7, #16]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	371c      	adds	r7, #28
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40021000 	.word	0x40021000
 8002afc:	007a1200 	.word	0x007a1200
 8002b00:	080048fc 	.word	0x080048fc
 8002b04:	0800490c 	.word	0x0800490c
 8002b08:	003d0900 	.word	0x003d0900

08002b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b10:	4b02      	ldr	r3, [pc, #8]	@ (8002b1c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	20000000 	.word	0x20000000

08002b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b24:	f7ff fff2 	bl	8002b0c <HAL_RCC_GetHCLKFreq>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	4b05      	ldr	r3, [pc, #20]	@ (8002b40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	0a1b      	lsrs	r3, r3, #8
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	4903      	ldr	r1, [pc, #12]	@ (8002b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b36:	5ccb      	ldrb	r3, [r1, r3]
 8002b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40021000 	.word	0x40021000
 8002b44:	080048f4 	.word	0x080048f4

08002b48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_RCC_GetHCLKFreq>
 8002b50:	4602      	mov	r2, r0
 8002b52:	4b05      	ldr	r3, [pc, #20]	@ (8002b68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	0adb      	lsrs	r3, r3, #11
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	4903      	ldr	r1, [pc, #12]	@ (8002b6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b5e:	5ccb      	ldrb	r3, [r1, r3]
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	080048f4 	.word	0x080048f4

08002b70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <RCC_Delay+0x34>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba8 <RCC_Delay+0x38>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	0a5b      	lsrs	r3, r3, #9
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b8c:	bf00      	nop
  }
  while (Delay --);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e5a      	subs	r2, r3, #1
 8002b92:	60fa      	str	r2, [r7, #12]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1f9      	bne.n	8002b8c <RCC_Delay+0x1c>
}
 8002b98:	bf00      	nop
 8002b9a:	bf00      	nop
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr
 8002ba4:	20000000 	.word	0x20000000
 8002ba8:	10624dd3 	.word	0x10624dd3

08002bac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e041      	b.n	8002c42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d106      	bne.n	8002bd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff f802 	bl	8001bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2202      	movs	r2, #2
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3304      	adds	r3, #4
 8002be8:	4619      	mov	r1, r3
 8002bea:	4610      	mov	r0, r2
 8002bec:	f000 fab2 	bl	8003154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b082      	sub	sp, #8
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e041      	b.n	8002ce0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d106      	bne.n	8002c76 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f839 	bl	8002ce8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2202      	movs	r2, #2
 8002c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3304      	adds	r3, #4
 8002c86:	4619      	mov	r1, r3
 8002c88:	4610      	mov	r0, r2
 8002c8a:	f000 fa63 	bl	8003154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
	...

08002cfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d109      	bne.n	8002d20 <HAL_TIM_PWM_Start+0x24>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	e022      	b.n	8002d66 <HAL_TIM_PWM_Start+0x6a>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d109      	bne.n	8002d3a <HAL_TIM_PWM_Start+0x3e>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	e015      	b.n	8002d66 <HAL_TIM_PWM_Start+0x6a>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d109      	bne.n	8002d54 <HAL_TIM_PWM_Start+0x58>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	bf14      	ite	ne
 8002d4c:	2301      	movne	r3, #1
 8002d4e:	2300      	moveq	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	e008      	b.n	8002d66 <HAL_TIM_PWM_Start+0x6a>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	bf14      	ite	ne
 8002d60:	2301      	movne	r3, #1
 8002d62:	2300      	moveq	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e05e      	b.n	8002e2c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d104      	bne.n	8002d7e <HAL_TIM_PWM_Start+0x82>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d7c:	e013      	b.n	8002da6 <HAL_TIM_PWM_Start+0xaa>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	2b04      	cmp	r3, #4
 8002d82:	d104      	bne.n	8002d8e <HAL_TIM_PWM_Start+0x92>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d8c:	e00b      	b.n	8002da6 <HAL_TIM_PWM_Start+0xaa>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d104      	bne.n	8002d9e <HAL_TIM_PWM_Start+0xa2>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d9c:	e003      	b.n	8002da6 <HAL_TIM_PWM_Start+0xaa>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2202      	movs	r2, #2
 8002da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2201      	movs	r2, #1
 8002dac:	6839      	ldr	r1, [r7, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fc5c 	bl	800366c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a1e      	ldr	r2, [pc, #120]	@ (8002e34 <HAL_TIM_PWM_Start+0x138>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d107      	bne.n	8002dce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a18      	ldr	r2, [pc, #96]	@ (8002e34 <HAL_TIM_PWM_Start+0x138>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d00e      	beq.n	8002df6 <HAL_TIM_PWM_Start+0xfa>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002de0:	d009      	beq.n	8002df6 <HAL_TIM_PWM_Start+0xfa>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a14      	ldr	r2, [pc, #80]	@ (8002e38 <HAL_TIM_PWM_Start+0x13c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d004      	beq.n	8002df6 <HAL_TIM_PWM_Start+0xfa>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a12      	ldr	r2, [pc, #72]	@ (8002e3c <HAL_TIM_PWM_Start+0x140>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d111      	bne.n	8002e1a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2b06      	cmp	r3, #6
 8002e06:	d010      	beq.n	8002e2a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e18:	e007      	b.n	8002e2a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40012c00 	.word	0x40012c00
 8002e38:	40000400 	.word	0x40000400
 8002e3c:	40000800 	.word	0x40000800

08002e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e0ae      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b0c      	cmp	r3, #12
 8002e6a:	f200 809f 	bhi.w	8002fac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e74:	08002ea9 	.word	0x08002ea9
 8002e78:	08002fad 	.word	0x08002fad
 8002e7c:	08002fad 	.word	0x08002fad
 8002e80:	08002fad 	.word	0x08002fad
 8002e84:	08002ee9 	.word	0x08002ee9
 8002e88:	08002fad 	.word	0x08002fad
 8002e8c:	08002fad 	.word	0x08002fad
 8002e90:	08002fad 	.word	0x08002fad
 8002e94:	08002f2b 	.word	0x08002f2b
 8002e98:	08002fad 	.word	0x08002fad
 8002e9c:	08002fad 	.word	0x08002fad
 8002ea0:	08002fad 	.word	0x08002fad
 8002ea4:	08002f6b 	.word	0x08002f6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68b9      	ldr	r1, [r7, #8]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 f9be 	bl	8003230 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699a      	ldr	r2, [r3, #24]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0208 	orr.w	r2, r2, #8
 8002ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0204 	bic.w	r2, r2, #4
 8002ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6999      	ldr	r1, [r3, #24]
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	619a      	str	r2, [r3, #24]
      break;
 8002ee6:	e064      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68b9      	ldr	r1, [r7, #8]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 fa04 	bl	80032fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699a      	ldr	r2, [r3, #24]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699a      	ldr	r2, [r3, #24]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6999      	ldr	r1, [r3, #24]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	021a      	lsls	r2, r3, #8
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	619a      	str	r2, [r3, #24]
      break;
 8002f28:	e043      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 fa4d 	bl	80033d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f042 0208 	orr.w	r2, r2, #8
 8002f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	69da      	ldr	r2, [r3, #28]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0204 	bic.w	r2, r2, #4
 8002f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69d9      	ldr	r1, [r3, #28]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	61da      	str	r2, [r3, #28]
      break;
 8002f68:	e023      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68b9      	ldr	r1, [r7, #8]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fa97 	bl	80034a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	69da      	ldr	r2, [r3, #28]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69d9      	ldr	r1, [r3, #28]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	021a      	lsls	r2, r3, #8
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	61da      	str	r2, [r3, #28]
      break;
 8002faa:	e002      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	75fb      	strb	r3, [r7, #23]
      break;
 8002fb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_TIM_ConfigClockSource+0x1c>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e0b4      	b.n	800314a <HAL_TIM_ConfigClockSource+0x186>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003006:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003018:	d03e      	beq.n	8003098 <HAL_TIM_ConfigClockSource+0xd4>
 800301a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800301e:	f200 8087 	bhi.w	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003026:	f000 8086 	beq.w	8003136 <HAL_TIM_ConfigClockSource+0x172>
 800302a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800302e:	d87f      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003030:	2b70      	cmp	r3, #112	@ 0x70
 8003032:	d01a      	beq.n	800306a <HAL_TIM_ConfigClockSource+0xa6>
 8003034:	2b70      	cmp	r3, #112	@ 0x70
 8003036:	d87b      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003038:	2b60      	cmp	r3, #96	@ 0x60
 800303a:	d050      	beq.n	80030de <HAL_TIM_ConfigClockSource+0x11a>
 800303c:	2b60      	cmp	r3, #96	@ 0x60
 800303e:	d877      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003040:	2b50      	cmp	r3, #80	@ 0x50
 8003042:	d03c      	beq.n	80030be <HAL_TIM_ConfigClockSource+0xfa>
 8003044:	2b50      	cmp	r3, #80	@ 0x50
 8003046:	d873      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003048:	2b40      	cmp	r3, #64	@ 0x40
 800304a:	d058      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x13a>
 800304c:	2b40      	cmp	r3, #64	@ 0x40
 800304e:	d86f      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003050:	2b30      	cmp	r3, #48	@ 0x30
 8003052:	d064      	beq.n	800311e <HAL_TIM_ConfigClockSource+0x15a>
 8003054:	2b30      	cmp	r3, #48	@ 0x30
 8003056:	d86b      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003058:	2b20      	cmp	r3, #32
 800305a:	d060      	beq.n	800311e <HAL_TIM_ConfigClockSource+0x15a>
 800305c:	2b20      	cmp	r3, #32
 800305e:	d867      	bhi.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d05c      	beq.n	800311e <HAL_TIM_ConfigClockSource+0x15a>
 8003064:	2b10      	cmp	r3, #16
 8003066:	d05a      	beq.n	800311e <HAL_TIM_ConfigClockSource+0x15a>
 8003068:	e062      	b.n	8003130 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800307a:	f000 fad8 	bl	800362e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800308c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	609a      	str	r2, [r3, #8]
      break;
 8003096:	e04f      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030a8:	f000 fac1 	bl	800362e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030ba:	609a      	str	r2, [r3, #8]
      break;
 80030bc:	e03c      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ca:	461a      	mov	r2, r3
 80030cc:	f000 fa38 	bl	8003540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2150      	movs	r1, #80	@ 0x50
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 fa8f 	bl	80035fa <TIM_ITRx_SetConfig>
      break;
 80030dc:	e02c      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ea:	461a      	mov	r2, r3
 80030ec:	f000 fa56 	bl	800359c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2160      	movs	r1, #96	@ 0x60
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fa7f 	bl	80035fa <TIM_ITRx_SetConfig>
      break;
 80030fc:	e01c      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	461a      	mov	r2, r3
 800310c:	f000 fa18 	bl	8003540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2140      	movs	r1, #64	@ 0x40
 8003116:	4618      	mov	r0, r3
 8003118:	f000 fa6f 	bl	80035fa <TIM_ITRx_SetConfig>
      break;
 800311c:	e00c      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4619      	mov	r1, r3
 8003128:	4610      	mov	r0, r2
 800312a:	f000 fa66 	bl	80035fa <TIM_ITRx_SetConfig>
      break;
 800312e:	e003      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
      break;
 8003134:	e000      	b.n	8003138 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003136:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003148:	7bfb      	ldrb	r3, [r7, #15]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a2f      	ldr	r2, [pc, #188]	@ (8003224 <TIM_Base_SetConfig+0xd0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d00b      	beq.n	8003184 <TIM_Base_SetConfig+0x30>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003172:	d007      	beq.n	8003184 <TIM_Base_SetConfig+0x30>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a2c      	ldr	r2, [pc, #176]	@ (8003228 <TIM_Base_SetConfig+0xd4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d003      	beq.n	8003184 <TIM_Base_SetConfig+0x30>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a2b      	ldr	r2, [pc, #172]	@ (800322c <TIM_Base_SetConfig+0xd8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d108      	bne.n	8003196 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800318a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4313      	orrs	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a22      	ldr	r2, [pc, #136]	@ (8003224 <TIM_Base_SetConfig+0xd0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00b      	beq.n	80031b6 <TIM_Base_SetConfig+0x62>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a4:	d007      	beq.n	80031b6 <TIM_Base_SetConfig+0x62>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003228 <TIM_Base_SetConfig+0xd4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d003      	beq.n	80031b6 <TIM_Base_SetConfig+0x62>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a1e      	ldr	r2, [pc, #120]	@ (800322c <TIM_Base_SetConfig+0xd8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d108      	bne.n	80031c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003224 <TIM_Base_SetConfig+0xd0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d103      	bne.n	80031fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	691a      	ldr	r2, [r3, #16]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d005      	beq.n	800321a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f023 0201 	bic.w	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	611a      	str	r2, [r3, #16]
  }
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	40012c00 	.word	0x40012c00
 8003228:	40000400 	.word	0x40000400
 800322c:	40000800 	.word	0x40000800

08003230 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f023 0201 	bic.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800325e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 0303 	bic.w	r3, r3, #3
 8003266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f023 0302 	bic.w	r3, r3, #2
 8003278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4313      	orrs	r3, r2
 8003282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a1c      	ldr	r2, [pc, #112]	@ (80032f8 <TIM_OC1_SetConfig+0xc8>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d10c      	bne.n	80032a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f023 0308 	bic.w	r3, r3, #8
 8003292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	4313      	orrs	r3, r2
 800329c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f023 0304 	bic.w	r3, r3, #4
 80032a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a13      	ldr	r2, [pc, #76]	@ (80032f8 <TIM_OC1_SetConfig+0xc8>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d111      	bne.n	80032d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	621a      	str	r2, [r3, #32]
}
 80032ec:	bf00      	nop
 80032ee:	371c      	adds	r7, #28
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40012c00 	.word	0x40012c00

080032fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f023 0210 	bic.w	r2, r3, #16
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800332a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	021b      	lsls	r3, r3, #8
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	f023 0320 	bic.w	r3, r3, #32
 8003346:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	4313      	orrs	r3, r2
 8003352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a1d      	ldr	r2, [pc, #116]	@ (80033cc <TIM_OC2_SetConfig+0xd0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d10d      	bne.n	8003378 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	4313      	orrs	r3, r2
 800336e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003376:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a14      	ldr	r2, [pc, #80]	@ (80033cc <TIM_OC2_SetConfig+0xd0>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d113      	bne.n	80033a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003386:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800338e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	621a      	str	r2, [r3, #32]
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr
 80033cc:	40012c00 	.word	0x40012c00

080033d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b087      	sub	sp, #28
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	4313      	orrs	r3, r2
 8003424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a1d      	ldr	r2, [pc, #116]	@ (80034a0 <TIM_OC3_SetConfig+0xd0>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d10d      	bne.n	800344a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	021b      	lsls	r3, r3, #8
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	4313      	orrs	r3, r2
 8003440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a14      	ldr	r2, [pc, #80]	@ (80034a0 <TIM_OC3_SetConfig+0xd0>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d113      	bne.n	800347a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	621a      	str	r2, [r3, #32]
}
 8003494:	bf00      	nop
 8003496:	371c      	adds	r7, #28
 8003498:	46bd      	mov	sp, r7
 800349a:	bc80      	pop	{r7}
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40012c00 	.word	0x40012c00

080034a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	021b      	lsls	r3, r3, #8
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	031b      	lsls	r3, r3, #12
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a0f      	ldr	r2, [pc, #60]	@ (800353c <TIM_OC4_SetConfig+0x98>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d109      	bne.n	8003518 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800350a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	019b      	lsls	r3, r3, #6
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	4313      	orrs	r3, r2
 8003516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	621a      	str	r2, [r3, #32]
}
 8003532:	bf00      	nop
 8003534:	371c      	adds	r7, #28
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	40012c00 	.word	0x40012c00

08003540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	f023 0201 	bic.w	r2, r3, #1
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800356a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4313      	orrs	r3, r2
 8003574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f023 030a 	bic.w	r3, r3, #10
 800357c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	621a      	str	r2, [r3, #32]
}
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr

0800359c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f023 0210 	bic.w	r2, r3, #16
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80035c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	031b      	lsls	r3, r3, #12
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80035d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	621a      	str	r2, [r3, #32]
}
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bc80      	pop	{r7}
 80035f8:	4770      	bx	lr

080035fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b085      	sub	sp, #20
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003610:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4313      	orrs	r3, r2
 8003618:	f043 0307 	orr.w	r3, r3, #7
 800361c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	609a      	str	r2, [r3, #8]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr

0800362e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800362e:	b480      	push	{r7}
 8003630:	b087      	sub	sp, #28
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003648:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	021a      	lsls	r2, r3, #8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	431a      	orrs	r2, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	4313      	orrs	r3, r2
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	609a      	str	r2, [r3, #8]
}
 8003662:	bf00      	nop
 8003664:	371c      	adds	r7, #28
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr

0800366c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	f003 031f 	and.w	r3, r3, #31
 800367e:	2201      	movs	r2, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a1a      	ldr	r2, [r3, #32]
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	43db      	mvns	r3, r3
 800368e:	401a      	ands	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 031f 	and.w	r3, r3, #31
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	fa01 f303 	lsl.w	r3, r1, r3
 80036a4:	431a      	orrs	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	621a      	str	r2, [r3, #32]
}
 80036aa:	bf00      	nop
 80036ac:	371c      	adds	r7, #28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d101      	bne.n	80036cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e046      	b.n	800375a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a16      	ldr	r2, [pc, #88]	@ (8003764 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d00e      	beq.n	800372e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003718:	d009      	beq.n	800372e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a12      	ldr	r2, [pc, #72]	@ (8003768 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d004      	beq.n	800372e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a10      	ldr	r2, [pc, #64]	@ (800376c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d10c      	bne.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003734:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	4313      	orrs	r3, r2
 800373e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40000400 	.word	0x40000400
 800376c:	40000800 	.word	0x40000800

08003770 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003784:	2b01      	cmp	r3, #1
 8003786:	d101      	bne.n	800378c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003788:	2302      	movs	r3, #2
 800378a:	e03d      	b.n	8003808 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	4313      	orrs	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr

08003812 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e042      	b.n	80038aa <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d106      	bne.n	800383e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7fe fa21 	bl	8001c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2224      	movs	r2, #36	@ 0x24
 8003842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003854:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f97e 	bl	8003b58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	691a      	ldr	r2, [r3, #16]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800386a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800387a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68da      	ldr	r2, [r3, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800388a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b08a      	sub	sp, #40	@ 0x28
 80038b6:	af02      	add	r7, sp, #8
 80038b8:	60f8      	str	r0, [r7, #12]
 80038ba:	60b9      	str	r1, [r7, #8]
 80038bc:	603b      	str	r3, [r7, #0]
 80038be:	4613      	mov	r3, r2
 80038c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b20      	cmp	r3, #32
 80038d0:	f040 8081 	bne.w	80039d6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <HAL_UART_Receive+0x2e>
 80038da:	88fb      	ldrh	r3, [r7, #6]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e079      	b.n	80039d8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2222      	movs	r2, #34	@ 0x22
 80038ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038f8:	f7fe fabe 	bl	8001e78 <HAL_GetTick>
 80038fc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	88fa      	ldrh	r2, [r7, #6]
 8003902:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	88fa      	ldrh	r2, [r7, #6]
 8003908:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003912:	d108      	bne.n	8003926 <HAL_UART_Receive+0x74>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d104      	bne.n	8003926 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800391c:	2300      	movs	r3, #0
 800391e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	61bb      	str	r3, [r7, #24]
 8003924:	e003      	b.n	800392e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800392a:	2300      	movs	r3, #0
 800392c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800392e:	e047      	b.n	80039c0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	2200      	movs	r2, #0
 8003938:	2120      	movs	r1, #32
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f850 	bl	80039e0 <UART_WaitOnFlagUntilTimeout>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2220      	movs	r2, #32
 800394a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e042      	b.n	80039d8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10c      	bne.n	8003972 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	b29b      	uxth	r3, r3
 8003960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003964:	b29a      	uxth	r2, r3
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	3302      	adds	r3, #2
 800396e:	61bb      	str	r3, [r7, #24]
 8003970:	e01f      	b.n	80039b2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800397a:	d007      	beq.n	800398c <HAL_UART_Receive+0xda>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <HAL_UART_Receive+0xe8>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	b2da      	uxtb	r2, r3
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	701a      	strb	r2, [r3, #0]
 8003998:	e008      	b.n	80039ac <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	3301      	adds	r3, #1
 80039b0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1b2      	bne.n	8003930 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2220      	movs	r2, #32
 80039ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80039d2:	2300      	movs	r3, #0
 80039d4:	e000      	b.n	80039d8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80039d6:	2302      	movs	r3, #2
  }
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3720      	adds	r7, #32
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f0:	e03b      	b.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d037      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7fe fa3d 	bl	8001e78 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	6a3a      	ldr	r2, [r7, #32]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e03a      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d023      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b80      	cmp	r3, #128	@ 0x80
 8003a26:	d020      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b40      	cmp	r3, #64	@ 0x40
 8003a2c:	d01d      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d116      	bne.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f81d 	bl	8003a92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e00f      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4013      	ands	r3, r2
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d0b4      	beq.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b095      	sub	sp, #84	@ 0x54
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	330c      	adds	r3, #12
 8003aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	330c      	adds	r3, #12
 8003ab8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003aba:	643a      	str	r2, [r7, #64]	@ 0x40
 8003abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ac0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ac2:	e841 2300 	strex	r3, r2, [r1]
 8003ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1e5      	bne.n	8003a9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3314      	adds	r3, #20
 8003ad4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	e853 3f00 	ldrex	r3, [r3]
 8003adc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	f023 0301 	bic.w	r3, r3, #1
 8003ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	3314      	adds	r3, #20
 8003aec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003aee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003af0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003af4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003af6:	e841 2300 	strex	r3, r2, [r1]
 8003afa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1e5      	bne.n	8003ace <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d119      	bne.n	8003b3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	330c      	adds	r3, #12
 8003b10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	e853 3f00 	ldrex	r3, [r3]
 8003b18:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f023 0310 	bic.w	r3, r3, #16
 8003b20:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	330c      	adds	r3, #12
 8003b28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b2a:	61ba      	str	r2, [r7, #24]
 8003b2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b2e:	6979      	ldr	r1, [r7, #20]
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	e841 2300 	strex	r3, r2, [r1]
 8003b36:	613b      	str	r3, [r7, #16]
   return(result);
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1e5      	bne.n	8003b0a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b4c:	bf00      	nop
 8003b4e:	3754      	adds	r7, #84	@ 0x54
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr
	...

08003b58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003b92:	f023 030c 	bic.w	r3, r3, #12
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6812      	ldr	r2, [r2, #0]
 8003b9a:	68b9      	ldr	r1, [r7, #8]
 8003b9c:	430b      	orrs	r3, r1
 8003b9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a2c      	ldr	r2, [pc, #176]	@ (8003c6c <UART_SetConfig+0x114>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d103      	bne.n	8003bc8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bc0:	f7fe ffc2 	bl	8002b48 <HAL_RCC_GetPCLK2Freq>
 8003bc4:	60f8      	str	r0, [r7, #12]
 8003bc6:	e002      	b.n	8003bce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bc8:	f7fe ffaa 	bl	8002b20 <HAL_RCC_GetPCLK1Freq>
 8003bcc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009a      	lsls	r2, r3, #2
 8003bd8:	441a      	add	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be4:	4a22      	ldr	r2, [pc, #136]	@ (8003c70 <UART_SetConfig+0x118>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	095b      	lsrs	r3, r3, #5
 8003bec:	0119      	lsls	r1, r3, #4
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009a      	lsls	r2, r3, #2
 8003bf8:	441a      	add	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c04:	4b1a      	ldr	r3, [pc, #104]	@ (8003c70 <UART_SetConfig+0x118>)
 8003c06:	fba3 0302 	umull	r0, r3, r3, r2
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	2064      	movs	r0, #100	@ 0x64
 8003c0e:	fb00 f303 	mul.w	r3, r0, r3
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	011b      	lsls	r3, r3, #4
 8003c16:	3332      	adds	r3, #50	@ 0x32
 8003c18:	4a15      	ldr	r2, [pc, #84]	@ (8003c70 <UART_SetConfig+0x118>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	095b      	lsrs	r3, r3, #5
 8003c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c24:	4419      	add	r1, r3
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	009a      	lsls	r2, r3, #2
 8003c30:	441a      	add	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <UART_SetConfig+0x118>)
 8003c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	2064      	movs	r0, #100	@ 0x64
 8003c46:	fb00 f303 	mul.w	r3, r0, r3
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	011b      	lsls	r3, r3, #4
 8003c4e:	3332      	adds	r3, #50	@ 0x32
 8003c50:	4a07      	ldr	r2, [pc, #28]	@ (8003c70 <UART_SetConfig+0x118>)
 8003c52:	fba2 2303 	umull	r2, r3, r2, r3
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	f003 020f 	and.w	r2, r3, #15
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	440a      	add	r2, r1
 8003c62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40013800 	.word	0x40013800
 8003c70:	51eb851f 	.word	0x51eb851f

08003c74 <cosf>:
 8003c74:	b507      	push	{r0, r1, r2, lr}
 8003c76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce0 <cosf+0x6c>)
 8003c78:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	4601      	mov	r1, r0
 8003c80:	d805      	bhi.n	8003c8e <cosf+0x1a>
 8003c82:	2100      	movs	r1, #0
 8003c84:	b003      	add	sp, #12
 8003c86:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c8a:	f000 b865 	b.w	8003d58 <__kernel_cosf>
 8003c8e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003c92:	d304      	bcc.n	8003c9e <cosf+0x2a>
 8003c94:	f7fc fd96 	bl	80007c4 <__aeabi_fsub>
 8003c98:	b003      	add	sp, #12
 8003c9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c9e:	4669      	mov	r1, sp
 8003ca0:	f000 f950 	bl	8003f44 <__ieee754_rem_pio2f>
 8003ca4:	f000 0203 	and.w	r2, r0, #3
 8003ca8:	2a01      	cmp	r2, #1
 8003caa:	d007      	beq.n	8003cbc <cosf+0x48>
 8003cac:	2a02      	cmp	r2, #2
 8003cae:	d00c      	beq.n	8003cca <cosf+0x56>
 8003cb0:	b982      	cbnz	r2, 8003cd4 <cosf+0x60>
 8003cb2:	9901      	ldr	r1, [sp, #4]
 8003cb4:	9800      	ldr	r0, [sp, #0]
 8003cb6:	f000 f84f 	bl	8003d58 <__kernel_cosf>
 8003cba:	e7ed      	b.n	8003c98 <cosf+0x24>
 8003cbc:	9901      	ldr	r1, [sp, #4]
 8003cbe:	9800      	ldr	r0, [sp, #0]
 8003cc0:	f000 f8ca 	bl	8003e58 <__kernel_sinf>
 8003cc4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003cc8:	e7e6      	b.n	8003c98 <cosf+0x24>
 8003cca:	9901      	ldr	r1, [sp, #4]
 8003ccc:	9800      	ldr	r0, [sp, #0]
 8003cce:	f000 f843 	bl	8003d58 <__kernel_cosf>
 8003cd2:	e7f7      	b.n	8003cc4 <cosf+0x50>
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	9901      	ldr	r1, [sp, #4]
 8003cd8:	9800      	ldr	r0, [sp, #0]
 8003cda:	f000 f8bd 	bl	8003e58 <__kernel_sinf>
 8003cde:	e7db      	b.n	8003c98 <cosf+0x24>
 8003ce0:	3f490fd8 	.word	0x3f490fd8

08003ce4 <sinf>:
 8003ce4:	b507      	push	{r0, r1, r2, lr}
 8003ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8003d54 <sinf+0x70>)
 8003ce8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003cec:	4293      	cmp	r3, r2
 8003cee:	4601      	mov	r1, r0
 8003cf0:	d806      	bhi.n	8003d00 <sinf+0x1c>
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	b003      	add	sp, #12
 8003cf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cfc:	f000 b8ac 	b.w	8003e58 <__kernel_sinf>
 8003d00:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003d04:	d304      	bcc.n	8003d10 <sinf+0x2c>
 8003d06:	f7fc fd5d 	bl	80007c4 <__aeabi_fsub>
 8003d0a:	b003      	add	sp, #12
 8003d0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d10:	4669      	mov	r1, sp
 8003d12:	f000 f917 	bl	8003f44 <__ieee754_rem_pio2f>
 8003d16:	f000 0003 	and.w	r0, r0, #3
 8003d1a:	2801      	cmp	r0, #1
 8003d1c:	d008      	beq.n	8003d30 <sinf+0x4c>
 8003d1e:	2802      	cmp	r0, #2
 8003d20:	d00b      	beq.n	8003d3a <sinf+0x56>
 8003d22:	b990      	cbnz	r0, 8003d4a <sinf+0x66>
 8003d24:	2201      	movs	r2, #1
 8003d26:	9901      	ldr	r1, [sp, #4]
 8003d28:	9800      	ldr	r0, [sp, #0]
 8003d2a:	f000 f895 	bl	8003e58 <__kernel_sinf>
 8003d2e:	e7ec      	b.n	8003d0a <sinf+0x26>
 8003d30:	9901      	ldr	r1, [sp, #4]
 8003d32:	9800      	ldr	r0, [sp, #0]
 8003d34:	f000 f810 	bl	8003d58 <__kernel_cosf>
 8003d38:	e7e7      	b.n	8003d0a <sinf+0x26>
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	9901      	ldr	r1, [sp, #4]
 8003d3e:	9800      	ldr	r0, [sp, #0]
 8003d40:	f000 f88a 	bl	8003e58 <__kernel_sinf>
 8003d44:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003d48:	e7df      	b.n	8003d0a <sinf+0x26>
 8003d4a:	9901      	ldr	r1, [sp, #4]
 8003d4c:	9800      	ldr	r0, [sp, #0]
 8003d4e:	f000 f803 	bl	8003d58 <__kernel_cosf>
 8003d52:	e7f7      	b.n	8003d44 <sinf+0x60>
 8003d54:	3f490fd8 	.word	0x3f490fd8

08003d58 <__kernel_cosf>:
 8003d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d5c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003d60:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8003d64:	4606      	mov	r6, r0
 8003d66:	4688      	mov	r8, r1
 8003d68:	d203      	bcs.n	8003d72 <__kernel_cosf+0x1a>
 8003d6a:	f7fc fffb 	bl	8000d64 <__aeabi_f2iz>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d05c      	beq.n	8003e2c <__kernel_cosf+0xd4>
 8003d72:	4631      	mov	r1, r6
 8003d74:	4630      	mov	r0, r6
 8003d76:	f7fc fe2f 	bl	80009d8 <__aeabi_fmul>
 8003d7a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003d7e:	4604      	mov	r4, r0
 8003d80:	f7fc fe2a 	bl	80009d8 <__aeabi_fmul>
 8003d84:	492b      	ldr	r1, [pc, #172]	@ (8003e34 <__kernel_cosf+0xdc>)
 8003d86:	4607      	mov	r7, r0
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f7fc fe25 	bl	80009d8 <__aeabi_fmul>
 8003d8e:	492a      	ldr	r1, [pc, #168]	@ (8003e38 <__kernel_cosf+0xe0>)
 8003d90:	f7fc fd1a 	bl	80007c8 <__addsf3>
 8003d94:	4621      	mov	r1, r4
 8003d96:	f7fc fe1f 	bl	80009d8 <__aeabi_fmul>
 8003d9a:	4928      	ldr	r1, [pc, #160]	@ (8003e3c <__kernel_cosf+0xe4>)
 8003d9c:	f7fc fd12 	bl	80007c4 <__aeabi_fsub>
 8003da0:	4621      	mov	r1, r4
 8003da2:	f7fc fe19 	bl	80009d8 <__aeabi_fmul>
 8003da6:	4926      	ldr	r1, [pc, #152]	@ (8003e40 <__kernel_cosf+0xe8>)
 8003da8:	f7fc fd0e 	bl	80007c8 <__addsf3>
 8003dac:	4621      	mov	r1, r4
 8003dae:	f7fc fe13 	bl	80009d8 <__aeabi_fmul>
 8003db2:	4924      	ldr	r1, [pc, #144]	@ (8003e44 <__kernel_cosf+0xec>)
 8003db4:	f7fc fd06 	bl	80007c4 <__aeabi_fsub>
 8003db8:	4621      	mov	r1, r4
 8003dba:	f7fc fe0d 	bl	80009d8 <__aeabi_fmul>
 8003dbe:	4922      	ldr	r1, [pc, #136]	@ (8003e48 <__kernel_cosf+0xf0>)
 8003dc0:	f7fc fd02 	bl	80007c8 <__addsf3>
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	f7fc fe07 	bl	80009d8 <__aeabi_fmul>
 8003dca:	4621      	mov	r1, r4
 8003dcc:	f7fc fe04 	bl	80009d8 <__aeabi_fmul>
 8003dd0:	4641      	mov	r1, r8
 8003dd2:	4604      	mov	r4, r0
 8003dd4:	4630      	mov	r0, r6
 8003dd6:	f7fc fdff 	bl	80009d8 <__aeabi_fmul>
 8003dda:	4601      	mov	r1, r0
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f7fc fcf1 	bl	80007c4 <__aeabi_fsub>
 8003de2:	4b1a      	ldr	r3, [pc, #104]	@ (8003e4c <__kernel_cosf+0xf4>)
 8003de4:	4604      	mov	r4, r0
 8003de6:	429d      	cmp	r5, r3
 8003de8:	d80a      	bhi.n	8003e00 <__kernel_cosf+0xa8>
 8003dea:	4601      	mov	r1, r0
 8003dec:	4638      	mov	r0, r7
 8003dee:	f7fc fce9 	bl	80007c4 <__aeabi_fsub>
 8003df2:	4601      	mov	r1, r0
 8003df4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003df8:	f7fc fce4 	bl	80007c4 <__aeabi_fsub>
 8003dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e00:	4b13      	ldr	r3, [pc, #76]	@ (8003e50 <__kernel_cosf+0xf8>)
 8003e02:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003e06:	429d      	cmp	r5, r3
 8003e08:	bf8c      	ite	hi
 8003e0a:	4d12      	ldrhi	r5, [pc, #72]	@ (8003e54 <__kernel_cosf+0xfc>)
 8003e0c:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8003e10:	4629      	mov	r1, r5
 8003e12:	f7fc fcd7 	bl	80007c4 <__aeabi_fsub>
 8003e16:	4629      	mov	r1, r5
 8003e18:	4606      	mov	r6, r0
 8003e1a:	4638      	mov	r0, r7
 8003e1c:	f7fc fcd2 	bl	80007c4 <__aeabi_fsub>
 8003e20:	4621      	mov	r1, r4
 8003e22:	f7fc fccf 	bl	80007c4 <__aeabi_fsub>
 8003e26:	4601      	mov	r1, r0
 8003e28:	4630      	mov	r0, r6
 8003e2a:	e7e5      	b.n	8003df8 <__kernel_cosf+0xa0>
 8003e2c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003e30:	e7e4      	b.n	8003dfc <__kernel_cosf+0xa4>
 8003e32:	bf00      	nop
 8003e34:	ad47d74e 	.word	0xad47d74e
 8003e38:	310f74f6 	.word	0x310f74f6
 8003e3c:	3493f27c 	.word	0x3493f27c
 8003e40:	37d00d01 	.word	0x37d00d01
 8003e44:	3ab60b61 	.word	0x3ab60b61
 8003e48:	3d2aaaab 	.word	0x3d2aaaab
 8003e4c:	3e999999 	.word	0x3e999999
 8003e50:	3f480000 	.word	0x3f480000
 8003e54:	3e900000 	.word	0x3e900000

08003e58 <__kernel_sinf>:
 8003e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e5c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003e60:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003e64:	4604      	mov	r4, r0
 8003e66:	460f      	mov	r7, r1
 8003e68:	4691      	mov	r9, r2
 8003e6a:	d203      	bcs.n	8003e74 <__kernel_sinf+0x1c>
 8003e6c:	f7fc ff7a 	bl	8000d64 <__aeabi_f2iz>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d035      	beq.n	8003ee0 <__kernel_sinf+0x88>
 8003e74:	4621      	mov	r1, r4
 8003e76:	4620      	mov	r0, r4
 8003e78:	f7fc fdae 	bl	80009d8 <__aeabi_fmul>
 8003e7c:	4605      	mov	r5, r0
 8003e7e:	4601      	mov	r1, r0
 8003e80:	4620      	mov	r0, r4
 8003e82:	f7fc fda9 	bl	80009d8 <__aeabi_fmul>
 8003e86:	4929      	ldr	r1, [pc, #164]	@ (8003f2c <__kernel_sinf+0xd4>)
 8003e88:	4606      	mov	r6, r0
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	f7fc fda4 	bl	80009d8 <__aeabi_fmul>
 8003e90:	4927      	ldr	r1, [pc, #156]	@ (8003f30 <__kernel_sinf+0xd8>)
 8003e92:	f7fc fc97 	bl	80007c4 <__aeabi_fsub>
 8003e96:	4629      	mov	r1, r5
 8003e98:	f7fc fd9e 	bl	80009d8 <__aeabi_fmul>
 8003e9c:	4925      	ldr	r1, [pc, #148]	@ (8003f34 <__kernel_sinf+0xdc>)
 8003e9e:	f7fc fc93 	bl	80007c8 <__addsf3>
 8003ea2:	4629      	mov	r1, r5
 8003ea4:	f7fc fd98 	bl	80009d8 <__aeabi_fmul>
 8003ea8:	4923      	ldr	r1, [pc, #140]	@ (8003f38 <__kernel_sinf+0xe0>)
 8003eaa:	f7fc fc8b 	bl	80007c4 <__aeabi_fsub>
 8003eae:	4629      	mov	r1, r5
 8003eb0:	f7fc fd92 	bl	80009d8 <__aeabi_fmul>
 8003eb4:	4921      	ldr	r1, [pc, #132]	@ (8003f3c <__kernel_sinf+0xe4>)
 8003eb6:	f7fc fc87 	bl	80007c8 <__addsf3>
 8003eba:	4680      	mov	r8, r0
 8003ebc:	f1b9 0f00 	cmp.w	r9, #0
 8003ec0:	d111      	bne.n	8003ee6 <__kernel_sinf+0x8e>
 8003ec2:	4601      	mov	r1, r0
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	f7fc fd87 	bl	80009d8 <__aeabi_fmul>
 8003eca:	491d      	ldr	r1, [pc, #116]	@ (8003f40 <__kernel_sinf+0xe8>)
 8003ecc:	f7fc fc7a 	bl	80007c4 <__aeabi_fsub>
 8003ed0:	4631      	mov	r1, r6
 8003ed2:	f7fc fd81 	bl	80009d8 <__aeabi_fmul>
 8003ed6:	4601      	mov	r1, r0
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f7fc fc75 	bl	80007c8 <__addsf3>
 8003ede:	4604      	mov	r4, r0
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ee6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003eea:	4638      	mov	r0, r7
 8003eec:	f7fc fd74 	bl	80009d8 <__aeabi_fmul>
 8003ef0:	4641      	mov	r1, r8
 8003ef2:	4681      	mov	r9, r0
 8003ef4:	4630      	mov	r0, r6
 8003ef6:	f7fc fd6f 	bl	80009d8 <__aeabi_fmul>
 8003efa:	4601      	mov	r1, r0
 8003efc:	4648      	mov	r0, r9
 8003efe:	f7fc fc61 	bl	80007c4 <__aeabi_fsub>
 8003f02:	4629      	mov	r1, r5
 8003f04:	f7fc fd68 	bl	80009d8 <__aeabi_fmul>
 8003f08:	4639      	mov	r1, r7
 8003f0a:	f7fc fc5b 	bl	80007c4 <__aeabi_fsub>
 8003f0e:	490c      	ldr	r1, [pc, #48]	@ (8003f40 <__kernel_sinf+0xe8>)
 8003f10:	4605      	mov	r5, r0
 8003f12:	4630      	mov	r0, r6
 8003f14:	f7fc fd60 	bl	80009d8 <__aeabi_fmul>
 8003f18:	4601      	mov	r1, r0
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	f7fc fc54 	bl	80007c8 <__addsf3>
 8003f20:	4601      	mov	r1, r0
 8003f22:	4620      	mov	r0, r4
 8003f24:	f7fc fc4e 	bl	80007c4 <__aeabi_fsub>
 8003f28:	e7d9      	b.n	8003ede <__kernel_sinf+0x86>
 8003f2a:	bf00      	nop
 8003f2c:	2f2ec9d3 	.word	0x2f2ec9d3
 8003f30:	32d72f34 	.word	0x32d72f34
 8003f34:	3638ef1b 	.word	0x3638ef1b
 8003f38:	39500d01 	.word	0x39500d01
 8003f3c:	3c088889 	.word	0x3c088889
 8003f40:	3e2aaaab 	.word	0x3e2aaaab

08003f44 <__ieee754_rem_pio2f>:
 8003f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f48:	4aa4      	ldr	r2, [pc, #656]	@ (80041dc <__ieee754_rem_pio2f+0x298>)
 8003f4a:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8003f4e:	4590      	cmp	r8, r2
 8003f50:	460c      	mov	r4, r1
 8003f52:	4682      	mov	sl, r0
 8003f54:	b087      	sub	sp, #28
 8003f56:	d804      	bhi.n	8003f62 <__ieee754_rem_pio2f+0x1e>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	6008      	str	r0, [r1, #0]
 8003f5c:	604b      	str	r3, [r1, #4]
 8003f5e:	2500      	movs	r5, #0
 8003f60:	e01d      	b.n	8003f9e <__ieee754_rem_pio2f+0x5a>
 8003f62:	4a9f      	ldr	r2, [pc, #636]	@ (80041e0 <__ieee754_rem_pio2f+0x29c>)
 8003f64:	4590      	cmp	r8, r2
 8003f66:	d84f      	bhi.n	8004008 <__ieee754_rem_pio2f+0xc4>
 8003f68:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003f6c:	2800      	cmp	r0, #0
 8003f6e:	499d      	ldr	r1, [pc, #628]	@ (80041e4 <__ieee754_rem_pio2f+0x2a0>)
 8003f70:	4f9d      	ldr	r7, [pc, #628]	@ (80041e8 <__ieee754_rem_pio2f+0x2a4>)
 8003f72:	f025 050f 	bic.w	r5, r5, #15
 8003f76:	dd24      	ble.n	8003fc2 <__ieee754_rem_pio2f+0x7e>
 8003f78:	f7fc fc24 	bl	80007c4 <__aeabi_fsub>
 8003f7c:	42bd      	cmp	r5, r7
 8003f7e:	4606      	mov	r6, r0
 8003f80:	d011      	beq.n	8003fa6 <__ieee754_rem_pio2f+0x62>
 8003f82:	499a      	ldr	r1, [pc, #616]	@ (80041ec <__ieee754_rem_pio2f+0x2a8>)
 8003f84:	f7fc fc1e 	bl	80007c4 <__aeabi_fsub>
 8003f88:	4601      	mov	r1, r0
 8003f8a:	4605      	mov	r5, r0
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	f7fc fc19 	bl	80007c4 <__aeabi_fsub>
 8003f92:	4996      	ldr	r1, [pc, #600]	@ (80041ec <__ieee754_rem_pio2f+0x2a8>)
 8003f94:	f7fc fc16 	bl	80007c4 <__aeabi_fsub>
 8003f98:	6025      	str	r5, [r4, #0]
 8003f9a:	2501      	movs	r5, #1
 8003f9c:	6060      	str	r0, [r4, #4]
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	b007      	add	sp, #28
 8003fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fa6:	4992      	ldr	r1, [pc, #584]	@ (80041f0 <__ieee754_rem_pio2f+0x2ac>)
 8003fa8:	f7fc fc0c 	bl	80007c4 <__aeabi_fsub>
 8003fac:	4991      	ldr	r1, [pc, #580]	@ (80041f4 <__ieee754_rem_pio2f+0x2b0>)
 8003fae:	4606      	mov	r6, r0
 8003fb0:	f7fc fc08 	bl	80007c4 <__aeabi_fsub>
 8003fb4:	4601      	mov	r1, r0
 8003fb6:	4605      	mov	r5, r0
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f7fc fc03 	bl	80007c4 <__aeabi_fsub>
 8003fbe:	498d      	ldr	r1, [pc, #564]	@ (80041f4 <__ieee754_rem_pio2f+0x2b0>)
 8003fc0:	e7e8      	b.n	8003f94 <__ieee754_rem_pio2f+0x50>
 8003fc2:	f7fc fc01 	bl	80007c8 <__addsf3>
 8003fc6:	42bd      	cmp	r5, r7
 8003fc8:	4606      	mov	r6, r0
 8003fca:	d00f      	beq.n	8003fec <__ieee754_rem_pio2f+0xa8>
 8003fcc:	4987      	ldr	r1, [pc, #540]	@ (80041ec <__ieee754_rem_pio2f+0x2a8>)
 8003fce:	f7fc fbfb 	bl	80007c8 <__addsf3>
 8003fd2:	4601      	mov	r1, r0
 8003fd4:	4605      	mov	r5, r0
 8003fd6:	4630      	mov	r0, r6
 8003fd8:	f7fc fbf4 	bl	80007c4 <__aeabi_fsub>
 8003fdc:	4983      	ldr	r1, [pc, #524]	@ (80041ec <__ieee754_rem_pio2f+0x2a8>)
 8003fde:	f7fc fbf3 	bl	80007c8 <__addsf3>
 8003fe2:	6025      	str	r5, [r4, #0]
 8003fe4:	6060      	str	r0, [r4, #4]
 8003fe6:	f04f 35ff 	mov.w	r5, #4294967295
 8003fea:	e7d8      	b.n	8003f9e <__ieee754_rem_pio2f+0x5a>
 8003fec:	4980      	ldr	r1, [pc, #512]	@ (80041f0 <__ieee754_rem_pio2f+0x2ac>)
 8003fee:	f7fc fbeb 	bl	80007c8 <__addsf3>
 8003ff2:	4980      	ldr	r1, [pc, #512]	@ (80041f4 <__ieee754_rem_pio2f+0x2b0>)
 8003ff4:	4606      	mov	r6, r0
 8003ff6:	f7fc fbe7 	bl	80007c8 <__addsf3>
 8003ffa:	4601      	mov	r1, r0
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	4630      	mov	r0, r6
 8004000:	f7fc fbe0 	bl	80007c4 <__aeabi_fsub>
 8004004:	497b      	ldr	r1, [pc, #492]	@ (80041f4 <__ieee754_rem_pio2f+0x2b0>)
 8004006:	e7ea      	b.n	8003fde <__ieee754_rem_pio2f+0x9a>
 8004008:	4a7b      	ldr	r2, [pc, #492]	@ (80041f8 <__ieee754_rem_pio2f+0x2b4>)
 800400a:	4590      	cmp	r8, r2
 800400c:	f200 8095 	bhi.w	800413a <__ieee754_rem_pio2f+0x1f6>
 8004010:	f000 f8fe 	bl	8004210 <fabsf>
 8004014:	4979      	ldr	r1, [pc, #484]	@ (80041fc <__ieee754_rem_pio2f+0x2b8>)
 8004016:	4606      	mov	r6, r0
 8004018:	f7fc fcde 	bl	80009d8 <__aeabi_fmul>
 800401c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004020:	f7fc fbd2 	bl	80007c8 <__addsf3>
 8004024:	f7fc fe9e 	bl	8000d64 <__aeabi_f2iz>
 8004028:	4605      	mov	r5, r0
 800402a:	f7fc fc81 	bl	8000930 <__aeabi_i2f>
 800402e:	496d      	ldr	r1, [pc, #436]	@ (80041e4 <__ieee754_rem_pio2f+0x2a0>)
 8004030:	4681      	mov	r9, r0
 8004032:	f7fc fcd1 	bl	80009d8 <__aeabi_fmul>
 8004036:	4601      	mov	r1, r0
 8004038:	4630      	mov	r0, r6
 800403a:	f7fc fbc3 	bl	80007c4 <__aeabi_fsub>
 800403e:	496b      	ldr	r1, [pc, #428]	@ (80041ec <__ieee754_rem_pio2f+0x2a8>)
 8004040:	4607      	mov	r7, r0
 8004042:	4648      	mov	r0, r9
 8004044:	f7fc fcc8 	bl	80009d8 <__aeabi_fmul>
 8004048:	2d1f      	cmp	r5, #31
 800404a:	4606      	mov	r6, r0
 800404c:	dc0e      	bgt.n	800406c <__ieee754_rem_pio2f+0x128>
 800404e:	4a6c      	ldr	r2, [pc, #432]	@ (8004200 <__ieee754_rem_pio2f+0x2bc>)
 8004050:	1e69      	subs	r1, r5, #1
 8004052:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8004056:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800405a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800405e:	4293      	cmp	r3, r2
 8004060:	d004      	beq.n	800406c <__ieee754_rem_pio2f+0x128>
 8004062:	4631      	mov	r1, r6
 8004064:	4638      	mov	r0, r7
 8004066:	f7fc fbad 	bl	80007c4 <__aeabi_fsub>
 800406a:	e00b      	b.n	8004084 <__ieee754_rem_pio2f+0x140>
 800406c:	4631      	mov	r1, r6
 800406e:	4638      	mov	r0, r7
 8004070:	f7fc fba8 	bl	80007c4 <__aeabi_fsub>
 8004074:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004078:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 800407c:	2b08      	cmp	r3, #8
 800407e:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8004082:	dc01      	bgt.n	8004088 <__ieee754_rem_pio2f+0x144>
 8004084:	6020      	str	r0, [r4, #0]
 8004086:	e026      	b.n	80040d6 <__ieee754_rem_pio2f+0x192>
 8004088:	4959      	ldr	r1, [pc, #356]	@ (80041f0 <__ieee754_rem_pio2f+0x2ac>)
 800408a:	4648      	mov	r0, r9
 800408c:	f7fc fca4 	bl	80009d8 <__aeabi_fmul>
 8004090:	4606      	mov	r6, r0
 8004092:	4601      	mov	r1, r0
 8004094:	4638      	mov	r0, r7
 8004096:	f7fc fb95 	bl	80007c4 <__aeabi_fsub>
 800409a:	4601      	mov	r1, r0
 800409c:	4680      	mov	r8, r0
 800409e:	4638      	mov	r0, r7
 80040a0:	f7fc fb90 	bl	80007c4 <__aeabi_fsub>
 80040a4:	4631      	mov	r1, r6
 80040a6:	f7fc fb8d 	bl	80007c4 <__aeabi_fsub>
 80040aa:	4606      	mov	r6, r0
 80040ac:	4951      	ldr	r1, [pc, #324]	@ (80041f4 <__ieee754_rem_pio2f+0x2b0>)
 80040ae:	4648      	mov	r0, r9
 80040b0:	f7fc fc92 	bl	80009d8 <__aeabi_fmul>
 80040b4:	4631      	mov	r1, r6
 80040b6:	f7fc fb85 	bl	80007c4 <__aeabi_fsub>
 80040ba:	4601      	mov	r1, r0
 80040bc:	4606      	mov	r6, r0
 80040be:	4640      	mov	r0, r8
 80040c0:	f7fc fb80 	bl	80007c4 <__aeabi_fsub>
 80040c4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80040c8:	ebab 0b03 	sub.w	fp, fp, r3
 80040cc:	f1bb 0f19 	cmp.w	fp, #25
 80040d0:	dc18      	bgt.n	8004104 <__ieee754_rem_pio2f+0x1c0>
 80040d2:	4647      	mov	r7, r8
 80040d4:	6020      	str	r0, [r4, #0]
 80040d6:	f8d4 8000 	ldr.w	r8, [r4]
 80040da:	4638      	mov	r0, r7
 80040dc:	4641      	mov	r1, r8
 80040de:	f7fc fb71 	bl	80007c4 <__aeabi_fsub>
 80040e2:	4631      	mov	r1, r6
 80040e4:	f7fc fb6e 	bl	80007c4 <__aeabi_fsub>
 80040e8:	f1ba 0f00 	cmp.w	sl, #0
 80040ec:	6060      	str	r0, [r4, #4]
 80040ee:	f6bf af56 	bge.w	8003f9e <__ieee754_rem_pio2f+0x5a>
 80040f2:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 80040f6:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80040fa:	f8c4 8000 	str.w	r8, [r4]
 80040fe:	6060      	str	r0, [r4, #4]
 8004100:	426d      	negs	r5, r5
 8004102:	e74c      	b.n	8003f9e <__ieee754_rem_pio2f+0x5a>
 8004104:	493f      	ldr	r1, [pc, #252]	@ (8004204 <__ieee754_rem_pio2f+0x2c0>)
 8004106:	4648      	mov	r0, r9
 8004108:	f7fc fc66 	bl	80009d8 <__aeabi_fmul>
 800410c:	4606      	mov	r6, r0
 800410e:	4601      	mov	r1, r0
 8004110:	4640      	mov	r0, r8
 8004112:	f7fc fb57 	bl	80007c4 <__aeabi_fsub>
 8004116:	4601      	mov	r1, r0
 8004118:	4607      	mov	r7, r0
 800411a:	4640      	mov	r0, r8
 800411c:	f7fc fb52 	bl	80007c4 <__aeabi_fsub>
 8004120:	4631      	mov	r1, r6
 8004122:	f7fc fb4f 	bl	80007c4 <__aeabi_fsub>
 8004126:	4606      	mov	r6, r0
 8004128:	4937      	ldr	r1, [pc, #220]	@ (8004208 <__ieee754_rem_pio2f+0x2c4>)
 800412a:	4648      	mov	r0, r9
 800412c:	f7fc fc54 	bl	80009d8 <__aeabi_fmul>
 8004130:	4631      	mov	r1, r6
 8004132:	f7fc fb47 	bl	80007c4 <__aeabi_fsub>
 8004136:	4606      	mov	r6, r0
 8004138:	e793      	b.n	8004062 <__ieee754_rem_pio2f+0x11e>
 800413a:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800413e:	d305      	bcc.n	800414c <__ieee754_rem_pio2f+0x208>
 8004140:	4601      	mov	r1, r0
 8004142:	f7fc fb3f 	bl	80007c4 <__aeabi_fsub>
 8004146:	6060      	str	r0, [r4, #4]
 8004148:	6020      	str	r0, [r4, #0]
 800414a:	e708      	b.n	8003f5e <__ieee754_rem_pio2f+0x1a>
 800414c:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8004150:	3e86      	subs	r6, #134	@ 0x86
 8004152:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8004156:	4640      	mov	r0, r8
 8004158:	f7fc fe04 	bl	8000d64 <__aeabi_f2iz>
 800415c:	f7fc fbe8 	bl	8000930 <__aeabi_i2f>
 8004160:	4601      	mov	r1, r0
 8004162:	9003      	str	r0, [sp, #12]
 8004164:	4640      	mov	r0, r8
 8004166:	f7fc fb2d 	bl	80007c4 <__aeabi_fsub>
 800416a:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800416e:	f7fc fc33 	bl	80009d8 <__aeabi_fmul>
 8004172:	4607      	mov	r7, r0
 8004174:	f7fc fdf6 	bl	8000d64 <__aeabi_f2iz>
 8004178:	f7fc fbda 	bl	8000930 <__aeabi_i2f>
 800417c:	4601      	mov	r1, r0
 800417e:	9004      	str	r0, [sp, #16]
 8004180:	4605      	mov	r5, r0
 8004182:	4638      	mov	r0, r7
 8004184:	f7fc fb1e 	bl	80007c4 <__aeabi_fsub>
 8004188:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800418c:	f7fc fc24 	bl	80009d8 <__aeabi_fmul>
 8004190:	2100      	movs	r1, #0
 8004192:	9005      	str	r0, [sp, #20]
 8004194:	f7fc fdb4 	bl	8000d00 <__aeabi_fcmpeq>
 8004198:	b1f0      	cbz	r0, 80041d8 <__ieee754_rem_pio2f+0x294>
 800419a:	2100      	movs	r1, #0
 800419c:	4628      	mov	r0, r5
 800419e:	f7fc fdaf 	bl	8000d00 <__aeabi_fcmpeq>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	bf14      	ite	ne
 80041a6:	2301      	movne	r3, #1
 80041a8:	2302      	moveq	r3, #2
 80041aa:	4a18      	ldr	r2, [pc, #96]	@ (800420c <__ieee754_rem_pio2f+0x2c8>)
 80041ac:	4621      	mov	r1, r4
 80041ae:	9201      	str	r2, [sp, #4]
 80041b0:	2202      	movs	r2, #2
 80041b2:	a803      	add	r0, sp, #12
 80041b4:	9200      	str	r2, [sp, #0]
 80041b6:	4632      	mov	r2, r6
 80041b8:	f000 f82e 	bl	8004218 <__kernel_rem_pio2f>
 80041bc:	f1ba 0f00 	cmp.w	sl, #0
 80041c0:	4605      	mov	r5, r0
 80041c2:	f6bf aeec 	bge.w	8003f9e <__ieee754_rem_pio2f+0x5a>
 80041c6:	6823      	ldr	r3, [r4, #0]
 80041c8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80041cc:	6023      	str	r3, [r4, #0]
 80041ce:	6863      	ldr	r3, [r4, #4]
 80041d0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80041d4:	6063      	str	r3, [r4, #4]
 80041d6:	e793      	b.n	8004100 <__ieee754_rem_pio2f+0x1bc>
 80041d8:	2303      	movs	r3, #3
 80041da:	e7e6      	b.n	80041aa <__ieee754_rem_pio2f+0x266>
 80041dc:	3f490fd8 	.word	0x3f490fd8
 80041e0:	4016cbe3 	.word	0x4016cbe3
 80041e4:	3fc90f80 	.word	0x3fc90f80
 80041e8:	3fc90fd0 	.word	0x3fc90fd0
 80041ec:	37354443 	.word	0x37354443
 80041f0:	37354400 	.word	0x37354400
 80041f4:	2e85a308 	.word	0x2e85a308
 80041f8:	43490f80 	.word	0x43490f80
 80041fc:	3f22f984 	.word	0x3f22f984
 8004200:	08004910 	.word	0x08004910
 8004204:	2e85a300 	.word	0x2e85a300
 8004208:	248d3132 	.word	0x248d3132
 800420c:	08004990 	.word	0x08004990

08004210 <fabsf>:
 8004210:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004214:	4770      	bx	lr
	...

08004218 <__kernel_rem_pio2f>:
 8004218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421c:	b0db      	sub	sp, #364	@ 0x16c
 800421e:	9202      	str	r2, [sp, #8]
 8004220:	9304      	str	r3, [sp, #16]
 8004222:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8004224:	4bad      	ldr	r3, [pc, #692]	@ (80044dc <__kernel_rem_pio2f+0x2c4>)
 8004226:	9005      	str	r0, [sp, #20]
 8004228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800422c:	9100      	str	r1, [sp, #0]
 800422e:	9301      	str	r3, [sp, #4]
 8004230:	9b04      	ldr	r3, [sp, #16]
 8004232:	3b01      	subs	r3, #1
 8004234:	9303      	str	r3, [sp, #12]
 8004236:	9b02      	ldr	r3, [sp, #8]
 8004238:	1d1a      	adds	r2, r3, #4
 800423a:	f2c0 8099 	blt.w	8004370 <__kernel_rem_pio2f+0x158>
 800423e:	1edc      	subs	r4, r3, #3
 8004240:	bf48      	it	mi
 8004242:	1d1c      	addmi	r4, r3, #4
 8004244:	10e4      	asrs	r4, r4, #3
 8004246:	2500      	movs	r5, #0
 8004248:	f04f 0b00 	mov.w	fp, #0
 800424c:	1c67      	adds	r7, r4, #1
 800424e:	00fb      	lsls	r3, r7, #3
 8004250:	9306      	str	r3, [sp, #24]
 8004252:	9b02      	ldr	r3, [sp, #8]
 8004254:	9a03      	ldr	r2, [sp, #12]
 8004256:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800425a:	9b01      	ldr	r3, [sp, #4]
 800425c:	eba4 0802 	sub.w	r8, r4, r2
 8004260:	eb03 0902 	add.w	r9, r3, r2
 8004264:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8004266:	ae1e      	add	r6, sp, #120	@ 0x78
 8004268:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800426c:	454d      	cmp	r5, r9
 800426e:	f340 8081 	ble.w	8004374 <__kernel_rem_pio2f+0x15c>
 8004272:	9a04      	ldr	r2, [sp, #16]
 8004274:	ab1e      	add	r3, sp, #120	@ 0x78
 8004276:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800427a:	f04f 0900 	mov.w	r9, #0
 800427e:	2300      	movs	r3, #0
 8004280:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 8004284:	9a01      	ldr	r2, [sp, #4]
 8004286:	4591      	cmp	r9, r2
 8004288:	f340 809c 	ble.w	80043c4 <__kernel_rem_pio2f+0x1ac>
 800428c:	4613      	mov	r3, r2
 800428e:	aa0a      	add	r2, sp, #40	@ 0x28
 8004290:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004294:	9308      	str	r3, [sp, #32]
 8004296:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8004298:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800429c:	9c01      	ldr	r4, [sp, #4]
 800429e:	9307      	str	r3, [sp, #28]
 80042a0:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80042a4:	4646      	mov	r6, r8
 80042a6:	4625      	mov	r5, r4
 80042a8:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 80042ac:	ab5a      	add	r3, sp, #360	@ 0x168
 80042ae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80042b2:	f853 bc50 	ldr.w	fp, [r3, #-80]
 80042b6:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 80042ba:	2d00      	cmp	r5, #0
 80042bc:	f300 8087 	bgt.w	80043ce <__kernel_rem_pio2f+0x1b6>
 80042c0:	4639      	mov	r1, r7
 80042c2:	4658      	mov	r0, fp
 80042c4:	f000 fa48 	bl	8004758 <scalbnf>
 80042c8:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80042cc:	4605      	mov	r5, r0
 80042ce:	f7fc fb83 	bl	80009d8 <__aeabi_fmul>
 80042d2:	f000 fa8d 	bl	80047f0 <floorf>
 80042d6:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80042da:	f7fc fb7d 	bl	80009d8 <__aeabi_fmul>
 80042de:	4601      	mov	r1, r0
 80042e0:	4628      	mov	r0, r5
 80042e2:	f7fc fa6f 	bl	80007c4 <__aeabi_fsub>
 80042e6:	4605      	mov	r5, r0
 80042e8:	f7fc fd3c 	bl	8000d64 <__aeabi_f2iz>
 80042ec:	4606      	mov	r6, r0
 80042ee:	f7fc fb1f 	bl	8000930 <__aeabi_i2f>
 80042f2:	4601      	mov	r1, r0
 80042f4:	4628      	mov	r0, r5
 80042f6:	f7fc fa65 	bl	80007c4 <__aeabi_fsub>
 80042fa:	2f00      	cmp	r7, #0
 80042fc:	4681      	mov	r9, r0
 80042fe:	f340 8083 	ble.w	8004408 <__kernel_rem_pio2f+0x1f0>
 8004302:	1e62      	subs	r2, r4, #1
 8004304:	ab0a      	add	r3, sp, #40	@ 0x28
 8004306:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800430a:	f1c7 0108 	rsb	r1, r7, #8
 800430e:	fa45 f301 	asr.w	r3, r5, r1
 8004312:	441e      	add	r6, r3
 8004314:	408b      	lsls	r3, r1
 8004316:	1aed      	subs	r5, r5, r3
 8004318:	ab0a      	add	r3, sp, #40	@ 0x28
 800431a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800431e:	f1c7 0307 	rsb	r3, r7, #7
 8004322:	411d      	asrs	r5, r3
 8004324:	2d00      	cmp	r5, #0
 8004326:	dd7c      	ble.n	8004422 <__kernel_rem_pio2f+0x20a>
 8004328:	2200      	movs	r2, #0
 800432a:	4692      	mov	sl, r2
 800432c:	3601      	adds	r6, #1
 800432e:	4294      	cmp	r4, r2
 8004330:	f300 80ac 	bgt.w	800448c <__kernel_rem_pio2f+0x274>
 8004334:	2f00      	cmp	r7, #0
 8004336:	dd05      	ble.n	8004344 <__kernel_rem_pio2f+0x12c>
 8004338:	2f01      	cmp	r7, #1
 800433a:	f000 80b8 	beq.w	80044ae <__kernel_rem_pio2f+0x296>
 800433e:	2f02      	cmp	r7, #2
 8004340:	f000 80bf 	beq.w	80044c2 <__kernel_rem_pio2f+0x2aa>
 8004344:	2d02      	cmp	r5, #2
 8004346:	d16c      	bne.n	8004422 <__kernel_rem_pio2f+0x20a>
 8004348:	4649      	mov	r1, r9
 800434a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800434e:	f7fc fa39 	bl	80007c4 <__aeabi_fsub>
 8004352:	4681      	mov	r9, r0
 8004354:	f1ba 0f00 	cmp.w	sl, #0
 8004358:	d063      	beq.n	8004422 <__kernel_rem_pio2f+0x20a>
 800435a:	4639      	mov	r1, r7
 800435c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004360:	f000 f9fa 	bl	8004758 <scalbnf>
 8004364:	4601      	mov	r1, r0
 8004366:	4648      	mov	r0, r9
 8004368:	f7fc fa2c 	bl	80007c4 <__aeabi_fsub>
 800436c:	4681      	mov	r9, r0
 800436e:	e058      	b.n	8004422 <__kernel_rem_pio2f+0x20a>
 8004370:	2400      	movs	r4, #0
 8004372:	e768      	b.n	8004246 <__kernel_rem_pio2f+0x2e>
 8004374:	eb18 0f05 	cmn.w	r8, r5
 8004378:	d407      	bmi.n	800438a <__kernel_rem_pio2f+0x172>
 800437a:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800437e:	f7fc fad7 	bl	8000930 <__aeabi_i2f>
 8004382:	f846 0b04 	str.w	r0, [r6], #4
 8004386:	3501      	adds	r5, #1
 8004388:	e770      	b.n	800426c <__kernel_rem_pio2f+0x54>
 800438a:	4658      	mov	r0, fp
 800438c:	e7f9      	b.n	8004382 <__kernel_rem_pio2f+0x16a>
 800438e:	9307      	str	r3, [sp, #28]
 8004390:	9b05      	ldr	r3, [sp, #20]
 8004392:	f8da 1000 	ldr.w	r1, [sl]
 8004396:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800439a:	f7fc fb1d 	bl	80009d8 <__aeabi_fmul>
 800439e:	4601      	mov	r1, r0
 80043a0:	4630      	mov	r0, r6
 80043a2:	f7fc fa11 	bl	80007c8 <__addsf3>
 80043a6:	4606      	mov	r6, r0
 80043a8:	9b07      	ldr	r3, [sp, #28]
 80043aa:	f108 0801 	add.w	r8, r8, #1
 80043ae:	9a03      	ldr	r2, [sp, #12]
 80043b0:	f1aa 0a04 	sub.w	sl, sl, #4
 80043b4:	4590      	cmp	r8, r2
 80043b6:	ddea      	ble.n	800438e <__kernel_rem_pio2f+0x176>
 80043b8:	f84b 6b04 	str.w	r6, [fp], #4
 80043bc:	f109 0901 	add.w	r9, r9, #1
 80043c0:	3504      	adds	r5, #4
 80043c2:	e75f      	b.n	8004284 <__kernel_rem_pio2f+0x6c>
 80043c4:	46aa      	mov	sl, r5
 80043c6:	461e      	mov	r6, r3
 80043c8:	f04f 0800 	mov.w	r8, #0
 80043cc:	e7ef      	b.n	80043ae <__kernel_rem_pio2f+0x196>
 80043ce:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80043d2:	4658      	mov	r0, fp
 80043d4:	f7fc fb00 	bl	80009d8 <__aeabi_fmul>
 80043d8:	f7fc fcc4 	bl	8000d64 <__aeabi_f2iz>
 80043dc:	f7fc faa8 	bl	8000930 <__aeabi_i2f>
 80043e0:	4649      	mov	r1, r9
 80043e2:	9009      	str	r0, [sp, #36]	@ 0x24
 80043e4:	f7fc faf8 	bl	80009d8 <__aeabi_fmul>
 80043e8:	4601      	mov	r1, r0
 80043ea:	4658      	mov	r0, fp
 80043ec:	f7fc f9ea 	bl	80007c4 <__aeabi_fsub>
 80043f0:	f7fc fcb8 	bl	8000d64 <__aeabi_f2iz>
 80043f4:	3d01      	subs	r5, #1
 80043f6:	f846 0b04 	str.w	r0, [r6], #4
 80043fa:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80043fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004400:	f7fc f9e2 	bl	80007c8 <__addsf3>
 8004404:	4683      	mov	fp, r0
 8004406:	e758      	b.n	80042ba <__kernel_rem_pio2f+0xa2>
 8004408:	d105      	bne.n	8004416 <__kernel_rem_pio2f+0x1fe>
 800440a:	1e63      	subs	r3, r4, #1
 800440c:	aa0a      	add	r2, sp, #40	@ 0x28
 800440e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8004412:	11ed      	asrs	r5, r5, #7
 8004414:	e786      	b.n	8004324 <__kernel_rem_pio2f+0x10c>
 8004416:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800441a:	f7fc fc8f 	bl	8000d3c <__aeabi_fcmpge>
 800441e:	4605      	mov	r5, r0
 8004420:	bb90      	cbnz	r0, 8004488 <__kernel_rem_pio2f+0x270>
 8004422:	2100      	movs	r1, #0
 8004424:	4648      	mov	r0, r9
 8004426:	f7fc fc6b 	bl	8000d00 <__aeabi_fcmpeq>
 800442a:	2800      	cmp	r0, #0
 800442c:	f000 8090 	beq.w	8004550 <__kernel_rem_pio2f+0x338>
 8004430:	2200      	movs	r2, #0
 8004432:	1e63      	subs	r3, r4, #1
 8004434:	9901      	ldr	r1, [sp, #4]
 8004436:	428b      	cmp	r3, r1
 8004438:	da4a      	bge.n	80044d0 <__kernel_rem_pio2f+0x2b8>
 800443a:	2a00      	cmp	r2, #0
 800443c:	d076      	beq.n	800452c <__kernel_rem_pio2f+0x314>
 800443e:	3c01      	subs	r4, #1
 8004440:	ab0a      	add	r3, sp, #40	@ 0x28
 8004442:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004446:	3f08      	subs	r7, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f8      	beq.n	800443e <__kernel_rem_pio2f+0x226>
 800444c:	4639      	mov	r1, r7
 800444e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004452:	f000 f981 	bl	8004758 <scalbnf>
 8004456:	46a2      	mov	sl, r4
 8004458:	4607      	mov	r7, r0
 800445a:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800445e:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8004462:	f1ba 0f00 	cmp.w	sl, #0
 8004466:	f280 80a1 	bge.w	80045ac <__kernel_rem_pio2f+0x394>
 800446a:	4627      	mov	r7, r4
 800446c:	2200      	movs	r2, #0
 800446e:	2f00      	cmp	r7, #0
 8004470:	f2c0 80cb 	blt.w	800460a <__kernel_rem_pio2f+0x3f2>
 8004474:	a946      	add	r1, sp, #280	@ 0x118
 8004476:	4690      	mov	r8, r2
 8004478:	f04f 0a00 	mov.w	sl, #0
 800447c:	4b18      	ldr	r3, [pc, #96]	@ (80044e0 <__kernel_rem_pio2f+0x2c8>)
 800447e:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8004482:	eba4 0907 	sub.w	r9, r4, r7
 8004486:	e0b4      	b.n	80045f2 <__kernel_rem_pio2f+0x3da>
 8004488:	2502      	movs	r5, #2
 800448a:	e74d      	b.n	8004328 <__kernel_rem_pio2f+0x110>
 800448c:	f858 3b04 	ldr.w	r3, [r8], #4
 8004490:	f1ba 0f00 	cmp.w	sl, #0
 8004494:	d108      	bne.n	80044a8 <__kernel_rem_pio2f+0x290>
 8004496:	b123      	cbz	r3, 80044a2 <__kernel_rem_pio2f+0x28a>
 8004498:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800449c:	f848 3c04 	str.w	r3, [r8, #-4]
 80044a0:	2301      	movs	r3, #1
 80044a2:	469a      	mov	sl, r3
 80044a4:	3201      	adds	r2, #1
 80044a6:	e742      	b.n	800432e <__kernel_rem_pio2f+0x116>
 80044a8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80044ac:	e7f6      	b.n	800449c <__kernel_rem_pio2f+0x284>
 80044ae:	1e62      	subs	r2, r4, #1
 80044b0:	ab0a      	add	r3, sp, #40	@ 0x28
 80044b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044ba:	a90a      	add	r1, sp, #40	@ 0x28
 80044bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80044c0:	e740      	b.n	8004344 <__kernel_rem_pio2f+0x12c>
 80044c2:	1e62      	subs	r2, r4, #1
 80044c4:	ab0a      	add	r3, sp, #40	@ 0x28
 80044c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044ce:	e7f4      	b.n	80044ba <__kernel_rem_pio2f+0x2a2>
 80044d0:	a90a      	add	r1, sp, #40	@ 0x28
 80044d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	430a      	orrs	r2, r1
 80044da:	e7ab      	b.n	8004434 <__kernel_rem_pio2f+0x21c>
 80044dc:	08004cd4 	.word	0x08004cd4
 80044e0:	08004ca8 	.word	0x08004ca8
 80044e4:	3301      	adds	r3, #1
 80044e6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80044ea:	2900      	cmp	r1, #0
 80044ec:	d0fa      	beq.n	80044e4 <__kernel_rem_pio2f+0x2cc>
 80044ee:	9a04      	ldr	r2, [sp, #16]
 80044f0:	a91e      	add	r1, sp, #120	@ 0x78
 80044f2:	18a2      	adds	r2, r4, r2
 80044f4:	1c66      	adds	r6, r4, #1
 80044f6:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 80044fa:	441c      	add	r4, r3
 80044fc:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8004500:	42b4      	cmp	r4, r6
 8004502:	f6ff aecd 	blt.w	80042a0 <__kernel_rem_pio2f+0x88>
 8004506:	9b07      	ldr	r3, [sp, #28]
 8004508:	46ab      	mov	fp, r5
 800450a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800450e:	f7fc fa0f 	bl	8000930 <__aeabi_i2f>
 8004512:	f04f 0a00 	mov.w	sl, #0
 8004516:	f04f 0800 	mov.w	r8, #0
 800451a:	6028      	str	r0, [r5, #0]
 800451c:	9b03      	ldr	r3, [sp, #12]
 800451e:	459a      	cmp	sl, r3
 8004520:	dd07      	ble.n	8004532 <__kernel_rem_pio2f+0x31a>
 8004522:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8004526:	3504      	adds	r5, #4
 8004528:	3601      	adds	r6, #1
 800452a:	e7e9      	b.n	8004500 <__kernel_rem_pio2f+0x2e8>
 800452c:	2301      	movs	r3, #1
 800452e:	9a08      	ldr	r2, [sp, #32]
 8004530:	e7d9      	b.n	80044e6 <__kernel_rem_pio2f+0x2ce>
 8004532:	9b05      	ldr	r3, [sp, #20]
 8004534:	f85b 0904 	ldr.w	r0, [fp], #-4
 8004538:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800453c:	f7fc fa4c 	bl	80009d8 <__aeabi_fmul>
 8004540:	4601      	mov	r1, r0
 8004542:	4640      	mov	r0, r8
 8004544:	f7fc f940 	bl	80007c8 <__addsf3>
 8004548:	f10a 0a01 	add.w	sl, sl, #1
 800454c:	4680      	mov	r8, r0
 800454e:	e7e5      	b.n	800451c <__kernel_rem_pio2f+0x304>
 8004550:	9b06      	ldr	r3, [sp, #24]
 8004552:	9a02      	ldr	r2, [sp, #8]
 8004554:	4648      	mov	r0, r9
 8004556:	1a99      	subs	r1, r3, r2
 8004558:	f000 f8fe 	bl	8004758 <scalbnf>
 800455c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004560:	4680      	mov	r8, r0
 8004562:	f7fc fbeb 	bl	8000d3c <__aeabi_fcmpge>
 8004566:	b1f8      	cbz	r0, 80045a8 <__kernel_rem_pio2f+0x390>
 8004568:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800456c:	4640      	mov	r0, r8
 800456e:	f7fc fa33 	bl	80009d8 <__aeabi_fmul>
 8004572:	f7fc fbf7 	bl	8000d64 <__aeabi_f2iz>
 8004576:	f7fc f9db 	bl	8000930 <__aeabi_i2f>
 800457a:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800457e:	4681      	mov	r9, r0
 8004580:	f7fc fa2a 	bl	80009d8 <__aeabi_fmul>
 8004584:	4601      	mov	r1, r0
 8004586:	4640      	mov	r0, r8
 8004588:	f7fc f91c 	bl	80007c4 <__aeabi_fsub>
 800458c:	f7fc fbea 	bl	8000d64 <__aeabi_f2iz>
 8004590:	ab0a      	add	r3, sp, #40	@ 0x28
 8004592:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004596:	4648      	mov	r0, r9
 8004598:	3401      	adds	r4, #1
 800459a:	3708      	adds	r7, #8
 800459c:	f7fc fbe2 	bl	8000d64 <__aeabi_f2iz>
 80045a0:	ab0a      	add	r3, sp, #40	@ 0x28
 80045a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80045a6:	e751      	b.n	800444c <__kernel_rem_pio2f+0x234>
 80045a8:	4640      	mov	r0, r8
 80045aa:	e7f7      	b.n	800459c <__kernel_rem_pio2f+0x384>
 80045ac:	ab0a      	add	r3, sp, #40	@ 0x28
 80045ae:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80045b2:	f7fc f9bd 	bl	8000930 <__aeabi_i2f>
 80045b6:	4639      	mov	r1, r7
 80045b8:	f7fc fa0e 	bl	80009d8 <__aeabi_fmul>
 80045bc:	4649      	mov	r1, r9
 80045be:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 80045c2:	4638      	mov	r0, r7
 80045c4:	f7fc fa08 	bl	80009d8 <__aeabi_fmul>
 80045c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045cc:	4607      	mov	r7, r0
 80045ce:	e748      	b.n	8004462 <__kernel_rem_pio2f+0x24a>
 80045d0:	f853 0b04 	ldr.w	r0, [r3], #4
 80045d4:	f85b 1b04 	ldr.w	r1, [fp], #4
 80045d8:	9203      	str	r2, [sp, #12]
 80045da:	9302      	str	r3, [sp, #8]
 80045dc:	f7fc f9fc 	bl	80009d8 <__aeabi_fmul>
 80045e0:	4601      	mov	r1, r0
 80045e2:	4640      	mov	r0, r8
 80045e4:	f7fc f8f0 	bl	80007c8 <__addsf3>
 80045e8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80045ec:	4680      	mov	r8, r0
 80045ee:	f10a 0a01 	add.w	sl, sl, #1
 80045f2:	9901      	ldr	r1, [sp, #4]
 80045f4:	458a      	cmp	sl, r1
 80045f6:	dc01      	bgt.n	80045fc <__kernel_rem_pio2f+0x3e4>
 80045f8:	45d1      	cmp	r9, sl
 80045fa:	dae9      	bge.n	80045d0 <__kernel_rem_pio2f+0x3b8>
 80045fc:	ab5a      	add	r3, sp, #360	@ 0x168
 80045fe:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8004602:	f849 8ca0 	str.w	r8, [r9, #-160]
 8004606:	3f01      	subs	r7, #1
 8004608:	e731      	b.n	800446e <__kernel_rem_pio2f+0x256>
 800460a:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800460c:	2b02      	cmp	r3, #2
 800460e:	dc07      	bgt.n	8004620 <__kernel_rem_pio2f+0x408>
 8004610:	2b00      	cmp	r3, #0
 8004612:	dc4e      	bgt.n	80046b2 <__kernel_rem_pio2f+0x49a>
 8004614:	d02e      	beq.n	8004674 <__kernel_rem_pio2f+0x45c>
 8004616:	f006 0007 	and.w	r0, r6, #7
 800461a:	b05b      	add	sp, #364	@ 0x16c
 800461c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004620:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8004622:	2b03      	cmp	r3, #3
 8004624:	d1f7      	bne.n	8004616 <__kernel_rem_pio2f+0x3fe>
 8004626:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800462a:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800462e:	46b8      	mov	r8, r7
 8004630:	46a2      	mov	sl, r4
 8004632:	f1ba 0f00 	cmp.w	sl, #0
 8004636:	dc49      	bgt.n	80046cc <__kernel_rem_pio2f+0x4b4>
 8004638:	46a1      	mov	r9, r4
 800463a:	f1b9 0f01 	cmp.w	r9, #1
 800463e:	dc60      	bgt.n	8004702 <__kernel_rem_pio2f+0x4ea>
 8004640:	2000      	movs	r0, #0
 8004642:	2c01      	cmp	r4, #1
 8004644:	dc76      	bgt.n	8004734 <__kernel_rem_pio2f+0x51c>
 8004646:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8004648:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800464a:	2d00      	cmp	r5, #0
 800464c:	d178      	bne.n	8004740 <__kernel_rem_pio2f+0x528>
 800464e:	9900      	ldr	r1, [sp, #0]
 8004650:	600a      	str	r2, [r1, #0]
 8004652:	460a      	mov	r2, r1
 8004654:	604b      	str	r3, [r1, #4]
 8004656:	6090      	str	r0, [r2, #8]
 8004658:	e7dd      	b.n	8004616 <__kernel_rem_pio2f+0x3fe>
 800465a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800465e:	f7fc f8b3 	bl	80007c8 <__addsf3>
 8004662:	3c01      	subs	r4, #1
 8004664:	2c00      	cmp	r4, #0
 8004666:	daf8      	bge.n	800465a <__kernel_rem_pio2f+0x442>
 8004668:	b10d      	cbz	r5, 800466e <__kernel_rem_pio2f+0x456>
 800466a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800466e:	9b00      	ldr	r3, [sp, #0]
 8004670:	6018      	str	r0, [r3, #0]
 8004672:	e7d0      	b.n	8004616 <__kernel_rem_pio2f+0x3fe>
 8004674:	2000      	movs	r0, #0
 8004676:	af32      	add	r7, sp, #200	@ 0xc8
 8004678:	e7f4      	b.n	8004664 <__kernel_rem_pio2f+0x44c>
 800467a:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800467e:	f7fc f8a3 	bl	80007c8 <__addsf3>
 8004682:	f108 38ff 	add.w	r8, r8, #4294967295
 8004686:	f1b8 0f00 	cmp.w	r8, #0
 800468a:	daf6      	bge.n	800467a <__kernel_rem_pio2f+0x462>
 800468c:	b1ad      	cbz	r5, 80046ba <__kernel_rem_pio2f+0x4a2>
 800468e:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8004692:	9a00      	ldr	r2, [sp, #0]
 8004694:	4601      	mov	r1, r0
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800469a:	f7fc f893 	bl	80007c4 <__aeabi_fsub>
 800469e:	f04f 0801 	mov.w	r8, #1
 80046a2:	4544      	cmp	r4, r8
 80046a4:	da0b      	bge.n	80046be <__kernel_rem_pio2f+0x4a6>
 80046a6:	b10d      	cbz	r5, 80046ac <__kernel_rem_pio2f+0x494>
 80046a8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80046ac:	9b00      	ldr	r3, [sp, #0]
 80046ae:	6058      	str	r0, [r3, #4]
 80046b0:	e7b1      	b.n	8004616 <__kernel_rem_pio2f+0x3fe>
 80046b2:	46a0      	mov	r8, r4
 80046b4:	2000      	movs	r0, #0
 80046b6:	af32      	add	r7, sp, #200	@ 0xc8
 80046b8:	e7e5      	b.n	8004686 <__kernel_rem_pio2f+0x46e>
 80046ba:	4603      	mov	r3, r0
 80046bc:	e7e9      	b.n	8004692 <__kernel_rem_pio2f+0x47a>
 80046be:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80046c2:	f7fc f881 	bl	80007c8 <__addsf3>
 80046c6:	f108 0801 	add.w	r8, r8, #1
 80046ca:	e7ea      	b.n	80046a2 <__kernel_rem_pio2f+0x48a>
 80046cc:	f8d8 3000 	ldr.w	r3, [r8]
 80046d0:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80046d4:	4619      	mov	r1, r3
 80046d6:	4610      	mov	r0, r2
 80046d8:	9302      	str	r3, [sp, #8]
 80046da:	9201      	str	r2, [sp, #4]
 80046dc:	f7fc f874 	bl	80007c8 <__addsf3>
 80046e0:	9a01      	ldr	r2, [sp, #4]
 80046e2:	4601      	mov	r1, r0
 80046e4:	4681      	mov	r9, r0
 80046e6:	4610      	mov	r0, r2
 80046e8:	f7fc f86c 	bl	80007c4 <__aeabi_fsub>
 80046ec:	9b02      	ldr	r3, [sp, #8]
 80046ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046f2:	4619      	mov	r1, r3
 80046f4:	f7fc f868 	bl	80007c8 <__addsf3>
 80046f8:	f848 0904 	str.w	r0, [r8], #-4
 80046fc:	f8c8 9000 	str.w	r9, [r8]
 8004700:	e797      	b.n	8004632 <__kernel_rem_pio2f+0x41a>
 8004702:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8004706:	f8d7 a000 	ldr.w	sl, [r7]
 800470a:	4618      	mov	r0, r3
 800470c:	4651      	mov	r1, sl
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	f7fc f85a 	bl	80007c8 <__addsf3>
 8004714:	9b01      	ldr	r3, [sp, #4]
 8004716:	4601      	mov	r1, r0
 8004718:	4680      	mov	r8, r0
 800471a:	4618      	mov	r0, r3
 800471c:	f7fc f852 	bl	80007c4 <__aeabi_fsub>
 8004720:	4651      	mov	r1, sl
 8004722:	f7fc f851 	bl	80007c8 <__addsf3>
 8004726:	f847 0904 	str.w	r0, [r7], #-4
 800472a:	f109 39ff 	add.w	r9, r9, #4294967295
 800472e:	f8c7 8000 	str.w	r8, [r7]
 8004732:	e782      	b.n	800463a <__kernel_rem_pio2f+0x422>
 8004734:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8004738:	f7fc f846 	bl	80007c8 <__addsf3>
 800473c:	3c01      	subs	r4, #1
 800473e:	e780      	b.n	8004642 <__kernel_rem_pio2f+0x42a>
 8004740:	9900      	ldr	r1, [sp, #0]
 8004742:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8004746:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800474a:	600a      	str	r2, [r1, #0]
 800474c:	604b      	str	r3, [r1, #4]
 800474e:	460a      	mov	r2, r1
 8004750:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8004754:	e77f      	b.n	8004656 <__kernel_rem_pio2f+0x43e>
 8004756:	bf00      	nop

08004758 <scalbnf>:
 8004758:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800475c:	b538      	push	{r3, r4, r5, lr}
 800475e:	4603      	mov	r3, r0
 8004760:	460d      	mov	r5, r1
 8004762:	4604      	mov	r4, r0
 8004764:	d02e      	beq.n	80047c4 <scalbnf+0x6c>
 8004766:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800476a:	d304      	bcc.n	8004776 <scalbnf+0x1e>
 800476c:	4601      	mov	r1, r0
 800476e:	f7fc f82b 	bl	80007c8 <__addsf3>
 8004772:	4603      	mov	r3, r0
 8004774:	e026      	b.n	80047c4 <scalbnf+0x6c>
 8004776:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800477a:	d118      	bne.n	80047ae <scalbnf+0x56>
 800477c:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004780:	f7fc f92a 	bl	80009d8 <__aeabi_fmul>
 8004784:	4a17      	ldr	r2, [pc, #92]	@ (80047e4 <scalbnf+0x8c>)
 8004786:	4603      	mov	r3, r0
 8004788:	4295      	cmp	r5, r2
 800478a:	db0c      	blt.n	80047a6 <scalbnf+0x4e>
 800478c:	4604      	mov	r4, r0
 800478e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8004792:	3a19      	subs	r2, #25
 8004794:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004798:	428d      	cmp	r5, r1
 800479a:	dd0a      	ble.n	80047b2 <scalbnf+0x5a>
 800479c:	4912      	ldr	r1, [pc, #72]	@ (80047e8 <scalbnf+0x90>)
 800479e:	4618      	mov	r0, r3
 80047a0:	f361 001e 	bfi	r0, r1, #0, #31
 80047a4:	e000      	b.n	80047a8 <scalbnf+0x50>
 80047a6:	4911      	ldr	r1, [pc, #68]	@ (80047ec <scalbnf+0x94>)
 80047a8:	f7fc f916 	bl	80009d8 <__aeabi_fmul>
 80047ac:	e7e1      	b.n	8004772 <scalbnf+0x1a>
 80047ae:	0dd2      	lsrs	r2, r2, #23
 80047b0:	e7f0      	b.n	8004794 <scalbnf+0x3c>
 80047b2:	1951      	adds	r1, r2, r5
 80047b4:	29fe      	cmp	r1, #254	@ 0xfe
 80047b6:	dcf1      	bgt.n	800479c <scalbnf+0x44>
 80047b8:	2900      	cmp	r1, #0
 80047ba:	dd05      	ble.n	80047c8 <scalbnf+0x70>
 80047bc:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80047c0:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd38      	pop	{r3, r4, r5, pc}
 80047c8:	f111 0f16 	cmn.w	r1, #22
 80047cc:	da01      	bge.n	80047d2 <scalbnf+0x7a>
 80047ce:	4907      	ldr	r1, [pc, #28]	@ (80047ec <scalbnf+0x94>)
 80047d0:	e7e5      	b.n	800479e <scalbnf+0x46>
 80047d2:	f101 0019 	add.w	r0, r1, #25
 80047d6:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80047da:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80047de:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80047e2:	e7e1      	b.n	80047a8 <scalbnf+0x50>
 80047e4:	ffff3cb0 	.word	0xffff3cb0
 80047e8:	7149f2ca 	.word	0x7149f2ca
 80047ec:	0da24260 	.word	0x0da24260

080047f0 <floorf>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80047f6:	3d7f      	subs	r5, #127	@ 0x7f
 80047f8:	2d16      	cmp	r5, #22
 80047fa:	4601      	mov	r1, r0
 80047fc:	4604      	mov	r4, r0
 80047fe:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8004802:	dc26      	bgt.n	8004852 <floorf+0x62>
 8004804:	2d00      	cmp	r5, #0
 8004806:	da0f      	bge.n	8004828 <floorf+0x38>
 8004808:	4917      	ldr	r1, [pc, #92]	@ (8004868 <floorf+0x78>)
 800480a:	f7fb ffdd 	bl	80007c8 <__addsf3>
 800480e:	2100      	movs	r1, #0
 8004810:	f7fc fa9e 	bl	8000d50 <__aeabi_fcmpgt>
 8004814:	b130      	cbz	r0, 8004824 <floorf+0x34>
 8004816:	2c00      	cmp	r4, #0
 8004818:	da23      	bge.n	8004862 <floorf+0x72>
 800481a:	2e00      	cmp	r6, #0
 800481c:	4c13      	ldr	r4, [pc, #76]	@ (800486c <floorf+0x7c>)
 800481e:	bf08      	it	eq
 8004820:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004824:	4621      	mov	r1, r4
 8004826:	e01a      	b.n	800485e <floorf+0x6e>
 8004828:	4e11      	ldr	r6, [pc, #68]	@ (8004870 <floorf+0x80>)
 800482a:	412e      	asrs	r6, r5
 800482c:	4230      	tst	r0, r6
 800482e:	d016      	beq.n	800485e <floorf+0x6e>
 8004830:	490d      	ldr	r1, [pc, #52]	@ (8004868 <floorf+0x78>)
 8004832:	f7fb ffc9 	bl	80007c8 <__addsf3>
 8004836:	2100      	movs	r1, #0
 8004838:	f7fc fa8a 	bl	8000d50 <__aeabi_fcmpgt>
 800483c:	2800      	cmp	r0, #0
 800483e:	d0f1      	beq.n	8004824 <floorf+0x34>
 8004840:	2c00      	cmp	r4, #0
 8004842:	bfbe      	ittt	lt
 8004844:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8004848:	412b      	asrlt	r3, r5
 800484a:	18e4      	addlt	r4, r4, r3
 800484c:	ea24 0406 	bic.w	r4, r4, r6
 8004850:	e7e8      	b.n	8004824 <floorf+0x34>
 8004852:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004856:	d302      	bcc.n	800485e <floorf+0x6e>
 8004858:	f7fb ffb6 	bl	80007c8 <__addsf3>
 800485c:	4601      	mov	r1, r0
 800485e:	4608      	mov	r0, r1
 8004860:	bd70      	pop	{r4, r5, r6, pc}
 8004862:	2400      	movs	r4, #0
 8004864:	e7de      	b.n	8004824 <floorf+0x34>
 8004866:	bf00      	nop
 8004868:	7149f2ca 	.word	0x7149f2ca
 800486c:	bf800000 	.word	0xbf800000
 8004870:	007fffff 	.word	0x007fffff

08004874 <memset>:
 8004874:	4603      	mov	r3, r0
 8004876:	4402      	add	r2, r0
 8004878:	4293      	cmp	r3, r2
 800487a:	d100      	bne.n	800487e <memset+0xa>
 800487c:	4770      	bx	lr
 800487e:	f803 1b01 	strb.w	r1, [r3], #1
 8004882:	e7f9      	b.n	8004878 <memset+0x4>

08004884 <__libc_init_array>:
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	2600      	movs	r6, #0
 8004888:	4d0c      	ldr	r5, [pc, #48]	@ (80048bc <__libc_init_array+0x38>)
 800488a:	4c0d      	ldr	r4, [pc, #52]	@ (80048c0 <__libc_init_array+0x3c>)
 800488c:	1b64      	subs	r4, r4, r5
 800488e:	10a4      	asrs	r4, r4, #2
 8004890:	42a6      	cmp	r6, r4
 8004892:	d109      	bne.n	80048a8 <__libc_init_array+0x24>
 8004894:	f000 f81a 	bl	80048cc <_init>
 8004898:	2600      	movs	r6, #0
 800489a:	4d0a      	ldr	r5, [pc, #40]	@ (80048c4 <__libc_init_array+0x40>)
 800489c:	4c0a      	ldr	r4, [pc, #40]	@ (80048c8 <__libc_init_array+0x44>)
 800489e:	1b64      	subs	r4, r4, r5
 80048a0:	10a4      	asrs	r4, r4, #2
 80048a2:	42a6      	cmp	r6, r4
 80048a4:	d105      	bne.n	80048b2 <__libc_init_array+0x2e>
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
 80048a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ac:	4798      	blx	r3
 80048ae:	3601      	adds	r6, #1
 80048b0:	e7ee      	b.n	8004890 <__libc_init_array+0xc>
 80048b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b6:	4798      	blx	r3
 80048b8:	3601      	adds	r6, #1
 80048ba:	e7f2      	b.n	80048a2 <__libc_init_array+0x1e>
 80048bc:	08004ce0 	.word	0x08004ce0
 80048c0:	08004ce0 	.word	0x08004ce0
 80048c4:	08004ce0 	.word	0x08004ce0
 80048c8:	08004ce8 	.word	0x08004ce8

080048cc <_init>:
 80048cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ce:	bf00      	nop
 80048d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048d2:	bc08      	pop	{r3}
 80048d4:	469e      	mov	lr, r3
 80048d6:	4770      	bx	lr

080048d8 <_fini>:
 80048d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048da:	bf00      	nop
 80048dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048de:	bc08      	pop	{r3}
 80048e0:	469e      	mov	lr, r3
 80048e2:	4770      	bx	lr
