--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/QN17Verilog/iseconfig/filter.filter -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RD_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RD_EN       |    2.633(R)|    0.694(R)|RD_CLK_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock RD_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OTUBE<0>    |    9.233(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<1>    |    8.994(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<2>    |    8.971(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<3>    |    8.987(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<4>    |    8.994(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<5>    |    8.864(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<6>    |    8.747(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<7>    |    8.747(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<8>    |    9.213(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<9>    |    8.972(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<10>   |    9.061(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<11>   |    9.072(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<12>   |    9.087(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<13>   |    9.087(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<14>   |    9.340(R)|RD_CLK_BUFGP      |   0.000|
OTUBE<15>   |    9.359(R)|RD_CLK_BUFGP      |   0.000|
RD_EMPTY    |    7.442(R)|RD_CLK_BUFGP      |   0.000|
RD_VALID    |    7.310(R)|RD_CLK_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock clk100 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
overflowLight|    7.166(R)|clk100_IBUF       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock RD_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RD_CLK         |    4.269|         |         |         |
clk100         |    1.939|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RD_CLK         |    1.755|         |         |         |
clk100         |    9.064|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 07 12:29:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



