 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : DMAC_TOP
Version: Q-2019.12-SP5-5
Date   : Tue Nov 18 01:34:31 2025
****************************************

Operating Conditions: ss0p75v125c   Library: saed32lvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: paddr_i[2] (input port clocked by clk)
  Endpoint: u_cfg/rdata_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.65       0.65 f
  paddr_i[2] (in)                          0.00       0.65 f
  U224/Y (INVX1_LVT)                       0.44       1.09 r
  U225/Y (AND2X1_LVT)                      0.21       1.29 r
  U226/Y (AND3X1_LVT)                      0.22       1.51 r
  U227/Y (NBUFFX2_LVT)                     0.20       1.71 r
  U237/Y (NBUFFX2_LVT)                     0.31       2.02 r
  U291/Y (AOI22X1_LVT)                     1.00       3.02 f
  U293/Y (NAND3X0_LVT)                     0.05       3.08 r
  U294/Y (AO21X1_LVT)                      0.09       3.16 r
  u_cfg/rdata_reg[13]/D (DFFX1_LVT)        0.01       3.17 r
  data arrival time                                   3.17

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -1.75       3.25
  u_cfg/rdata_reg[13]/CLK (DFFX1_LVT)      0.00       3.25 r
  library setup time                      -0.08       3.17
  data required time                                  3.17
  -----------------------------------------------------------
  data required time                                  3.17
  data arrival time                                  -3.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  wready_i (in)                                           0.00       0.65 r
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 r
  u_engine/U182/Y (NBUFFX2_LVT)                           0.10       0.75 r
  u_engine/U214/Y (AND2X1_LVT)                            0.11       0.86 r
  u_engine/U180/Y (AND2X1_LVT)                            0.09       0.95 r
  u_engine/U118/Y (OA21X2_LVT)                            0.23       1.19 r
  u_engine/U232/Y (INVX1_LVT)                             0.18       1.36 f
  u_engine/U551/Y (AND2X1_LVT)                            0.31       1.67 f
  u_engine/U557/Y (AND2X1_LVT)                            0.20       1.87 f
  u_engine/U558/Y (NBUFFX2_LVT)                           0.19       2.06 f
  u_engine/U724/Y (NBUFFX2_LVT)                           0.28       2.34 f
  u_engine/U924/Y (NBUFFX2_LVT)                           0.17       2.51 f
  u_engine/U263/Y (NBUFFX2_LVT)                           0.17       2.68 f
  u_engine/U925/Y (AO22X1_LVT)                            0.14       2.82 f
  u_engine/U926/Y (NOR4X1_LVT)                            0.15       2.98 r
  u_engine/U927/Y (NAND2X0_LVT)                           0.06       3.04 f
  u_engine/U928/Y (NAND2X0_LVT)                           0.05       3.09 r
  u_engine/U369/Y (NAND2X0_LVT)                           0.06       3.15 f
  u_engine/u_fifo/rdata_reg[4]/D (DFFX1_LVT)              0.01       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[4]/CLK (DFFX1_LVT)            0.00       3.25 r
  library setup time                                     -0.09       3.16
  data required time                                                 3.16
  --------------------------------------------------------------------------
  data required time                                                 3.16
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  wready_i (in)                                           0.00       0.65 r
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 r
  u_engine/U84/Y (AND2X1_LVT)                             0.11       0.76 r
  u_engine/U83/Y (NAND2X0_LVT)                            0.07       0.83 f
  u_engine/U174/Y (INVX0_LVT)                             0.17       1.01 r
  u_engine/U547/Y (AND2X1_LVT)                            0.13       1.13 r
  u_engine/U178/Y (OA21X1_LVT)                            0.15       1.28 r
  u_engine/U11/Y (INVX0_LVT)                              0.17       1.45 f
  u_engine/U23/Y (AND2X1_LVT)                             0.21       1.65 f
  u_engine/U553/Y (NBUFFX2_LVT)                           0.18       1.84 f
  u_engine/U566/Y (AND2X1_LVT)                            0.12       1.96 f
  u_engine/U567/Y (NBUFFX2_LVT)                           0.18       2.14 f
  u_engine/U568/Y (NBUFFX2_LVT)                           0.11       2.26 f
  u_engine/U396/Y (NBUFFX2_LVT)                           0.28       2.54 f
  u_engine/U569/Y (AO22X1_LVT)                            0.29       2.83 f
  u_engine/U69/Y (NOR4X1_LVT)                             0.15       2.98 r
  u_engine/U606/Y (NAND2X0_LVT)                           0.06       3.04 f
  u_engine/U615/Y (AO21X1_LVT)                            0.12       3.15 f
  u_engine/u_fifo/rdata_reg[12]/D (DFFX1_LVT)             0.01       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[12]/CLK (DFFX1_LVT)           0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  wready_i (in)                                           0.00       0.65 r
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 r
  u_engine/U84/Y (AND2X1_LVT)                             0.11       0.76 r
  u_engine/U83/Y (NAND2X0_LVT)                            0.07       0.83 f
  u_engine/U174/Y (INVX0_LVT)                             0.17       1.01 r
  u_engine/U547/Y (AND2X1_LVT)                            0.13       1.13 r
  u_engine/U178/Y (OA21X1_LVT)                            0.15       1.28 r
  u_engine/U11/Y (INVX0_LVT)                              0.17       1.45 f
  u_engine/U334/Y (NOR2X0_LVT)                            0.25       1.70 r
  u_engine/U348/Y (AND2X1_LVT)                            0.20       1.90 r
  u_engine/U593/Y (NBUFFX2_LVT)                           0.19       2.09 r
  u_engine/U594/Y (NBUFFX2_LVT)                           0.19       2.28 r
  u_engine/U595/Y (NBUFFX2_LVT)                           0.19       2.47 r
  u_engine/U1716/Y (AO22X1_LVT)                           0.31       2.77 r
  u_engine/U347/Y (NOR4X1_LVT)                            0.15       2.92 f
  u_engine/U1720/Y (NAND3X0_LVT)                          0.06       2.98 r
  u_engine/U1721/Y (AO222X1_LVT)                          0.17       3.15 r
  u_engine/u_fifo/rdata_reg[17]/D (DFFX1_LVT)             0.01       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[17]/CLK (DFFX1_LVT)           0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  wready_i (in)                                           0.00       0.65 r
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 r
  u_engine/U84/Y (AND2X1_LVT)                             0.11       0.76 r
  u_engine/U83/Y (NAND2X0_LVT)                            0.07       0.83 f
  u_engine/U174/Y (INVX0_LVT)                             0.17       1.01 r
  u_engine/U547/Y (AND2X1_LVT)                            0.13       1.13 r
  u_engine/U178/Y (OA21X1_LVT)                            0.15       1.28 r
  u_engine/U11/Y (INVX0_LVT)                              0.17       1.45 f
  u_engine/U23/Y (AND2X1_LVT)                             0.21       1.65 f
  u_engine/U202/Y (AND2X1_LVT)                            0.20       1.86 f
  u_engine/U629/Y (NBUFFX2_LVT)                           0.19       2.04 f
  u_engine/U819/Y (NBUFFX2_LVT)                           0.18       2.22 f
  u_engine/U1689/Y (AO22X1_LVT)                           0.43       2.66 f
  u_engine/U1691/Y (NOR4X1_LVT)                           0.20       2.85 r
  u_engine/U14/Y (AND2X1_LVT)                             0.08       2.93 r
  u_engine/U13/Y (NAND2X0_LVT)                            0.06       2.99 f
  u_engine/U1692/Y (AO222X1_LVT)                          0.16       3.15 f
  u_engine/u_fifo/rdata_reg[10]/D (DFFX1_LVT)             0.01       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[10]/CLK (DFFX1_LVT)           0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  wready_i (in)                                           0.00       0.65 f
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 f
  u_engine/U182/Y (NBUFFX2_LVT)                           0.09       0.74 f
  u_engine/U214/Y (AND2X1_LVT)                            0.11       0.86 f
  u_engine/U180/Y (AND2X1_LVT)                            0.09       0.95 f
  u_engine/U118/Y (OA21X2_LVT)                            0.23       1.18 f
  u_engine/U232/Y (INVX1_LVT)                             0.19       1.37 r
  u_engine/U551/Y (AND2X1_LVT)                            0.31       1.68 r
  u_engine/U557/Y (AND2X1_LVT)                            0.21       1.89 r
  u_engine/U558/Y (NBUFFX2_LVT)                           0.19       2.08 r
  u_engine/U724/Y (NBUFFX2_LVT)                           0.29       2.37 r
  u_engine/U924/Y (NBUFFX2_LVT)                           0.17       2.55 r
  u_engine/U263/Y (NBUFFX2_LVT)                           0.17       2.72 r
  u_engine/U1765/Y (AO22X1_LVT)                           0.14       2.86 r
  u_engine/U76/Y (OR2X1_LVT)                              0.09       2.95 r
  u_engine/U46/Y (OR2X1_LVT)                              0.08       3.03 r
  u_engine/U266/Y (NAND2X0_LVT)                           0.06       3.09 f
  u_engine/U269/Y (NAND3X0_LVT)                           0.06       3.15 r
  u_engine/u_fifo/rdata_reg[25]/D (DFFX1_LVT)             0.01       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[25]/CLK (DFFX1_LVT)           0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  wready_i (in)                                           0.00       0.65 f
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 f
  u_engine/U182/Y (NBUFFX2_LVT)                           0.09       0.74 f
  u_engine/U214/Y (AND2X1_LVT)                            0.11       0.86 f
  u_engine/U180/Y (AND2X1_LVT)                            0.09       0.95 f
  u_engine/U118/Y (OA21X2_LVT)                            0.23       1.18 f
  u_engine/U232/Y (INVX1_LVT)                             0.19       1.37 r
  u_engine/U551/Y (AND2X1_LVT)                            0.31       1.68 r
  u_engine/U557/Y (AND2X1_LVT)                            0.21       1.89 r
  u_engine/U558/Y (NBUFFX2_LVT)                           0.19       2.08 r
  u_engine/U724/Y (NBUFFX2_LVT)                           0.29       2.37 r
  u_engine/U924/Y (NBUFFX2_LVT)                           0.17       2.55 r
  u_engine/U263/Y (NBUFFX2_LVT)                           0.17       2.72 r
  u_engine/U925/Y (AO22X1_LVT)                            0.14       2.86 r
  u_engine/U926/Y (NOR4X1_LVT)                            0.13       2.99 f
  u_engine/U927/Y (NAND2X0_LVT)                           0.05       3.04 r
  u_engine/U928/Y (NAND2X0_LVT)                           0.06       3.10 f
  u_engine/U369/Y (NAND2X0_LVT)                           0.05       3.16 r
  u_engine/u_fifo/rdata_reg[4]/D (DFFX1_LVT)              0.01       3.17 r
  data arrival time                                                  3.17

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[4]/CLK (DFFX1_LVT)            0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wready_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/rdata_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  wready_i (in)                                           0.00       0.65 r
  u_engine/wready_i (DMAC_ENGINE)                         0.00       0.65 r
  u_engine/U84/Y (AND2X1_LVT)                             0.11       0.76 r
  u_engine/U83/Y (NAND2X0_LVT)                            0.07       0.83 f
  u_engine/U174/Y (INVX0_LVT)                             0.17       1.01 r
  u_engine/U547/Y (AND2X1_LVT)                            0.13       1.13 r
  u_engine/U178/Y (OA21X1_LVT)                            0.15       1.28 r
  u_engine/U11/Y (INVX0_LVT)                              0.17       1.45 f
  u_engine/U334/Y (NOR2X0_LVT)                            0.25       1.70 r
  u_engine/U348/Y (AND2X1_LVT)                            0.20       1.90 r
  u_engine/U809/Y (NBUFFX2_LVT)                           0.20       2.10 r
  u_engine/U350/Y (AOI22X1_LVT)                           0.69       2.78 f
  u_engine/U1677/Y (AND4X1_LVT)                           0.14       2.92 f
  u_engine/U1678/Y (NAND2X0_LVT)                          0.06       2.98 r
  u_engine/U1679/Y (AO222X1_LVT)                          0.17       3.15 r
  u_engine/u_fifo/rdata_reg[7]/D (DFFX1_LVT)              0.01       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/rdata_reg[7]/CLK (DFFX1_LVT)            0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: rvalid_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/data_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  rvalid_i (in)                                           0.00       0.65 f
  u_engine/rvalid_i (DMAC_ENGINE)                         0.00       0.65 f
  u_engine/U104/Y (AND2X1_LVT)                            0.11       0.76 f
  u_engine/U642/Y (NAND2X0_LVT)                           0.17       0.93 r
  u_engine/U643/Y (NAND2X0_LVT)                           0.09       1.02 f
  u_engine/U1206/Y (NAND2X0_LVT)                          0.36       1.38 r
  u_engine/U1214/Y (NBUFFX2_LVT)                          0.51       1.89 r
  u_engine/U1243/Y (AO22X1_LVT)                           1.26       3.15 r
  u_engine/u_fifo/data_reg[6][1]/D (DFFX1_LVT)            0.01       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/data_reg[6][1]/CLK (DFFX1_LVT)          0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: rvalid_i (input port clocked by clk)
  Endpoint: u_engine/u_fifo/data_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           16000                 saed32lvt_ss0p75v125c
  DMAC_ENGINE        16000                 saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  rvalid_i (in)                                           0.00       0.65 f
  u_engine/rvalid_i (DMAC_ENGINE)                         0.00       0.65 f
  u_engine/U104/Y (AND2X1_LVT)                            0.11       0.76 f
  u_engine/U642/Y (NAND2X0_LVT)                           0.17       0.93 r
  u_engine/U643/Y (NAND2X0_LVT)                           0.09       1.02 f
  u_engine/U1206/Y (NAND2X0_LVT)                          0.36       1.38 r
  u_engine/U1208/Y (NBUFFX2_LVT)                          0.51       1.89 r
  u_engine/U1242/Y (AO22X1_LVT)                           1.26       3.15 r
  u_engine/u_fifo/data_reg[6][0]/D (DFFX1_LVT)            0.01       3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -1.75       3.25
  u_engine/u_fifo/data_reg[6][0]/CLK (DFFX1_LVT)          0.00       3.25 r
  library setup time                                     -0.08       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
