{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@98:108@HdlIdDef", "  // internal registers\n\n  reg                             m_wovf_m1 = 'd0;\n  reg                             m_wovf_m2 = 'd0;\n  reg                             m_wovf = 'd0;\n  reg                             s_wr_int = 'd0;\n\n  // internal signals\n\n  wire                            m_wovf_s;\n  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;\n"], "Clone Blocks": [["hdl/library/util_wfifo/util_wfifo.v@102:112", "  reg                             m_wovf = 'd0;\n  reg                             s_wr_int = 'd0;\n\n  // internal signals\n\n  wire                            m_wovf_s;\n  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;\n  wire                            s_wready_s;\n\n  // defaults\n\n"]], "Diff Content": {"Delete": [[103, "  reg                             s_wr_int = 'd0;\n"]], "Add": [[103, "  reg     [ 1:0]                  adc_wovf_m = 'd0;\n"], [103, "  reg                             adc_wovf = 'd0;\n"], [103, "  reg                             dma_wr_int = 'd0;\n"], [103, "  reg                             fifo_rst = 'd0;\n"], [103, "  reg                             fifo_rstn = 'd0;\n"]]}}