Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Mon Jan 13 17:39:50 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------+------------------+------------------+----------------+
|  sys_clk     |                                                       |                  |                1 |              1 |
|  sys_clk     | transmitter_tx_serial1_transmitter10b_f_next_value_ce | int_rst          |                1 |              1 |
|  sys_clk     | syncfifo_re                                           | int_rst          |                1 |              5 |
|  sys_clk     | wrport_we__0                                          | int_rst          |                1 |              5 |
|  sys_clk     | transmitter_tx_latch_transmitter10b_t_next_value_ce0  | int_rst          |                2 |              5 |
|  sys_clk     | transmitter_tx_data[4]_i_1_n_0                        | int_rst          |                2 |              5 |
|  sys_clk     | level0[5]_i_1_n_0                                     | int_rst          |                3 |              6 |
|  sys_clk     | syncfifo_re                                           |                  |                2 |              8 |
|  sys_clk     | data0                                                 | data[7]_i_1_n_0  |                2 |              8 |
|  sys_clk     | wrport_we__0                                          |                  |                2 |             16 |
|  sys_clk     |                                                       | int_rst          |               14 |             32 |
+--------------+-------------------------------------------------------+------------------+------------------+----------------+


