Fitter report for CPU16bit
Wed May 08 21:21:43 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed May 08 21:21:43 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU16bit                                    ;
; Top-level Entity Name              ; CPU16bit                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 658 / 6,272 ( 10 % )                        ;
;     Total combinational functions  ; 576 / 6,272 ( 9 % )                         ;
;     Dedicated logic registers      ; 372 / 6,272 ( 6 % )                         ;
; Total registers                    ; 372                                         ;
; Total pins                         ; 47 / 92 ( 51 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; DS_A        ; Missing drive strength and slew rate ;
; databus[15] ; Missing drive strength and slew rate ;
; databus[14] ; Missing drive strength and slew rate ;
; databus[13] ; Missing drive strength and slew rate ;
; databus[12] ; Missing drive strength and slew rate ;
; databus[11] ; Missing drive strength and slew rate ;
; databus[10] ; Missing drive strength and slew rate ;
; databus[9]  ; Missing drive strength and slew rate ;
; databus[8]  ; Missing drive strength and slew rate ;
; databus[7]  ; Missing drive strength and slew rate ;
; databus[6]  ; Missing drive strength and slew rate ;
; databus[5]  ; Missing drive strength and slew rate ;
; databus[4]  ; Missing drive strength and slew rate ;
; databus[3]  ; Missing drive strength and slew rate ;
; databus[2]  ; Missing drive strength and slew rate ;
; databus[1]  ; Missing drive strength and slew rate ;
; databus[0]  ; Missing drive strength and slew rate ;
; DS_B        ; Missing drive strength and slew rate ;
; DS_E        ; Missing drive strength and slew rate ;
; DS_F        ; Missing drive strength and slew rate ;
; DS_EN1      ; Missing drive strength and slew rate ;
; DS_EN2      ; Missing drive strength and slew rate ;
; DS_EN3      ; Missing drive strength and slew rate ;
; DS_EN4      ; Missing drive strength and slew rate ;
; DS_C        ; Missing drive strength and slew rate ;
; DS_D        ; Missing drive strength and slew rate ;
; DS_G        ; Missing drive strength and slew rate ;
; DS_DP       ; Missing drive strength and slew rate ;
; BP1         ; Missing drive strength and slew rate ;
; com_out[15] ; Missing drive strength and slew rate ;
; com_out[14] ; Missing drive strength and slew rate ;
; com_out[13] ; Missing drive strength and slew rate ;
; com_out[12] ; Missing drive strength and slew rate ;
; com_out[11] ; Missing drive strength and slew rate ;
; com_out[10] ; Missing drive strength and slew rate ;
; com_out[9]  ; Missing drive strength and slew rate ;
; com_out[8]  ; Missing drive strength and slew rate ;
; com_out[7]  ; Missing drive strength and slew rate ;
; com_out[6]  ; Missing drive strength and slew rate ;
; com_out[5]  ; Missing drive strength and slew rate ;
; com_out[4]  ; Missing drive strength and slew rate ;
; com_out[3]  ; Missing drive strength and slew rate ;
; com_out[2]  ; Missing drive strength and slew rate ;
; com_out[1]  ; Missing drive strength and slew rate ;
; com_out[0]  ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; ADCLK       ; PIN_127       ; QSF Assignment ;
; Location ;                ;              ; ADCSN       ; PIN_129       ; QSF Assignment ;
; Location ;                ;              ; ADDAT       ; PIN_128       ; QSF Assignment ;
; Location ;                ;              ; EPCS_ASDI   ; PIN_6         ; QSF Assignment ;
; Location ;                ;              ; EPCS_DATA   ; PIN_13        ; QSF Assignment ;
; Location ;                ;              ; EPCS_NCS    ; PIN_8         ; QSF Assignment ;
; Location ;                ;              ; EP_DCLK     ; PIN_12        ; QSF Assignment ;
; Location ;                ;              ; FLASH_CLK   ; PIN_10        ; QSF Assignment ;
; Location ;                ;              ; FLASH_CS    ; PIN_11        ; QSF Assignment ;
; Location ;                ;              ; FLASH_DI    ; PIN_7         ; QSF Assignment ;
; Location ;                ;              ; FLASH_DO    ; PIN_23        ; QSF Assignment ;
; Location ;                ;              ; F_TCK       ; PIN_16        ; QSF Assignment ;
; Location ;                ;              ; F_TDI       ; PIN_15        ; QSF Assignment ;
; Location ;                ;              ; F_TDO       ; PIN_20        ; QSF Assignment ;
; Location ;                ;              ; F_TMS       ; PIN_18        ; QSF Assignment ;
; Location ;                ;              ; H_SYNC      ; PIN_100       ; QSF Assignment ;
; Location ;                ;              ; IRDA        ; PIN_132       ; QSF Assignment ;
; Location ;                ;              ; KEY1        ; PIN_90        ; QSF Assignment ;
; Location ;                ;              ; KEY2        ; PIN_91        ; QSF Assignment ;
; Location ;                ;              ; KEY3        ; PIN_88        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK     ; PIN_99        ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT     ; PIN_98        ; QSF Assignment ;
; Location ;                ;              ; RXD         ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A0    ; PIN_77        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A1    ; PIN_80        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A10   ; PIN_76        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A11   ; PIN_66        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A12   ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A2    ; PIN_83        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A3    ; PIN_84        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A4    ; PIN_72        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A5    ; PIN_71        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A6    ; PIN_70        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A7    ; PIN_69        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A8    ; PIN_68        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A9    ; PIN_67        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA0   ; PIN_73        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA1   ; PIN_75        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CAS_N ; PIN_44        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CKE   ; PIN_64        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CLK   ; PIN_60        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CS_N  ; PIN_74        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ0   ; PIN_30        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ1   ; PIN_28        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ10  ; PIN_54        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ11  ; PIN_53        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ12  ; PIN_52        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ13  ; PIN_51        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ14  ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ15  ; PIN_49        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ2   ; PIN_32        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ3   ; PIN_31        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ4   ; PIN_33        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ5   ; PIN_34        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ6   ; PIN_38        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ7   ; PIN_39        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ8   ; PIN_58        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ9   ; PIN_55        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQMH  ; PIN_59        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQML  ; PIN_42        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_RAS_N ; PIN_46        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_WE_N  ; PIN_43        ; QSF Assignment ;
; Location ;                ;              ; TXD         ; PIN_87        ; QSF Assignment ;
; Location ;                ;              ; V_B[0]      ; PIN_103       ; QSF Assignment ;
; Location ;                ;              ; V_B[1]      ; PIN_104       ; QSF Assignment ;
; Location ;                ;              ; V_B[2]      ; PIN_105       ; QSF Assignment ;
; Location ;                ;              ; V_B[3]      ; PIN_106       ; QSF Assignment ;
; Location ;                ;              ; V_B[4]      ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; V_G[0]      ; PIN_111       ; QSF Assignment ;
; Location ;                ;              ; V_G[1]      ; PIN_112       ; QSF Assignment ;
; Location ;                ;              ; V_G[2]      ; PIN_113       ; QSF Assignment ;
; Location ;                ;              ; V_G[3]      ; PIN_114       ; QSF Assignment ;
; Location ;                ;              ; V_G[4]      ; PIN_115       ; QSF Assignment ;
; Location ;                ;              ; V_G[5]      ; PIN_119       ; QSF Assignment ;
; Location ;                ;              ; V_R[0]      ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; V_R[1]      ; PIN_121       ; QSF Assignment ;
; Location ;                ;              ; V_R[2]      ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; V_R[3]      ; PIN_125       ; QSF Assignment ;
; Location ;                ;              ; V_R[4]      ; PIN_126       ; QSF Assignment ;
; Location ;                ;              ; V_SYNC      ; PIN_101       ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1087 ) ; 0.00 % ( 0 / 1087 )        ; 0.00 % ( 0 / 1087 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1087 ) ; 0.00 % ( 0 / 1087 )        ; 0.00 % ( 0 / 1087 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 884 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 193 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 658 / 6,272 ( 10 % )      ;
;     -- Combinational with no register       ; 286                       ;
;     -- Register only                        ; 82                        ;
;     -- Combinational with a register        ; 290                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 278                       ;
;     -- 3 input functions                    ; 177                       ;
;     -- <=2 input functions                  ; 121                       ;
;     -- Register only                        ; 82                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 524                       ;
;     -- arithmetic mode                      ; 52                        ;
;                                             ;                           ;
; Total registers*                            ; 372 / 6,684 ( 6 % )       ;
;     -- Dedicated logic registers            ; 372 / 6,272 ( 6 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 51 / 392 ( 13 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 47 / 92 ( 51 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 1% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 7% / 6% / 10%             ;
; Maximum fan-out                             ; 128                       ;
; Highest non-global fan-out                  ; 77                        ;
; Total fan-out                               ; 3285                      ;
; Average fan-out                             ; 2.97                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 526 / 6272 ( 8 % ) ; 132 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 234                ; 52                 ; 0                              ;
;     -- Register only                        ; 63                 ; 19                 ; 0                              ;
;     -- Combinational with a register        ; 229                ; 61                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 229                ; 49                 ; 0                              ;
;     -- 3 input functions                    ; 150                ; 27                 ; 0                              ;
;     -- <=2 input functions                  ; 84                 ; 37                 ; 0                              ;
;     -- Register only                        ; 63                 ; 19                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 419                ; 105                ; 0                              ;
;     -- arithmetic mode                      ; 44                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 292                ; 80                 ; 0                              ;
;     -- Dedicated logic registers            ; 292 / 6272 ( 5 % ) ; 80 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 41 / 392 ( 10 % )  ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 47                 ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048               ; 0                  ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )   ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 110                ; 118                ; 0                              ;
;     -- Registered Input Connections         ; 58                 ; 90                 ; 0                              ;
;     -- Output Connections                   ; 166                ; 62                 ; 0                              ;
;     -- Registered Output Connections        ; 5                  ; 61                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 2773               ; 688                ; 5                              ;
;     -- Registered Connections               ; 752                ; 465                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 96                 ; 180                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 180                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 20                 ; 16                 ; 0                              ;
;     -- Output Ports                         ; 52                 ; 34                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 23                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 19                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_SYSTEM ; 24    ; 2        ; 0            ; 11           ; 14           ; 31                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY4       ; 89    ; 5        ; 34           ; 12           ; 14           ; 77                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BP1         ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_A        ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_B        ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_C        ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_D        ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_DP       ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_E        ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN1      ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN2      ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN3      ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN4      ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_F        ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_G        ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; com_out[0]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[10] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[11] ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[12] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[13] ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[14] ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[15] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[1]  ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[2]  ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[3]  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[4]  ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[5]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[6]  ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[7]  ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[8]  ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[9]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[0]  ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[10] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[11] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[12] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[13] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[14] ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[15] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[1]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[2]  ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[3]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[4]  ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[5]  ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[6]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[7]  ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[8]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[9]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; com_out[11]             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; databus[14]             ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; databus[1]              ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; DS_EN1                  ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; DS_EN4                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; DS_F                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % )   ; 2.5V          ; --           ;
; 2        ; 5 / 8 ( 63 % )    ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % )   ; 2.5V          ; --           ;
; 4        ; 4 / 14 ( 29 % )   ; 2.5V          ; --           ;
; 5        ; 4 / 13 ( 31 % )   ; 2.5V          ; --           ;
; 6        ; 4 / 10 ( 40 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 13 ( 77 % )  ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; DS_C                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; DS_G                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; DS_DP                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; CLK_SYSTEM                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; com_out[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; com_out[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; com_out[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; com_out[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; com_out[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; com_out[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; com_out[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; com_out[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; com_out[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; com_out[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; com_out[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; com_out[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; com_out[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; com_out[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; com_out[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; BP1                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; com_out[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; KEY4                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; databus[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; databus[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; databus[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; databus[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; databus[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; databus[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; databus[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; databus[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; databus[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; databus[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; databus[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; databus[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; databus[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; databus[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; databus[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; databus[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; DS_EN1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; DS_EN3                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; DS_EN2                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; DS_EN4                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; DS_F                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; DS_D                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; DS_E                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; DS_A                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; DS_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU16bit                                                           ; 658 (111)   ; 372 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 47   ; 0            ; 286 (95)     ; 82 (0)            ; 290 (72)         ; |CPU16bit                                                                                                                                                               ; work         ;
;    |ALU:inst7|                                                      ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 30 (30)          ; |CPU16bit|ALU:inst7                                                                                                                                                     ; work         ;
;    |Contrlblock:inst|                                               ; 39 (39)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 4 (4)             ; 15 (15)          ; |CPU16bit|Contrlblock:inst                                                                                                                                              ; work         ;
;    |REG_AR7:inst11|                                                 ; 136 (136)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 48 (48)           ; 80 (80)          ; |CPU16bit|REG_AR7:inst11                                                                                                                                                ; work         ;
;    |addrReg:addrReg|                                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |CPU16bit|addrReg:addrReg                                                                                                                                               ; work         ;
;    |buffer:buffer|                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|buffer:buffer                                                                                                                                                 ; work         ;
;    |clkdiv:inst1|                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CPU16bit|clkdiv:inst1                                                                                                                                                  ; work         ;
;    |clkstep:inst3|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CPU16bit|clkstep:inst3                                                                                                                                                 ; work         ;
;    |instrReg:inst2|                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |CPU16bit|instrReg:inst2                                                                                                                                                ; work         ;
;    |memory_ram:inst18|                                              ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:inst18                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_62j1:auto_generated|                           ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated                                                                              ; work         ;
;             |altsyncram_va92:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 79 (55)     ; 43 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (21)      ; 4 (4)             ; 39 (30)          ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |programReg:programReg|                                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|programReg:programReg                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 132 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (1)       ; 19 (0)            ; 61 (0)           ; |CPU16bit|sld_hub:auto_hub                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 131 (91)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (39)      ; 19 (19)           ; 61 (36)          ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                       ; work         ;
;    |tb:inst4|                                                       ; 84 (84)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 43 (43)          ; |CPU16bit|tb:inst4                                                                                                                                                      ; work         ;
;    |workReg:inst6|                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|workReg:inst6                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; DS_A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_B        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_E        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_F        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN3      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN4      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_C        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_D        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_G        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_DP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BP1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_SYSTEM  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY4        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK_SYSTEM          ;                   ;         ;
; KEY4                ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AR7_tri[15]~52                                                                                                                                                                   ; LCCOMB_X18_Y17_N6  ; 39      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; CLK_SYSTEM                                                                                                                                                                       ; PIN_24             ; 30      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Contrlblock:inst|WideOr11~0                                                                                                                                                      ; LCCOMB_X21_Y17_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:inst|WideOr12~0                                                                                                                                                      ; LCCOMB_X18_Y17_N22 ; 3       ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Contrlblock:inst|WideOr1~0                                                                                                                                                       ; LCCOMB_X19_Y17_N24 ; 3       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:inst|WideOr8                                                                                                                                                         ; LCCOMB_X21_Y17_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:inst|aluSel[3]                                                                                                                                                       ; LCCOMB_X19_Y17_N12 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Contrlblock:inst|current_state.adds1                                                                                                                                             ; FF_X19_Y17_N9      ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; KEY4                                                                                                                                                                             ; PIN_89             ; 77      ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~0                                                                                                                                                        ; LCCOMB_X17_Y13_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~1                                                                                                                                                        ; LCCOMB_X19_Y14_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~2                                                                                                                                                        ; LCCOMB_X17_Y13_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~3                                                                                                                                                        ; LCCOMB_X17_Y13_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~4                                                                                                                                                        ; LCCOMB_X18_Y15_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~5                                                                                                                                                        ; LCCOMB_X17_Y13_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~6                                                                                                                                                        ; LCCOMB_X17_Y13_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:inst11|Decoder0~7                                                                                                                                                        ; LCCOMB_X17_Y13_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                     ; JTAG_X1_Y12_N0     ; 124     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                     ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clkdiv:inst1|STEP                                                                                                                                                                ; FF_X19_Y17_N1      ; 22      ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_4                                                                                                                                                 ; LCCOMB_X21_Y17_N18 ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_5                                                                                                                                                 ; FF_X21_Y17_N31     ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_6                                                                                                                                                 ; FF_X21_Y17_N17     ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; inst10                                                                                                                                                                           ; LCCOMB_X19_Y17_N30 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; inst12                                                                                                                                                                           ; LCCOMB_X21_Y17_N2  ; 128     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; inst5                                                                                                                                                                            ; LCCOMB_X21_Y17_N16 ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X18_Y19_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X18_Y19_N0  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X18_Y19_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X18_Y19_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~10                                                ; LCCOMB_X18_Y19_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~2                                                 ; LCCOMB_X19_Y19_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15      ; LCCOMB_X18_Y18_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 ; LCCOMB_X18_Y18_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; LCCOMB_X19_Y18_N26 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                            ; FF_X21_Y19_N11     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                 ; LCCOMB_X17_Y21_N24 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                   ; LCCOMB_X17_Y21_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                 ; LCCOMB_X21_Y21_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                    ; LCCOMB_X17_Y21_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                   ; LCCOMB_X17_Y21_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; FF_X18_Y20_N7      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                    ; LCCOMB_X21_Y20_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; FF_X18_Y20_N21     ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                      ; LCCOMB_X19_Y20_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                               ; LCCOMB_X17_Y21_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                               ; LCCOMB_X17_Y21_N20 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                              ; LCCOMB_X17_Y21_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                         ; LCCOMB_X19_Y21_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                         ; LCCOMB_X19_Y21_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                 ; FF_X21_Y19_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                ; FF_X21_Y19_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; FF_X21_Y20_N5      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; FF_X21_Y19_N27     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                          ; LCCOMB_X21_Y19_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; FF_X21_Y18_N27     ; 19      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; tb:inst4|LessThan0~3                                                                                                                                                             ; LCCOMB_X12_Y11_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                  ;
+----------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_SYSTEM                       ; PIN_24             ; 30      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Contrlblock:inst|WideOr12~0      ; LCCOMB_X18_Y17_N22 ; 3       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP     ; JTAG_X1_Y12_N0     ; 124     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clkdiv:inst1|STEP                ; FF_X19_Y17_N1      ; 22      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_4 ; LCCOMB_X21_Y17_N18 ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_5 ; FF_X21_Y17_N31     ; 33      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; clkstep:inst3|SYNTHESIZED_WIRE_6 ; FF_X21_Y17_N17     ; 7       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; inst10                           ; LCCOMB_X19_Y17_N30 ; 16      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; inst12                           ; LCCOMB_X21_Y17_N2  ; 128     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; inst5                            ; LCCOMB_X21_Y17_N16 ; 14      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+----------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY4~input                                                                                                                                                                       ; 77      ;
; Contrlblock:inst|regSel[1]                                                                                                                                                       ; 58      ;
; Contrlblock:inst|regSel[0]                                                                                                                                                       ; 56      ;
; Contrlblock:inst|regSel[2]                                                                                                                                                       ; 41      ;
; AR7_tri[15]~52                                                                                                                                                                   ; 39      ;
; Contrlblock:inst|current_state.adds1                                                                                                                                             ; 34      ;
; Contrlblock:inst|aluSel[1]                                                                                                                                                       ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; 30      ;
; Contrlblock:inst|aluSel[2]                                                                                                                                                       ; 26      ;
; Contrlblock:inst|current_state.adds2                                                                                                                                             ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                     ; 23      ;
; Contrlblock:inst|current_state.adds3                                                                                                                                             ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; 19      ;
; Contrlblock:inst|WideOr2~0                                                                                                                                                       ; 19      ;
; Contrlblock:inst|current_state.reset2                                                                                                                                            ; 19      ;
; Contrlblock:inst|current_state.ljump2                                                                                                                                            ; 18      ;
; Contrlblock:inst|WideOr6~0                                                                                                                                                       ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                            ; 17      ;
; Contrlblock:inst|aluSel[3]                                                                                                                                                       ; 17      ;
; Contrlblock:inst|WideOr9                                                                                                                                                         ; 17      ;
; REG_AR7:inst11|Decoder0~7                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~6                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~5                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~4                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~3                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~2                                                                                                                                                        ; 16      ;
; REG_AR7:inst11|Decoder0~1                                                                                                                                                        ; 16      ;
; Contrlblock:inst|WideOr11~0                                                                                                                                                      ; 16      ;
; tb:inst4|LessThan0~3                                                                                                                                                             ; 16      ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~2                                                 ; 16      ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 16      ;
; REG_AR7:inst11|Decoder0~0                                                                                                                                                        ; 16      ;
; Contrlblock:inst|regRd~0                                                                                                                                                         ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                 ; 15      ;
; AR7_tri[0]~162                                                                                                                                                                   ; 15      ;
; AR7_tri[1]~161                                                                                                                                                                   ; 15      ;
; AR7_tri[4]~158                                                                                                                                                                   ; 15      ;
; AR7_tri[5]~157                                                                                                                                                                   ; 15      ;
; AR7_tri[6]~156                                                                                                                                                                   ; 15      ;
; AR7_tri[2]~160                                                                                                                                                                   ; 14      ;
; AR7_tri[3]~159                                                                                                                                                                   ; 14      ;
; AR7_tri[7]~155                                                                                                                                                                   ; 14      ;
; AR7_tri[8]~154                                                                                                                                                                   ; 14      ;
; AR7_tri[12]~150                                                                                                                                                                  ; 14      ;
; AR7_tri[14]~148                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; 13      ;
; AR7_tri[11]~151                                                                                                                                                                  ; 13      ;
; AR7_tri[13]~149                                                                                                                                                                  ; 13      ;
; AR7_tri[15]~147                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                     ; 12      ;
; AR7_tri[9]~153                                                                                                                                                                   ; 12      ;
; AR7_tri[10]~152                                                                                                                                                                  ; 12      ;
; tb:inst4|ds_reg[0]~1                                                                                                                                                             ; 11      ;
; tb:inst4|ds_reg[0]~0                                                                                                                                                             ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                  ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                  ; 9       ;
; REG_AR7:inst11|ramdata[0][0]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][1]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][2]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][3]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][4]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][5]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][6]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][7]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][8]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][9]                                                                                                                                                     ; 9       ;
; REG_AR7:inst11|ramdata[0][10]                                                                                                                                                    ; 9       ;
; REG_AR7:inst11|ramdata[0][11]                                                                                                                                                    ; 9       ;
; REG_AR7:inst11|ramdata[0][12]                                                                                                                                                    ; 9       ;
; REG_AR7:inst11|ramdata[0][13]                                                                                                                                                    ; 9       ;
; REG_AR7:inst11|ramdata[0][14]                                                                                                                                                    ; 9       ;
; REG_AR7:inst11|ramdata[0][15]                                                                                                                                                    ; 9       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                  ; 8       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 8       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; tb:inst4|times[15]                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; 7       ;
; Contrlblock:inst|WideOr8                                                                                                                                                         ; 7       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~10                                                ; 7       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 7       ;
; Contrlblock:inst|current_state.ld3                                                                                                                                               ; 7       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                            ; 6       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 6       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 6       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 6       ;
; tb:inst4|times[13]                                                                                                                                                               ; 6       ;
; tb:inst4|times[14]                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                        ; 5       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; 5       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 ; 5       ;
; clkstep:inst3|SYNTHESIZED_WIRE_6                                                                                                                                                 ; 5       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 5       ;
; tb:inst4|times[8]                                                                                                                                                                ; 5       ;
; tb:inst4|times[10]                                                                                                                                                               ; 5       ;
; tb:inst4|times[6]                                                                                                                                                                ; 5       ;
; tb:inst4|times[5]                                                                                                                                                                ; 5       ;
; tb:inst4|times[11]                                                                                                                                                               ; 5       ;
; tb:inst4|times[9]                                                                                                                                                                ; 5       ;
; tb:inst4|times[12]                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                            ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                      ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                      ; 4       ;
; Contrlblock:inst|Decoder0~0                                                                                                                                                      ; 4       ;
; instrReg:inst2|instrout[12]                                                                                                                                                      ; 4       ;
; instrReg:inst2|instrout[13]                                                                                                                                                      ; 4       ;
; Contrlblock:inst|current_state.execute                                                                                                                                           ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                      ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15      ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; Contrlblock:inst|current_state.ljump5                                                                                                                                            ; 4       ;
; Contrlblock:inst|current_state.ljump1                                                                                                                                            ; 4       ;
; Contrlblock:inst|current_state.ld1                                                                                                                                               ; 4       ;
; Contrlblock:inst|current_state.incPC1                                                                                                                                            ; 4       ;
; tb:inst4|LessThan2~4                                                                                                                                                             ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 4       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 4       ;
; tb:inst4|times[4]                                                                                                                                                                ; 4       ;
; tb:inst4|times[7]                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                 ; 3       ;
; tb:inst4|LessThan4~8                                                                                                                                                             ; 3       ;
; clkdiv:inst1|cnt[0]                                                                                                                                                              ; 3       ;
; Contrlblock:inst|WideOr1~0                                                                                                                                                       ; 3       ;
; Contrlblock:inst|current_state.reset1                                                                                                                                            ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; Contrlblock:inst|current_state.ljump3                                                                                                                                            ; 3       ;
; Contrlblock:inst|current_state.ld2                                                                                                                                               ; 3       ;
; Contrlblock:inst|current_state.incPC2                                                                                                                                            ; 3       ;
; tb:inst4|ds_en~0                                                                                                                                                                 ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 3       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 3       ;
; tb:inst4|times[2]                                                                                                                                                                ; 3       ;
; tb:inst4|times[1]                                                                                                                                                                ; 3       ;
; tb:inst4|times[0]                                                                                                                                                                ; 3       ;
; tb:inst4|times[3]                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                 ; 2       ;
; clkdiv:inst1|cnt[1]                                                                                                                                                              ; 2       ;
; Contrlblock:inst|WideOr2~1                                                                                                                                                       ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 2       ;
; clkstep:inst3|SYNTHESIZED_WIRE_5                                                                                                                                                 ; 2       ;
; workReg:inst6|q[0]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[1]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[2]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[3]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[4]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[5]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[6]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[7]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[8]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[9]                                                                                                                                                               ; 2       ;
; workReg:inst6|q[10]                                                                                                                                                              ; 2       ;
; workReg:inst6|q[11]                                                                                                                                                              ; 2       ;
; workReg:inst6|q[12]                                                                                                                                                              ; 2       ;
; workReg:inst6|q[13]                                                                                                                                                              ; 2       ;
; workReg:inst6|q[14]                                                                                                                                                              ; 2       ;
; workReg:inst6|q[15]                                                                                                                                                              ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 2       ;
; AR7_tri[0]~146                                                                                                                                                                   ; 2       ;
; AR7_tri[1]~137                                                                                                                                                                   ; 2       ;
; AR7_tri[1]~134                                                                                                                                                                   ; 2       ;
; AR7_tri[1]~133                                                                                                                                                                   ; 2       ;
; AR7_tri[2]~132                                                                                                                                                                   ; 2       ;
; AR7_tri[2]~131                                                                                                                                                                   ; 2       ;
; AR7_tri[2]~128                                                                                                                                                                   ; 2       ;
; AR7_tri[2]~127                                                                                                                                                                   ; 2       ;
; AR7_tri[3]~126                                                                                                                                                                   ; 2       ;
; AR7_tri[3]~125                                                                                                                                                                   ; 2       ;
; AR7_tri[3]~124                                                                                                                                                                   ; 2       ;
; AR7_tri[3]~121                                                                                                                                                                   ; 2       ;
; AR7_tri[4]~119                                                                                                                                                                   ; 2       ;
; AR7_tri[4]~116                                                                                                                                                                   ; 2       ;
; AR7_tri[4]~115                                                                                                                                                                   ; 2       ;
; AR7_tri[5]~113                                                                                                                                                                   ; 2       ;
; AR7_tri[5]~112                                                                                                                                                                   ; 2       ;
; AR7_tri[5]~109                                                                                                                                                                   ; 2       ;
; AR7_tri[6]~107                                                                                                                                                                   ; 2       ;
; AR7_tri[6]~104                                                                                                                                                                   ; 2       ;
; AR7_tri[6]~103                                                                                                                                                                   ; 2       ;
; AR7_tri[7]~101                                                                                                                                                                   ; 2       ;
; AR7_tri[7]~100                                                                                                                                                                   ; 2       ;
; AR7_tri[7]~97                                                                                                                                                                    ; 2       ;
; AR7_tri[8]~95                                                                                                                                                                    ; 2       ;
; AR7_tri[8]~94                                                                                                                                                                    ; 2       ;
; AR7_tri[8]~91                                                                                                                                                                    ; 2       ;
; AR7_tri[9]~90                                                                                                                                                                    ; 2       ;
; AR7_tri[9]~89                                                                                                                                                                    ; 2       ;
; AR7_tri[9]~86                                                                                                                                                                    ; 2       ;
; AR7_tri[9]~85                                                                                                                                                                    ; 2       ;
; AR7_tri[10]~84                                                                                                                                                                   ; 2       ;
; AR7_tri[10]~83                                                                                                                                                                   ; 2       ;
; AR7_tri[10]~82                                                                                                                                                                   ; 2       ;
; AR7_tri[10]~79                                                                                                                                                                   ; 2       ;
; AR7_tri[11]~78                                                                                                                                                                   ; 2       ;
; AR7_tri[11]~77                                                                                                                                                                   ; 2       ;
; AR7_tri[11]~76                                                                                                                                                                   ; 2       ;
; AR7_tri[11]~73                                                                                                                                                                   ; 2       ;
; AR7_tri[12]~71                                                                                                                                                                   ; 2       ;
; AR7_tri[12]~68                                                                                                                                                                   ; 2       ;
; AR7_tri[12]~67                                                                                                                                                                   ; 2       ;
; AR7_tri[13]~66                                                                                                                                                                   ; 2       ;
; AR7_tri[13]~65                                                                                                                                                                   ; 2       ;
; AR7_tri[13]~64                                                                                                                                                                   ; 2       ;
; AR7_tri[13]~61                                                                                                                                                                   ; 2       ;
; AR7_tri[14]~60                                                                                                                                                                   ; 2       ;
; AR7_tri[15]~51                                                                                                                                                                   ; 2       ;
; AR7_tri[15]~50                                                                                                                                                                   ; 2       ;
; AR7_tri[15]~47                                                                                                                                                                   ; 2       ;
; AR7_tri[15]~46                                                                                                                                                                   ; 2       ;
; Contrlblock:inst|WideOr9~0                                                                                                                                                       ; 2       ;
; Contrlblock:inst|current_state.ljump6                                                                                                                                            ; 2       ;
; Contrlblock:inst|current_state.incPC3                                                                                                                                            ; 2       ;
; Contrlblock:inst|current_state.reset3                                                                                                                                            ; 2       ;
; Contrlblock:inst|current_state.ljump4                                                                                                                                            ; 2       ;
; tb:inst4|LessThan4~6                                                                                                                                                             ; 2       ;
; tb:inst4|LessThan5~0                                                                                                                                                             ; 2       ;
; tb:inst4|LessThan2~0                                                                                                                                                             ; 2       ;
; tb:inst4|LessThan4~2                                                                                                                                                             ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; Contrlblock:inst|current_state.reset1~feeder                                                                                                                                     ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                               ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                        ; 1       ;
; altera_reserved_tck~input                                                                                                                                                        ; 1       ;
; altera_reserved_tms~input                                                                                                                                                        ; 1       ;
; CLK_SYSTEM~input                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                         ; 1       ;
; clkdiv:inst1|cnt[0]~1                                                                                                                                                            ; 1       ;
; Contrlblock:inst|current_state.reset2~0                                                                                                                                          ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23         ; 1       ;
; ALU:inst7|Add0~103                                                                                                                                                               ; 1       ;
; ALU:inst7|Add0~102                                                                                                                                                               ; 1       ;
; ALU:inst7|Add0~101                                                                                                                                                               ; 1       ;
; ALU:inst7|Add0~100                                                                                                                                                               ; 1       ;
; ALU:inst7|Add0~99                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~98                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~97                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~96                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~95                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~94                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~93                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~92                                                                                                                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22         ; 1       ;
; AR7_tri[1]~177                                                                                                                                                                   ; 1       ;
; AR7_tri[2]~176                                                                                                                                                                   ; 1       ;
; AR7_tri[3]~175                                                                                                                                                                   ; 1       ;
; AR7_tri[4]~174                                                                                                                                                                   ; 1       ;
; AR7_tri[5]~173                                                                                                                                                                   ; 1       ;
; AR7_tri[6]~172                                                                                                                                                                   ; 1       ;
; AR7_tri[7]~171                                                                                                                                                                   ; 1       ;
; AR7_tri[8]~170                                                                                                                                                                   ; 1       ;
; AR7_tri[9]~169                                                                                                                                                                   ; 1       ;
; AR7_tri[10]~168                                                                                                                                                                  ; 1       ;
; AR7_tri[11]~167                                                                                                                                                                  ; 1       ;
; AR7_tri[12]~166                                                                                                                                                                  ; 1       ;
; AR7_tri[13]~165                                                                                                                                                                  ; 1       ;
; AR7_tri[15]~164                                                                                                                                                                  ; 1       ;
; AR7_tri[14]~163                                                                                                                                                                  ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20         ; 1       ;
; clkstep:inst3|DFF_inst3                                                                                                                                                          ; 1       ;
; clkdiv:inst1|cnt[1]~0                                                                                                                                                            ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                   ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; clkstep:inst3|SYNTHESIZED_WIRE_1~0                                                                                                                                               ; 1       ;
; clkdiv:inst1|STEP~0                                                                                                                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; 1       ;
; ALU:inst7|Add0~91                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~90                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~89                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~88                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~87                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~86                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~85                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~84                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~83                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~82                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~81                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~80                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~79                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~78                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~77                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~76                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~75                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~74                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~73                                                                                                                                                                ; 1       ;
; Contrlblock:inst|Selector5~1                                                                                                                                                     ; 1       ;
; Contrlblock:inst|Selector5~0                                                                                                                                                     ; 1       ;
; instrReg:inst2|instrout[4]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[1]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[7]                                                                                                                                                       ; 1       ;
; Contrlblock:inst|Selector7~1                                                                                                                                                     ; 1       ;
; Contrlblock:inst|Selector7~0                                                                                                                                                     ; 1       ;
; instrReg:inst2|instrout[3]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[0]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[6]                                                                                                                                                       ; 1       ;
; Contrlblock:inst|Selector4~1                                                                                                                                                     ; 1       ;
; Contrlblock:inst|Selector4~0                                                                                                                                                     ; 1       ;
; instrReg:inst2|instrout[5]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[2]                                                                                                                                                       ; 1       ;
; instrReg:inst2|instrout[8]                                                                                                                                                       ; 1       ;
; Contrlblock:inst|next_state.adds1~0                                                                                                                                              ; 1       ;
; addrReg:addrReg|addrout[6]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[5]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[4]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[3]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[2]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[1]                                                                                                                                                       ; 1       ;
; addrReg:addrReg|addrout[0]                                                                                                                                                       ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 1       ;
; Contrlblock:inst|next_state.ljump1~0                                                                                                                                             ; 1       ;
; Contrlblock:inst|next_state.ld1~0                                                                                                                                                ; 1       ;
; Contrlblock:inst|Selector6~1                                                                                                                                                     ; 1       ;
; Contrlblock:inst|Selector6~0                                                                                                                                                     ; 1       ;
; instrReg:inst2|instrout[15]                                                                                                                                                      ; 1       ;
; instrReg:inst2|instrout[14]                                                                                                                                                      ; 1       ;
; instrReg:inst2|instrout[11]                                                                                                                                                      ; 1       ;
; ALU:inst7|Add0~72                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~39                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~38                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~37                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~36                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~35                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~34                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~33                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~32                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~31                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~30                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~29                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~28                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~27                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~26                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~25                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~24                                                                                                                                                                ; 1       ;
; tb:inst4|LessThan0~2                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan0~1                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan0~0                                                                                                                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; tb:inst4|ds_reg~15                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr7~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg~14                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr14~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr21~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr0~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg~13                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr10~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~12                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr17~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr3~0                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr24~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~11                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr11~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~10                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr18~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr25~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr4~0                                                                                                                                                               ; 1       ;
; tb:inst4|LessThan2~5                                                                                                                                                             ; 1       ;
; tb:inst4|always1~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_en~1                                                                                                                                                                 ; 1       ;
; tb:inst4|ds_reg~9                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr8~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg~8                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr15~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr1~0                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr22~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~7                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr9~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg~6                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr16~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr23~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr2~0                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg~5                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr12~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~4                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr19~0                                                                                                                                                              ; 1       ;
; tb:inst4|WideOr5~0                                                                                                                                                               ; 1       ;
; tb:inst4|WideOr26~0                                                                                                                                                              ; 1       ;
; AR7_tri[0]~145                                                                                                                                                                   ; 1       ;
; AR7_tri[0]~144                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][0]                                                                                                                                                     ; 1       ;
; AR7_tri[0]~143                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][0]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][0]                                                                                                                                                     ; 1       ;
; AR7_tri[0]~142                                                                                                                                                                   ; 1       ;
; AR7_tri[0]~141                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][0]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][0]                                                                                                                                                     ; 1       ;
; AR7_tri[0]~140                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][0]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][0]                                                                                                                                                     ; 1       ;
; AR7_tri[0]~139                                                                                                                                                                   ; 1       ;
; inst15[0]~14                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[0]                                                                                                                                                       ; 1       ;
; buffer_tri[0]~15                                                                                                                                                                 ; 1       ;
; AR7_tri[1]~138                                                                                                                                                                   ; 1       ;
; AR7_tri[1]~136                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][1]                                                                                                                                                     ; 1       ;
; AR7_tri[1]~135                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][1]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][1]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux14~1                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[7][1]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux14~0                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[4][1]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][1]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][1]                                                                                                                                                     ; 1       ;
; inst15[1]~13                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[1]                                                                                                                                                       ; 1       ;
; buffer_tri[1]~14                                                                                                                                                                 ; 1       ;
; AR7_tri[2]~130                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][2]                                                                                                                                                     ; 1       ;
; AR7_tri[2]~129                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][2]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][2]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux13~1                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[7][2]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux13~0                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[4][2]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][2]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][2]                                                                                                                                                     ; 1       ;
; inst15[2]~12                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[2]                                                                                                                                                       ; 1       ;
; buffer_tri[2]~13                                                                                                                                                                 ; 1       ;
; REG_AR7:inst11|Mux12~1                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[3][3]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux12~0                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[1][3]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][3]                                                                                                                                                     ; 1       ;
; AR7_tri[3]~123                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][3]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][3]                                                                                                                                                     ; 1       ;
; AR7_tri[3]~122                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][3]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][3]                                                                                                                                                     ; 1       ;
; inst15[3]~11                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[3]                                                                                                                                                       ; 1       ;
; buffer_tri[3]~12                                                                                                                                                                 ; 1       ;
; AR7_tri[4]~120                                                                                                                                                                   ; 1       ;
; AR7_tri[4]~118                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][4]                                                                                                                                                     ; 1       ;
; AR7_tri[4]~117                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][4]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][4]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux11~1                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[7][4]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux11~0                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[4][4]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][4]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][4]                                                                                                                                                     ; 1       ;
; inst15[4]~10                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[4]                                                                                                                                                       ; 1       ;
; buffer_tri[4]~11                                                                                                                                                                 ; 1       ;
; AR7_tri[5]~114                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|Mux10~1                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[3][5]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux10~0                                                                                                                                                           ; 1       ;
; REG_AR7:inst11|ramdata[1][5]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][5]                                                                                                                                                     ; 1       ;
; AR7_tri[5]~111                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][5]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][5]                                                                                                                                                     ; 1       ;
; AR7_tri[5]~110                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][5]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][5]                                                                                                                                                     ; 1       ;
; inst15[5]~9                                                                                                                                                                      ; 1       ;
; programReg:programReg|q[5]                                                                                                                                                       ; 1       ;
; buffer_tri[5]~10                                                                                                                                                                 ; 1       ;
; AR7_tri[6]~108                                                                                                                                                                   ; 1       ;
; AR7_tri[6]~106                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][6]                                                                                                                                                     ; 1       ;
; AR7_tri[6]~105                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][6]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][6]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux9~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[7][6]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux9~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[4][6]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][6]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][6]                                                                                                                                                     ; 1       ;
; inst15[6]~8                                                                                                                                                                      ; 1       ;
; programReg:programReg|q[6]                                                                                                                                                       ; 1       ;
; buffer_tri[6]~9                                                                                                                                                                  ; 1       ;
; AR7_tri[7]~102                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|Mux8~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[3][7]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux8~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[1][7]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][7]                                                                                                                                                     ; 1       ;
; AR7_tri[7]~99                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[4][7]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][7]                                                                                                                                                     ; 1       ;
; AR7_tri[7]~98                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[7][7]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][7]                                                                                                                                                     ; 1       ;
; inst15[7]~7                                                                                                                                                                      ; 1       ;
; programReg:programReg|q[7]                                                                                                                                                       ; 1       ;
; buffer_tri[7]~8                                                                                                                                                                  ; 1       ;
; AR7_tri[8]~96                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux7~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[3][8]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux7~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[1][8]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][8]                                                                                                                                                     ; 1       ;
; AR7_tri[8]~93                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[4][8]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][8]                                                                                                                                                     ; 1       ;
; AR7_tri[8]~92                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[7][8]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][8]                                                                                                                                                     ; 1       ;
; inst15[8]~6                                                                                                                                                                      ; 1       ;
; programReg:programReg|q[8]                                                                                                                                                       ; 1       ;
; buffer_tri[8]~7                                                                                                                                                                  ; 1       ;
; AR7_tri[9]~88                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[1][9]                                                                                                                                                     ; 1       ;
; AR7_tri[9]~87                                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[3][9]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[2][9]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux6~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[7][9]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|Mux6~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[4][9]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[6][9]                                                                                                                                                     ; 1       ;
; REG_AR7:inst11|ramdata[5][9]                                                                                                                                                     ; 1       ;
; inst15[9]~5                                                                                                                                                                      ; 1       ;
; programReg:programReg|q[9]                                                                                                                                                       ; 1       ;
; buffer_tri[9]~6                                                                                                                                                                  ; 1       ;
; REG_AR7:inst11|Mux5~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[3][10]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux5~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[1][10]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][10]                                                                                                                                                    ; 1       ;
; AR7_tri[10]~81                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][10]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][10]                                                                                                                                                    ; 1       ;
; AR7_tri[10]~80                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][10]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][10]                                                                                                                                                    ; 1       ;
; inst15[10]~4                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[10]                                                                                                                                                      ; 1       ;
; buffer_tri[10]~5                                                                                                                                                                 ; 1       ;
; REG_AR7:inst11|Mux4~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[3][11]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux4~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[1][11]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][11]                                                                                                                                                    ; 1       ;
; AR7_tri[11]~75                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][11]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][11]                                                                                                                                                    ; 1       ;
; AR7_tri[11]~74                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][11]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][11]                                                                                                                                                    ; 1       ;
; inst15[11]~3                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[11]                                                                                                                                                      ; 1       ;
; buffer_tri[11]~4                                                                                                                                                                 ; 1       ;
; AR7_tri[12]~72                                                                                                                                                                   ; 1       ;
; AR7_tri[12]~70                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][12]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][12]                                                                                                                                                    ; 1       ;
; AR7_tri[12]~69                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][12]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux3~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[7][12]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux3~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[4][12]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][12]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][12]                                                                                                                                                    ; 1       ;
; inst15[12]~2                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[12]                                                                                                                                                      ; 1       ;
; buffer_tri[12]~3                                                                                                                                                                 ; 1       ;
; REG_AR7:inst11|Mux2~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[3][13]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux2~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[1][13]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][13]                                                                                                                                                    ; 1       ;
; AR7_tri[13]~63                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][13]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][13]                                                                                                                                                    ; 1       ;
; AR7_tri[13]~62                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][13]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][13]                                                                                                                                                    ; 1       ;
; inst15[13]~1                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[13]                                                                                                                                                      ; 1       ;
; buffer_tri[13]~2                                                                                                                                                                 ; 1       ;
; AR7_tri[14]~59                                                                                                                                                                   ; 1       ;
; AR7_tri[14]~58                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][14]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][14]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[1][14]                                                                                                                                                    ; 1       ;
; AR7_tri[14]~57                                                                                                                                                                   ; 1       ;
; AR7_tri[14]~56                                                                                                                                                                   ; 1       ;
; programReg:programReg|q[14]                                                                                                                                                      ; 1       ;
; AR7_tri[14]~55                                                                                                                                                                   ; 1       ;
; AR7_tri[14]~54                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[4][14]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][14]                                                                                                                                                    ; 1       ;
; AR7_tri[14]~53                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[7][14]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][14]                                                                                                                                                    ; 1       ;
; buffer_tri[14]~1                                                                                                                                                                 ; 1       ;
; Contrlblock:inst|WideOr7                                                                                                                                                         ; 1       ;
; Contrlblock:inst|WideOr6                                                                                                                                                         ; 1       ;
; AR7_tri[15]~49                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[1][15]                                                                                                                                                    ; 1       ;
; AR7_tri[15]~48                                                                                                                                                                   ; 1       ;
; REG_AR7:inst11|ramdata[3][15]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[2][15]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux0~1                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[7][15]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|Mux0~0                                                                                                                                                            ; 1       ;
; REG_AR7:inst11|ramdata[4][15]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[6][15]                                                                                                                                                    ; 1       ;
; REG_AR7:inst11|ramdata[5][15]                                                                                                                                                    ; 1       ;
; inst15[15]~0                                                                                                                                                                     ; 1       ;
; programReg:programReg|q[15]                                                                                                                                                      ; 1       ;
; buffer_tri[15]~0                                                                                                                                                                 ; 1       ;
; tb:inst4|ds_reg~3                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr13~0                                                                                                                                                              ; 1       ;
; tb:inst4|ds_reg~2                                                                                                                                                                ; 1       ;
; tb:inst4|WideOr20~0                                                                                                                                                              ; 1       ;
; tb:inst4|LessThan4~7                                                                                                                                                             ; 1       ;
; tb:inst4|WideOr6~0                                                                                                                                                               ; 1       ;
; tb:inst4|LessThan5~3                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan5~2                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan5~1                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan4~5                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan4~4                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan4~3                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan2~3                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan2~2                                                                                                                                                             ; 1       ;
; tb:inst4|LessThan2~1                                                                                                                                                             ; 1       ;
; tb:inst4|WideOr27~0                                                                                                                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; tb:inst4|ds_reg[6]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg[3]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg[2]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_en[0]                                                                                                                                                                ; 1       ;
; tb:inst4|ds_en[1]                                                                                                                                                                ; 1       ;
; tb:inst4|ds_en[2]                                                                                                                                                                ; 1       ;
; tb:inst4|ds_en[3]                                                                                                                                                                ; 1       ;
; tb:inst4|ds_reg[5]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg[4]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg[1]                                                                                                                                                               ; 1       ;
; tb:inst4|ds_reg[0]                                                                                                                                                               ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~8                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~7                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~6                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~5                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~4                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~3                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~2                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0                                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9  ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                 ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~7                                                 ; 1       ;
; clkdiv:inst1|STEP                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~70                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~69                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~68                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~67                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~66                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~65                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~64                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~63                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~62                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~61                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~60                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~59                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~58                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~57                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~56                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~55                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~54                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~53                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~52                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~51                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~50                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~49                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~48                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~47                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~46                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~45                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~44                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~43                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~42                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~41                                                                                                                                                                ; 1       ;
; ALU:inst7|Add0~40                                                                                                                                                                ; 1       ;
; tb:inst4|times[15]~46                                                                                                                                                            ; 1       ;
; tb:inst4|times[14]~45                                                                                                                                                            ; 1       ;
; tb:inst4|times[14]~44                                                                                                                                                            ; 1       ;
; tb:inst4|times[13]~43                                                                                                                                                            ; 1       ;
; tb:inst4|times[13]~42                                                                                                                                                            ; 1       ;
; tb:inst4|times[12]~41                                                                                                                                                            ; 1       ;
; tb:inst4|times[12]~40                                                                                                                                                            ; 1       ;
; tb:inst4|times[11]~39                                                                                                                                                            ; 1       ;
; tb:inst4|times[11]~38                                                                                                                                                            ; 1       ;
; tb:inst4|times[10]~37                                                                                                                                                            ; 1       ;
; tb:inst4|times[10]~36                                                                                                                                                            ; 1       ;
; tb:inst4|times[9]~35                                                                                                                                                             ; 1       ;
; tb:inst4|times[9]~34                                                                                                                                                             ; 1       ;
; tb:inst4|times[8]~33                                                                                                                                                             ; 1       ;
; tb:inst4|times[8]~32                                                                                                                                                             ; 1       ;
; tb:inst4|times[7]~31                                                                                                                                                             ; 1       ;
; tb:inst4|times[7]~30                                                                                                                                                             ; 1       ;
; tb:inst4|times[6]~29                                                                                                                                                             ; 1       ;
; tb:inst4|times[6]~28                                                                                                                                                             ; 1       ;
; tb:inst4|times[5]~27                                                                                                                                                             ; 1       ;
; tb:inst4|times[5]~26                                                                                                                                                             ; 1       ;
; tb:inst4|times[4]~25                                                                                                                                                             ; 1       ;
; tb:inst4|times[4]~24                                                                                                                                                             ; 1       ;
; tb:inst4|times[3]~23                                                                                                                                                             ; 1       ;
; tb:inst4|times[3]~22                                                                                                                                                             ; 1       ;
; tb:inst4|times[2]~21                                                                                                                                                             ; 1       ;
; tb:inst4|times[2]~20                                                                                                                                                             ; 1       ;
; tb:inst4|times[1]~19                                                                                                                                                             ; 1       ;
; tb:inst4|times[1]~18                                                                                                                                                             ; 1       ;
; tb:inst4|times[0]~17                                                                                                                                                             ; 1       ;
; tb:inst4|times[0]~16                                                                                                                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[1]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[2]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[3]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[4]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[5]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[6]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[7]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[8]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[9]                                                              ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[10]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[11]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[12]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[13]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[14]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_b[15]                                                             ; 1       ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[1]                                                              ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                    ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+---------------+
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; DATA7X16.mif ; M9K_X15_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU16bit|memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001100000000001) (14001) (6145) (1801)    ;(0000000000000010) (2) (2) (02)   ;(0001100000000010) (14002) (6146) (1802)   ;(0000000000000100) (4) (4) (04)   ;(0000100000001010) (4012) (2058) (80A)   ;(0010100000000000) (24000) (10240) (2800)   ;(0000000000001001) (11) (9) (09)   ;(0001100000000000) (14000) (6144) (1800)   ;
;8;(0000000000000101) (5) (5) (05)    ;(0001100000000011) (14003) (6147) (1803)   ;(0000000000001001) (11) (9) (09)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;16;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;24;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;32;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;40;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;48;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;56;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;64;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;72;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;80;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;88;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;96;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;112;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;120;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 924 / 32,401 ( 3 % )   ;
; C16 interconnects     ; 13 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 518 / 21,816 ( 2 % )   ;
; Direct links          ; 142 / 32,401 ( < 1 % ) ;
; Global clocks         ; 10 / 10 ( 100 % )      ;
; Local interconnects   ; 348 / 10,320 ( 3 % )   ;
; R24 interconnects     ; 19 / 1,289 ( 1 % )     ;
; R4 interconnects      ; 467 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.90) ; Number of LABs  (Total = 51) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 3                            ;
; 13                                          ; 1                            ;
; 14                                          ; 3                            ;
; 15                                          ; 9                            ;
; 16                                          ; 23                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.02) ; Number of LABs  (Total = 51) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 19                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 19                           ;
; 1 Sync. clear                      ; 5                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 11                           ;
; 2 Clocks                           ; 11                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.20) ; Number of LABs  (Total = 51) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 3                            ;
; 18                                           ; 4                            ;
; 19                                           ; 0                            ;
; 20                                           ; 3                            ;
; 21                                           ; 5                            ;
; 22                                           ; 1                            ;
; 23                                           ; 4                            ;
; 24                                           ; 3                            ;
; 25                                           ; 4                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 3                            ;
; 31                                           ; 1                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.80) ; Number of LABs  (Total = 51) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 4                            ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 8                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 3                            ;
; 11                                              ; 2                            ;
; 12                                              ; 2                            ;
; 13                                              ; 3                            ;
; 14                                              ; 5                            ;
; 15                                              ; 0                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.22) ; Number of LABs  (Total = 51) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 2                            ;
; 4                                            ; 4                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 5                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 0            ; 51        ; 15           ; 0            ; 51        ; 51        ; 0            ; 45           ; 0            ; 0            ; 18           ; 0            ; 45           ; 18           ; 0            ; 0            ; 0            ; 45           ; 0            ; 0            ; 0            ; 0            ; 0            ; 51        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 36           ; 51           ; 36           ; 51           ; 51           ; 0         ; 36           ; 51           ; 0         ; 0         ; 51           ; 6            ; 51           ; 51           ; 33           ; 51           ; 6            ; 33           ; 51           ; 51           ; 51           ; 6            ; 51           ; 51           ; 51           ; 51           ; 51           ; 0         ; 51           ; 51           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DS_A                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_B                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_E                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_F                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_C                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_D                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_G                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_DP               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BP1                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_SYSTEM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3.3               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                 ; Destination Register                                                                                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.209             ;
; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; memory_ram:inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.209             ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 15 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "CPU16bit"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 47 total pins
    Info (169086): Pin databus[15] not assigned to an exact location on the device
    Info (169086): Pin databus[14] not assigned to an exact location on the device
    Info (169086): Pin databus[13] not assigned to an exact location on the device
    Info (169086): Pin databus[12] not assigned to an exact location on the device
    Info (169086): Pin databus[11] not assigned to an exact location on the device
    Info (169086): Pin databus[10] not assigned to an exact location on the device
    Info (169086): Pin databus[9] not assigned to an exact location on the device
    Info (169086): Pin databus[8] not assigned to an exact location on the device
    Info (169086): Pin databus[7] not assigned to an exact location on the device
    Info (169086): Pin databus[6] not assigned to an exact location on the device
    Info (169086): Pin databus[5] not assigned to an exact location on the device
    Info (169086): Pin databus[4] not assigned to an exact location on the device
    Info (169086): Pin databus[3] not assigned to an exact location on the device
    Info (169086): Pin databus[2] not assigned to an exact location on the device
    Info (169086): Pin databus[1] not assigned to an exact location on the device
    Info (169086): Pin databus[0] not assigned to an exact location on the device
    Info (169086): Pin com_out[15] not assigned to an exact location on the device
    Info (169086): Pin com_out[14] not assigned to an exact location on the device
    Info (169086): Pin com_out[13] not assigned to an exact location on the device
    Info (169086): Pin com_out[12] not assigned to an exact location on the device
    Info (169086): Pin com_out[11] not assigned to an exact location on the device
    Info (169086): Pin com_out[10] not assigned to an exact location on the device
    Info (169086): Pin com_out[9] not assigned to an exact location on the device
    Info (169086): Pin com_out[8] not assigned to an exact location on the device
    Info (169086): Pin com_out[7] not assigned to an exact location on the device
    Info (169086): Pin com_out[6] not assigned to an exact location on the device
    Info (169086): Pin com_out[5] not assigned to an exact location on the device
    Info (169086): Pin com_out[4] not assigned to an exact location on the device
    Info (169086): Pin com_out[3] not assigned to an exact location on the device
    Info (169086): Pin com_out[2] not assigned to an exact location on the device
    Info (169086): Pin com_out[1] not assigned to an exact location on the device
    Info (169086): Pin com_out[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU16bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkstep:inst3|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Contrlblock:inst|current_state.adds1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkdiv:inst1|STEP was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Contrlblock:inst|current_state.adds2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkstep:inst3|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK_SYSTEM~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkstep:inst3|SYNTHESIZED_WIRE_4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst12 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clkstep:inst3|SYNTHESIZED_WIRE_5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkstep:inst3|SYNTHESIZED_WIRE_6
        Info (176357): Destination node clkstep:inst3|SYNTHESIZED_WIRE_1~0
Info (176353): Automatically promoted node clkdiv:inst1|STEP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkdiv:inst1|STEP~0
Info (176353): Automatically promoted node inst10 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clkstep:inst3|SYNTHESIZED_WIRE_6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node inst12
        Info (176357): Destination node inst10
        Info (176357): Destination node clkstep:inst3|SYNTHESIZED_WIRE_1~0
        Info (176357): Destination node clkstep:inst3|DFF_inst3
        Info (176357): Destination node inst5
Info (176353): Automatically promoted node clkstep:inst3|SYNTHESIZED_WIRE_4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Contrlblock:inst|WideOr12~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADCSN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EP_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_CS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TMS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "H_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQMH" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQML" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_SYNC" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 6141 megabytes
    Info: Processing ended: Wed May 08 21:21:43 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.fit.smsg.


