INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sources_1/new/MUX_16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4x1
INFO: [VRFC 10-311] analyzing module MUX_16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.srcs/sim_1/new/MUX_16x1_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16x1_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task6/Lab6_Task6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
