
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027888                       # Number of seconds simulated
sim_ticks                                 27887850000                       # Number of ticks simulated
final_tick                                27887850000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245417                       # Simulator instruction rate (inst/s)
host_op_rate                                   270987                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105941293                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676592                       # Number of bytes of host memory used
host_seconds                                   263.24                       # Real time elapsed on the host
sim_insts                                    64603160                       # Number of instructions simulated
sim_ops                                      71334244                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            45568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            22272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             3264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             7744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             5376                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             8768                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        45568                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         3264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           54208                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               712                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               348                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                51                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               121                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                84                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               137                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1453                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1633973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              798627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              117040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              277684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              192772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              314402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3334499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1633973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         117040                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         192772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1943786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1633973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             798627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             117040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             277684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             192772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             314402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3334499                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                5682265                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5308526                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            25867                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5208838                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                5046810                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.889364                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 137621                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              6568                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          51420                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             46826                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4594                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         3001                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  22                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        27887851                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          10543138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      28571353                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5682265                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5231257                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17297905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  52181                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 10052973                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 5818                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          27867293                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.058151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901940                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                10571820     37.94%     37.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 5103131     18.31%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12192342     43.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            27867293                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.203754                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.024509                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                10473505                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               146938                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17177741                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                44138                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 24971                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              206924                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1136                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              29390163                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1404                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 24971                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                10503121                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  43830                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         75950                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17192222                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                27199                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              29352360                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                 14877                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   221                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           29656804                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            134770190                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        30684443                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             29033877                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  622927                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              4962                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          1957                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    34195                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            10302358                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5479742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4626445                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           18518                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  29279026                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               3862                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 28994073                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            55311                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         449730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1555635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     27867293                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.040434                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.294884                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             671008      2.41%      2.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25398497     91.14%     93.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1797788      6.45%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       27867293                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2661321     82.67%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     82.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                290583      9.03%     91.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               267430      8.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             13169963     45.42%     45.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               37074      0.13%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          2700      0.01%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10319294     35.59%     81.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5465026     18.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28994073                       # Type of FU issued
system.cpu0.iq.rate                          1.039667                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    3219335                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.111034                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          89130053                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         29732824                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     28937466                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              32213392                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         4613911                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        42731                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        41744                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        32057                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 24971                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  40839                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1927                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           29282921                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             7039                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             10302358                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             5479742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              1946                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           222                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         13023                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        11810                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               24833                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             28976545                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             10314749                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            17528                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           33                       # number of nop insts executed
system.cpu0.iew.exec_refs                    15775434                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 5593248                       # Number of branches executed
system.cpu0.iew.exec_stores                   5460685                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.039038                       # Inst execution rate
system.cpu0.iew.wb_sent                      28938307                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     28937482                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 17238333                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 20240379                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.037638                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.851680                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         449745                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           3849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            24748                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     27801519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.037107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.754485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5614566     20.20%     20.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16437579     59.12%     79.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5304585     19.08%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       231075      0.83%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       102596      0.37%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        47659      0.17%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        23278      0.08%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        16611      0.06%     99.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        23570      0.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     27801519                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            27978880                       # Number of instructions committed
system.cpu0.commit.committedOps              28833158                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      15697625                       # Number of memory references committed
system.cpu0.commit.loads                     10259627                       # Number of loads committed
system.cpu0.commit.membars                       1916                       # Number of memory barriers committed
system.cpu0.commit.branches                   5583382                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 23584195                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              131771                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13095858     45.42%     45.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          36975      0.13%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     45.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         2700      0.01%     45.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     45.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10259627     35.58%     81.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5437982     18.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28833158                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                23570                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    57060605                       # The number of ROB reads
system.cpu0.rob.rob_writes                   58631585                       # The number of ROB writes
system.cpu0.timesIdled                            595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          20558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   27978880                       # Number of Instructions Simulated
system.cpu0.committedOps                     28833158                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.996747                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.996747                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.003264                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.003264                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                29838009                       # number of integer regfile reads
system.cpu0.int_regfile_writes               12927949                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                117682447                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                16097678                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               15804744                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3831                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              379                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          186.734913                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11034054                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              792                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         13931.886364                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   186.734913                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.364717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.364717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         22072035                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        22072035                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      5626691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5626691                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5403530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5403530                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1915                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1915                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11030221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11030221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11030221                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11030221                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          856                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          711                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          711                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1567                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1567                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     22506000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22506000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     40142000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     40142000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       119000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       119000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     62648000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     62648000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     62648000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     62648000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5627547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5627547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5404241                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5404241                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     11031788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11031788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     11031788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11031788                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000152                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.001567                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001567                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000142                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26292.056075                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26292.056075                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56458.509142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56458.509142                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 39666.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39666.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39979.578813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39979.578813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 39979.578813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39979.578813                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu0.dcache.writebacks::total              103                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          487                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          487                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          764                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          579                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     13729000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13729000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     13614500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13614500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     27343500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     27343500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     27343500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     27343500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000073                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000073                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 23711.571675                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23711.571675                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60779.017857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60779.017857                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 34051.681196                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34051.681196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 34051.681196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34051.681196                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            36066                       # number of replacements
system.cpu0.icache.tags.tagsinuse          304.960315                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10015322                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            36542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           274.077007                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   304.960315                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.595626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.595626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20142488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20142488                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     10015322                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10015322                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     10015322                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10015322                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     10015322                       # number of overall hits
system.cpu0.icache.overall_hits::total       10015322                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        37651                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37651                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        37651                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37651                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        37651                       # number of overall misses
system.cpu0.icache.overall_misses::total        37651                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    608082000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    608082000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    608082000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    608082000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    608082000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    608082000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     10052973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10052973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     10052973                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10052973                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     10052973                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10052973                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003745                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003745                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003745                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003745                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003745                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003745                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16150.487371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16150.487371                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16150.487371                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16150.487371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16150.487371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16150.487371                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        36066                       # number of writebacks
system.cpu0.icache.writebacks::total            36066                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1108                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1108                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1108                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        36543                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        36543                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        36543                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        36543                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        36543                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        36543                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    522000000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    522000000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    522000000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    522000000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    522000000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    522000000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003635                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003635                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003635                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003635                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14284.541499                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14284.541499                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14284.541499                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14284.541499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14284.541499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14284.541499                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                4023845                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2813009                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           229037                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1693421                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1581195                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.372823                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 525469                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             21590                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          36431                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             35011                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1420                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1751                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        19807968                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3726099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      24143699                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4023845                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2141675                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     15844155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 463603                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.CacheLines                  3142717                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                42269                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          19802066                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.418457                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4929209     24.89%     24.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1657339      8.37%     33.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13215518     66.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            19802066                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.203143                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.218888                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3616393                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1883496                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 12284745                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1805121                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                212301                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              714409                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                19704                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              27008927                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                34776                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                212301                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 3904181                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 681900                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        194512                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 13783349                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1025813                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              26695616                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                901757                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    79                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           39121046                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            125689181                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        37478401                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             29028021                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                10093025                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             14122                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3120                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1080561                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1724267                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1749890                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            59516                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          480677                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  26062483                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               4015                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20742049                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           859349                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        6254859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     25315962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     19802066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.047469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.527998                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2312551     11.68%     11.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14236981     71.90%     83.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3252534     16.43%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       19802066                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               13258489     97.23%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                198964      1.46%     98.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               178230      1.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             17336110     83.58%     83.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              400431      1.93%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         13236      0.06%     85.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1514996      7.30%     92.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1477276      7.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20742049                       # Type of FU issued
system.cpu1.iq.rate                          1.047157                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   13635683                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.657393                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          75781196                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         32321563                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     20587219                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              34377732                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            9558                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       501959                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       359179                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        68594                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                212301                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 676020                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                11077                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           26066498                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            28934                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1724267                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1749890                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              3115                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           206                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        123386                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        95677                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              219063                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             20689568                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1491970                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            52481                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2961379                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2851122                       # Number of branches executed
system.cpu1.iew.exec_stores                   1469409                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.044507                       # Inst execution rate
system.cpu1.iew.wb_sent                      20593614                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     20587219                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14685220                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 39466679                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.039340                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.372092                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        6254858                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           3999                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           209537                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     18914409                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.047436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.845077                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2842170     15.03%     15.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14061821     74.34%     89.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1188473      6.28%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       360946      1.91%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       255452      1.35%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        81566      0.43%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        52816      0.28%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        25820      0.14%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        45345      0.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     18914409                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            17067158                       # Number of instructions committed
system.cpu1.commit.committedOps              19811639                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2613019                       # Number of memory references committed
system.cpu1.commit.loads                      1222308                       # Number of loads committed
system.cpu1.commit.membars                        900                       # Number of memory barriers committed
system.cpu1.commit.branches                   2765991                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 18033408                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              498444                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16802739     84.81%     84.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         382645      1.93%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     86.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        13236      0.07%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1222308      6.17%     92.98% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1390711      7.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19811639                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                45345                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    44932901                       # The number of ROB reads
system.cpu1.rob.rob_writes                   53022633                       # The number of ROB writes
system.cpu1.timesIdled                           2051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           5902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   17067158                       # Number of Instructions Simulated
system.cpu1.committedOps                     19811639                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.160590                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.160590                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.861631                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.861631                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                27329803                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16169516                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 66758204                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13706184                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2779978                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  3881                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              179                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          142.697879                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2633019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              343                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          7676.440233                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   142.697879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.278707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.278707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          164                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.320312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5311934                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5311934                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1268671                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1268671                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1385694                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1385694                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          284                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          284                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2654365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2654365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2654365                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2654365                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          237                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          237                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          208                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          208                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          445                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           445                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          445                       # number of overall misses
system.cpu1.dcache.overall_misses::total          445                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4551000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4551000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     11192000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11192000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1158000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1158000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1163000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1163000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     15743000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     15743000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     15743000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     15743000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1268908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1268908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1385902                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1385902                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2654810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2654810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2654810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2654810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000187                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000150                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.366667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.366667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.368889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.368889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19202.531646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19202.531646                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53807.692308                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53807.692308                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7018.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7018.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7006.024096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7006.024096                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35377.528090                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35377.528090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35377.528090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35377.528090                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.dcache.writebacks::total               32                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           27                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           86                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           86                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          210                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          149                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          165                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          165                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      7378500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7378500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     10594000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     10594000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     10594000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     10594000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.366667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.368889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.368889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000135                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000135                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15311.904762                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15311.904762                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 49520.134228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49520.134228                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5018.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5018.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5006.024096                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5006.024096                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29509.749304                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29509.749304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29509.749304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29509.749304                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            30789                       # number of replacements
system.cpu1.icache.tags.tagsinuse          153.533348                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3111454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30946                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           100.544626                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   153.533348                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.299870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.299870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          157                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.306641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6316380                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6316380                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3111454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3111454                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3111454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3111454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3111454                       # number of overall hits
system.cpu1.icache.overall_hits::total        3111454                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        31263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31263                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        31263                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31263                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        31263                       # number of overall misses
system.cpu1.icache.overall_misses::total        31263                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    511077000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    511077000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    511077000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    511077000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    511077000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    511077000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3142717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3142717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3142717                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3142717                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3142717                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3142717                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009948                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009948                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009948                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009948                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009948                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009948                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16347.663372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16347.663372                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16347.663372                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16347.663372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16347.663372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16347.663372                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        30789                       # number of writebacks
system.cpu1.icache.writebacks::total            30789                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          317                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        30946                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30946                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        30946                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30946                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        30946                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30946                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    446434500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    446434500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    446434500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    446434500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    446434500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    446434500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009847                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009847                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009847                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009847                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009847                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009847                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14426.242487                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14426.242487                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14426.242487                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14426.242487                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14426.242487                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14426.242487                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                4617351                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          3228498                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           266307                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1938332                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1810623                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.411397                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 604388                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             26072                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          41030                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             39345                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            1685                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1983                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        22748368                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           4287907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      27747967                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4617351                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2454356                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     18184843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 539131                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.CacheLines                  3611724                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                49086                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          22742326                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.418895                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.860875                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5659248     24.88%     24.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1897174      8.34%     33.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15185904     66.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            22742326                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.202975                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.219778                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4163256                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2146487                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 14139430                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              2046453                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                246690                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              818373                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                23123                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              31019973                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                40558                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                246690                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 4491630                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 787534                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        226900                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 15836332                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1153230                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              30654017                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               1016427                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                    17                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           44956692                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            144342899                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        43062335                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             33279129                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                11677563                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             16421                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          3594                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1214972                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1973884                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2000290                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            65559                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          551738                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  29918144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               4492                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 23764857                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           996462                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7233189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     29290035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     22742326                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.044962                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.528528                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            2688168     11.82%     11.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           16343459     71.86%     83.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3710699     16.32%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       22742326                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               15168977     97.22%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     97.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                227572      1.46%     98.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               205597      1.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             19875243     83.63%     83.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              456553      1.92%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         15641      0.07%     85.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1732273      7.29%     92.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1685147      7.09%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              23764857                       # Type of FU issued
system.cpu2.iq.rate                          1.044684                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   15602146                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.656522                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          86870648                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         37156054                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     23587520                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              39367003                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           11838                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       578535                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       413832                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        77165                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                246690                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 780227                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                13000                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           29922636                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            33278                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1973884                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2000290                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              3590                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           229                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        143119                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       111368                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              254487                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             23704079                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1705691                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            60778                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3381849                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3263466                       # Number of branches executed
system.cpu2.iew.exec_stores                   1676158                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.042012                       # Inst execution rate
system.cpu2.iew.wb_sent                      23595142                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     23587520                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 16813064                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 45169184                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.036888                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.372224                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7233188                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           4482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           243432                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     21716036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.044825                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.841727                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      3284919     15.13%     15.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     16135457     74.30%     89.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1359004      6.26%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       412763      1.90%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       291839      1.34%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        92969      0.43%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        59387      0.27%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        28414      0.13%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        51284      0.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     21716036                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            19557122                       # Number of instructions committed
system.cpu2.commit.committedOps              22689447                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2981807                       # Number of memory references committed
system.cpu2.commit.loads                      1395349                       # Number of loads committed
system.cpu2.commit.membars                        900                       # Number of memory barriers committed
system.cpu2.commit.branches                   3165685                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 20653403                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              569971                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        19256858     84.87%     84.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         435141      1.92%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     86.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        15641      0.07%     86.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     86.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1395349      6.15%     93.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1586458      6.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         22689447                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                51284                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    51584246                       # The number of ROB reads
system.cpu2.rob.rob_writes                   60873451                       # The number of ROB writes
system.cpu2.timesIdled                           2170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           6042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   19557122                       # Number of Instructions Simulated
system.cpu2.committedOps                     22689447                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.163176                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.163176                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.859715                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.859715                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                31319898                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18534643                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 76483353                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                15735262                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                3178172                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  4367                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              442                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          125.522960                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3004366                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          4949.532125                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   125.522960                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.245162                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.245162                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6058458                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6058458                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1446116                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1446116                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1581107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1581107                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          284                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          284                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          284                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3027223                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3027223                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3027223                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3027223                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          521                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          521                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          189                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          168                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          710                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           710                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          710                       # number of overall misses
system.cpu2.dcache.overall_misses::total          710                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      8692000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      8692000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     11131000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     11131000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      1176000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1176000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1163000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1163000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     19823000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     19823000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     19823000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     19823000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1446637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1446637                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1581296                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1581296                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3027933                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3027933                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3027933                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3027933                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.371681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.371681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.368889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.368889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16683.301344                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16683.301344                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 58894.179894                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58894.179894                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         7000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7006.024096                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7006.024096                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27919.718310                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27919.718310                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27919.718310                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27919.718310                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu2.dcache.writebacks::total               16                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           88                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           88                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          130                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          622                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          622                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          622                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      6868000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      6868000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      7400000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7400000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     14268000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     14268000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     14268000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     14268000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.371681                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.371681                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.368889                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.368889                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13959.349593                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13959.349593                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 56923.076923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56923.076923                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5006.024096                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5006.024096                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22938.906752                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22938.906752                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22938.906752                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22938.906752                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            35668                       # number of replacements
system.cpu2.icache.tags.tagsinuse          155.131608                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3575504                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35827                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            99.799146                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   155.131608                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.302991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.302991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          159                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.310547                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7259275                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7259275                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      3575504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3575504                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3575504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3575504                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3575504                       # number of overall hits
system.cpu2.icache.overall_hits::total        3575504                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        36220                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36220                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        36220                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36220                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        36220                       # number of overall misses
system.cpu2.icache.overall_misses::total        36220                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    591265000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    591265000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    591265000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    591265000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    591265000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    591265000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3611724                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3611724                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3611724                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3611724                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3611724                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3611724                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010028                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010028                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010028                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010028                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010028                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010028                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16324.268360                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16324.268360                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16324.268360                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16324.268360                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16324.268360                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16324.268360                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        35668                       # number of writebacks
system.cpu2.icache.writebacks::total            35668                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          393                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          393                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          393                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          393                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          393                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          393                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        35827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35827                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        35827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        35827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35827                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    515866000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    515866000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    515866000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    515866000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    515866000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    515866000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.009920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.009920                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009920                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.009920                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009920                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14398.805370                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14398.805370                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14398.805370                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14398.805370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14398.805370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14398.805370                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   834.607371                       # Cycle average of tags in use
system.l2.tags.total_refs                      158905                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    109.363386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       339.668544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       171.777493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        49.471636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        98.763201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        83.736270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        91.190228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.010366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.005242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          786                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044342                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    161913                       # Number of tag accesses
system.l2.tags.data_accesses                   161913                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          151                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              151                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        55311                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            55311                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    50                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          35828                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          30850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          35716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             102394                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               627                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                35828                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  260                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                30850                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                35716                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  289                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103071                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               35828                       # number of overall hits
system.l2.overall_hits::cpu0.data                 260                       # number of overall hits
system.l2.overall_hits::cpu1.inst               30850                       # number of overall hits
system.l2.overall_hits::cpu1.data                 128                       # number of overall hits
system.l2.overall_hits::cpu2.inst               35716                       # number of overall hits
system.l2.overall_hits::cpu2.data                 289                       # number of overall hits
system.l2.overall_hits::total                  103071                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           96                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst          111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              922                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                715                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                147                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1555                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               715                       # number of overall misses
system.l2.overall_misses::cpu0.data               357                       # number of overall misses
system.l2.overall_misses::cpu1.inst                96                       # number of overall misses
system.l2.overall_misses::cpu1.data               129                       # number of overall misses
system.l2.overall_misses::cpu2.inst               111                       # number of overall misses
system.l2.overall_misses::cpu2.data               147                       # number of overall misses
system.l2.overall_misses::total                  1555                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     12978500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      6610500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      6911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26500000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     43764500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      5649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      6635500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56049000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data      8918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1272000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      2030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12221000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43764500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     21897000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      7882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6635500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      8941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94770000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43764500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     21897000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5649000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      7882500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6635500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      8941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94770000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        55311                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        55311                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        36543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        30946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        35827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         103316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data          308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            36543                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            30946                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            35827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104626                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           36543                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           30946                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           35827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104626                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.963636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.882812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896480                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.019566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.003102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.003098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008924                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.365239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.172131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.110390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.241838                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.019566                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.578606                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.003102                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.501946                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.003098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.337156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014862                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.019566                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.578606                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.003102                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.501946                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.003098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.337156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014862                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61219.339623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61159.292035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61200.923788                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61209.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 58843.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 59779.279279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60790.672451                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61506.896552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 60571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 59720.588235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        61105                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61209.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61336.134454                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 58843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61104.651163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 59779.279279                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 60826.530612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60945.337621                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61209.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61336.134454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 58843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61104.651163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 59779.279279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 60826.530612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60945.337621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            74                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 101                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                101                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           84                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          848                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          173                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1454                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     10858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      5781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     36530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      2606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      4294000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      7087500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data       667000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      1229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8984000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     36530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     17946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      6197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      7010500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74584000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     36530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     17946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      6197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      7010500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74584000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.963636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.882812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.019511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.001648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.002345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.342569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.106557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.077922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.209190                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.019511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.564019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.001648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.470817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.002345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.314220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.019511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.564019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.001648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.470817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.002345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.314220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013897                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51219.339623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51159.292035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51200.923788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51234.221599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51098.039216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51119.047619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51214.622642                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52113.970588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51307.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51229.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51930.635838                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51234.221599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51568.965517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51098.039216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51219.008264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51119.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51171.532847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51295.735901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51234.221599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51568.965517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51098.039216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51219.008264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51119.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51171.532847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51295.735901                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            332                       # Transaction distribution
system.membus.trans_dist::ReadExReq               434                       # Transaction distribution
system.membus.trans_dist::ReadExResp              433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1020                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        92992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   92992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              338                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1943                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2385184                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7265000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       209288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        98212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        54128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27887850000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            104928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       102523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             849                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           332                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        103316                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       109151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       107322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                313924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4646912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        46080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3951040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        18496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4575680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13267136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1128                       # Total snoops (count)
system.tol2bus.snoopTraffic                     50624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           105765                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.525854                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.625835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56948     53.84%     53.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42741     40.41%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5355      5.06%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    718      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             105765                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          207318499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          54814996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1205490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          46455926                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            862991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          53764951                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1270989                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
