<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\impl\gwsynthesis\IMG_FILTER_DISPLAY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\IMG_FILTER_DISPLAY.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 10 21:26:02 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4296</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2981</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>91</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>6</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_PLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_PLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>444.444</td>
<td>2.250
<td>0.000</td>
<td>222.222</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_PLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>666.667</td>
<td>1.500
<td>0.000</td>
<td>333.333</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>213.546(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>140.807(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>4.500(MHz)</td>
<td>107.104(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>185.625(MHz)</td>
<td style="color: #FF0000;" class = "error">138.830(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_PLL_1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-41.110</td>
<td>38</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.993</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>10.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.512</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>10.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.634</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>9.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.230</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>8.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.978</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.693</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.583</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.541</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.421</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.296</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.240</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>7.014</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.203</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.174</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.007</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.000</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.932</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.784</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.773</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.547</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.726</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.500</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.722</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.716</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.570</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.558</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.431</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.389</td>
<td>u_loader/rd_ptr_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>1.347</td>
<td>3.503</td>
<td>6.164</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.786</td>
<td>run_cnt_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.636</td>
<td>run_cnt_20_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.850</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.625</td>
<td>run_cnt_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.514</td>
<td>run_cnt_23_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.972</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.499</td>
<td>run_cnt_21_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.497</td>
<td>run_cnt_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.440</td>
<td>0.989</td>
</tr>
<tr>
<td>7</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/DI[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_58_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[4]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_56_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[2]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[7]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>11</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>12</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_57_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[3]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>13</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_62_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[8]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>14</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[7]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[6]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_59_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[5]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.351</td>
<td>0.672</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>u_loader/fifo_wr_s0/Q</td>
<td>u_loader/wr_ptr_0_s0/CE</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.327</td>
<td>u_loader/wr_ptr_2_s0/Q</td>
<td>u_loader/mem_mem_8_0_s/WAD[2]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>21</td>
<td>0.344</td>
<td>u_loader/prom_addr_13_s0/Q</td>
<td>u_loader/u_prom/prom_inst_15/AD[13]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>22</td>
<td>0.355</td>
<td>u_loader/prom_addr_12_s0/Q</td>
<td>u_loader/u_prom/prom_inst_15/AD[12]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>23</td>
<td>0.361</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.511</td>
<td>1.883</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/D</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.514</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.556</td>
<td>-1.616</td>
<td>1.588</td>
</tr>
<tr>
<td>2</td>
<td>5.514</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.556</td>
<td>-1.616</td>
<td>1.588</td>
</tr>
<tr>
<td>3</td>
<td>5.514</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.556</td>
<td>-1.616</td>
<td>1.588</td>
</tr>
<tr>
<td>4</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>5</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>6</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>7</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>8</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>9</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>10</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>11</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>12</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>13</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>14</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>15</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>16</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>17</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>18</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>19</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>20</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>21</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>22</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>23</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>24</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>25</td>
<td>109.485</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>111.111</td>
<td>0.003</td>
<td>1.588</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.690</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.349</td>
<td>1.085</td>
</tr>
<tr>
<td>2</td>
<td>0.690</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.349</td>
<td>1.085</td>
</tr>
<tr>
<td>3</td>
<td>0.690</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.349</td>
<td>1.085</td>
</tr>
<tr>
<td>4</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>5</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>6</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>7</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>8</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>9</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>10</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>11</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>12</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>13</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>14</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>15</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>16</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>17</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>18</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>19</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>20</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>21</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>22</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>23</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>24</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
<tr>
<td>25</td>
<td>112.187</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-111.111</td>
<td>0.002</td>
<td>1.085</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>683.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>680.657</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I2</td>
</tr>
<tr>
<td>681.206</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>681.208</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I1</td>
</tr>
<tr>
<td>681.579</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C19[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>681.588</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>682.041</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>682.438</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>682.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>682.989</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>683.538</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>683.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.750, 34.827%; route: 6.785, 63.018%; tC2Q: 0.232, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>683.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>679.720</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I2</td>
</tr>
<tr>
<td>680.290</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>680.292</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/I1</td>
</tr>
<tr>
<td>680.754</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/F</td>
</tr>
<tr>
<td>680.930</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/I0</td>
</tr>
<tr>
<td>681.479</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/F</td>
</tr>
<tr>
<td>681.480</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I2</td>
</tr>
<tr>
<td>681.851</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>682.507</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I1</td>
</tr>
<tr>
<td>683.056</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>683.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 36.748%; route: 6.274, 60.996%; tC2Q: 0.232, 2.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>682.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>678.628</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I2</td>
</tr>
<tr>
<td>679.177</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>679.352</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>679.814</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>679.990</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>680.539</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>680.540</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>681.002</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>681.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>681.560</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>681.807</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>682.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>682.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.227, 44.929%; route: 4.949, 52.605%; tC2Q: 0.232, 2.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>680.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[1]</td>
</tr>
<tr>
<td>676.939</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s14/F</td>
</tr>
<tr>
<td>677.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_loader/mem_DOL_15_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.597</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s6/O</td>
</tr>
<tr>
<td>677.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.700</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s2/O</td>
</tr>
<tr>
<td>677.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.803</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s0/O</td>
</tr>
<tr>
<td>680.774</td>
<td>2.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 17.254%; route: 6.391, 79.848%; tC2Q: 0.232, 2.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>680.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>680.522</td>
<td>2.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 16.499%; route: 6.241, 80.508%; tC2Q: 0.232, 2.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>680.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[3]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s14/F</td>
</tr>
<tr>
<td>677.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_loader/mem_DOL_45_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.635</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s6/O</td>
</tr>
<tr>
<td>677.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.738</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s2/O</td>
</tr>
<tr>
<td>677.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.841</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s0/O</td>
</tr>
<tr>
<td>680.237</td>
<td>2.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.343, 17.986%; route: 5.892, 78.907%; tC2Q: 0.232, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>680.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[3]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s14/F</td>
</tr>
<tr>
<td>677.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_loader/mem_DOL_45_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.635</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s6/O</td>
</tr>
<tr>
<td>677.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.738</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s2/O</td>
</tr>
<tr>
<td>677.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.841</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s0/O</td>
</tr>
<tr>
<td>680.128</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.343, 18.254%; route: 5.782, 78.593%; tC2Q: 0.232, 3.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>680.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>680.085</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 17.485%; route: 5.804, 79.343%; tC2Q: 0.232, 3.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[2]</td>
</tr>
<tr>
<td>677.502</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.873</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s14/F</td>
</tr>
<tr>
<td>677.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_loader/mem_DOL_90_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.976</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s6/O</td>
</tr>
<tr>
<td>677.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>678.079</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>678.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>678.182</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>679.965</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 16.637%; route: 5.766, 80.139%; tC2Q: 0.232, 3.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[3]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s14/F</td>
</tr>
<tr>
<td>677.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_loader/mem_DOL_45_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.635</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s6/O</td>
</tr>
<tr>
<td>677.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.738</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s2/O</td>
</tr>
<tr>
<td>677.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>u_loader/mem_DOL_45_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.841</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_45_G[0]_s0/O</td>
</tr>
<tr>
<td>679.840</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.343, 18.995%; route: 5.495, 77.723%; tC2Q: 0.232, 3.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>u_loader/mem_mem_14_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[1]</td>
</tr>
<tr>
<td>677.275</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s10/I1</td>
</tr>
<tr>
<td>677.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s10/F</td>
</tr>
<tr>
<td>677.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>u_loader/mem_DOL_75_G[0]_s4/I1</td>
</tr>
<tr>
<td>677.895</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s4/O</td>
</tr>
<tr>
<td>677.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s1/I1</td>
</tr>
<tr>
<td>677.998</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s1/O</td>
</tr>
<tr>
<td>677.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s0/I0</td>
</tr>
<tr>
<td>678.101</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>679.784</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.343, 19.148%; route: 5.439, 77.545%; tC2Q: 0.232, 3.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[1]</td>
</tr>
<tr>
<td>676.939</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s14/F</td>
</tr>
<tr>
<td>677.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_loader/mem_DOL_15_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.597</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s6/O</td>
</tr>
<tr>
<td>677.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.700</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s2/O</td>
</tr>
<tr>
<td>677.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.803</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s0/O</td>
</tr>
<tr>
<td>679.747</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 19.793%; route: 5.364, 76.882%; tC2Q: 0.232, 3.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[0]</td>
</tr>
<tr>
<td>676.939</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>677.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_loader/mem_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>677.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.598</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>677.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.701</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C34[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>679.718</td>
<td>2.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 18.407%; route: 5.437, 78.254%; tC2Q: 0.232, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[0]</td>
</tr>
<tr>
<td>677.275</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.646</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s14/F</td>
</tr>
<tr>
<td>677.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>u_loader/mem_DOL_60_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.749</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s6/O</td>
</tr>
<tr>
<td>677.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.852</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s2/O</td>
</tr>
<tr>
<td>677.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s0/O</td>
</tr>
<tr>
<td>679.551</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 17.653%; route: 5.352, 78.926%; tC2Q: 0.232, 3.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>u_loader/mem_mem_14_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>677.199</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>677.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>677.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>677.857</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>677.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>677.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>677.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>678.063</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>679.544</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 20.387%; route: 5.161, 76.188%; tC2Q: 0.232, 3.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[1]</td>
</tr>
<tr>
<td>676.939</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s14/F</td>
</tr>
<tr>
<td>677.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_loader/mem_DOL_15_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.597</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s6/O</td>
</tr>
<tr>
<td>677.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.700</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s2/O</td>
</tr>
<tr>
<td>677.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>u_loader/mem_DOL_15_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.803</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_15_G[0]_s0/O</td>
</tr>
<tr>
<td>679.476</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 20.592%; route: 5.093, 75.948%; tC2Q: 0.232, 3.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[2]</td>
</tr>
<tr>
<td>677.015</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.468</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s14/F</td>
</tr>
<tr>
<td>677.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_loader/mem_DOL_30_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s6/O</td>
</tr>
<tr>
<td>677.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.674</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>677.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_loader/mem_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.777</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>679.329</td>
<td>1.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 19.501%; route: 5.048, 76.961%; tC2Q: 0.232, 3.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>u_loader/mem_mem_14_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[1]</td>
</tr>
<tr>
<td>677.275</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s10/I1</td>
</tr>
<tr>
<td>677.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s10/F</td>
</tr>
<tr>
<td>677.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>u_loader/mem_DOL_75_G[0]_s4/I1</td>
</tr>
<tr>
<td>677.895</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s4/O</td>
</tr>
<tr>
<td>677.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s1/I1</td>
</tr>
<tr>
<td>677.998</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s1/O</td>
</tr>
<tr>
<td>677.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>u_loader/mem_DOL_75_G[0]_s0/I0</td>
</tr>
<tr>
<td>678.101</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>679.317</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.343, 20.514%; route: 4.972, 75.943%; tC2Q: 0.232, 3.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[2]</td>
</tr>
<tr>
<td>677.502</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.873</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s14/F</td>
</tr>
<tr>
<td>677.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_loader/mem_DOL_90_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.976</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s6/O</td>
</tr>
<tr>
<td>677.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>678.079</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>678.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>678.182</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>679.271</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 18.414%; route: 5.071, 78.017%; tC2Q: 0.232, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>675.814</td>
<td>2.812</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C42</td>
<td>u_loader/mem_mem_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>676.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_0_s/DO[0]</td>
</tr>
<tr>
<td>676.939</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>677.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_loader/mem_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>677.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.598</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>677.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>u_loader/mem_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.701</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C34[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>679.267</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 19.687%; route: 4.986, 76.742%; tC2Q: 0.232, 3.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[2]</td>
</tr>
<tr>
<td>677.502</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.873</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s14/F</td>
</tr>
<tr>
<td>677.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_loader/mem_DOL_90_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.976</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s6/O</td>
</tr>
<tr>
<td>677.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>678.079</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>678.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_loader/mem_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>678.182</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>679.261</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 18.442%; route: 5.062, 77.984%; tC2Q: 0.232, 3.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>u_loader/mem_mem_14_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>677.199</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>677.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>677.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>677.857</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>677.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>677.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>677.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>678.063</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>679.115</td>
<td>1.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 21.767%; route: 4.731, 74.576%; tC2Q: 0.232, 3.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>679.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C42</td>
<td>u_loader/mem_mem_14_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>677.199</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>677.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>677.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>677.857</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>677.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>677.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>677.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>678.063</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>679.102</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.381, 21.809%; route: 4.719, 74.527%; tC2Q: 0.232, 3.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>678.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[0]</td>
</tr>
<tr>
<td>677.275</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.646</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s14/F</td>
</tr>
<tr>
<td>677.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>u_loader/mem_DOL_60_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.749</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s6/O</td>
</tr>
<tr>
<td>677.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.852</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s2/O</td>
</tr>
<tr>
<td>677.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s0/O</td>
</tr>
<tr>
<td>678.976</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 19.289%; route: 4.777, 76.972%; tC2Q: 0.232, 3.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>678.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>670.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>670.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>672.770</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>u_loader/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>673.002</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R31C34[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>676.074</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C43</td>
<td>u_loader/mem_mem_15_1_s/RAD[3]</td>
</tr>
<tr>
<td>676.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_15_1_s/DO[0]</td>
</tr>
<tr>
<td>677.275</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s14/I1</td>
</tr>
<tr>
<td>677.646</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s14/F</td>
</tr>
<tr>
<td>677.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>u_loader/mem_DOL_60_G[0]_s6/I1</td>
</tr>
<tr>
<td>677.749</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s6/O</td>
</tr>
<tr>
<td>677.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s2/I1</td>
</tr>
<tr>
<td>677.852</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s2/O</td>
</tr>
<tr>
<td>677.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>u_loader/mem_DOL_60_G[0]_s0/I1</td>
</tr>
<tr>
<td>677.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_60_G[0]_s0/O</td>
</tr>
<tr>
<td>678.934</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>668.013</td>
<td>668.013</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>668.013</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>668.343</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>670.614</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>670.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>670.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.197, 19.420%; route: 4.735, 76.816%; tC2Q: 0.232, 3.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>225.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>run_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R36C31[1][B]</td>
<td style=" font-weight:bold;">run_cnt_24_s0/Q</td>
</tr>
<tr>
<td>225.825</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C29[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>225.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>run_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">run_cnt_20_s0/Q</td>
</tr>
<tr>
<td>225.976</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 76.244%; tC2Q: 0.202, 23.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>225.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>run_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R36C31[1][B]</td>
<td style=" font-weight:bold;">run_cnt_24_s0/Q</td>
</tr>
<tr>
<td>225.987</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 76.544%; tC2Q: 0.202, 23.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>226.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[1][B]</td>
<td>run_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C34[1][B]</td>
<td style=" font-weight:bold;">run_cnt_23_s0/Q</td>
</tr>
<tr>
<td>226.098</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 79.225%; tC2Q: 0.202, 20.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>226.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>run_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">run_cnt_21_s0/Q</td>
</tr>
<tr>
<td>226.113</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 79.544%; tC2Q: 0.202, 20.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>226.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>227.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>223.614</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>225.126</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>run_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>225.327</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C34[2][A]</td>
<td style=" font-weight:bold;">run_cnt_22_s0/Q</td>
</tr>
<tr>
<td>226.114</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>227.566</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0/CLK</td>
</tr>
<tr>
<td>227.601</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0</td>
</tr>
<tr>
<td>227.612</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 79.569%; tC2Q: 0.202, 20.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_63_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_63_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_58_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_58_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_56_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C2[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C2[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_57_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_57_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_62_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_62_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C2[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C2[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/Q</td>
</tr>
<tr>
<td>5.806</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/Q</td>
</tr>
<tr>
<td>5.806</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_59_s0/Q</td>
</tr>
<tr>
<td>5.806</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
</tr>
<tr>
<td>5.671</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3272_s1/I2</td>
</tr>
<tr>
<td>6.015</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3272_s1/F</td>
</tr>
<tr>
<td>6.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>5.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>5.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.194%; route: 0.127, 18.893%; tC2Q: 0.201, 29.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_wr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/wr_ptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>u_loader/fifo_wr_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R34C35[0][B]</td>
<td style=" font-weight:bold;">u_loader/fifo_wr_s0/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[2][A]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[2][A]</td>
<td>u_loader/wr_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C37[2][A]</td>
<td>u_loader/wr_ptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>u_loader/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R30C36[1][A]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>5.680</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td style=" font-weight:bold;">u_loader/mem_mem_8_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>u_loader/prom_addr_13_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R30C33[1][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_13_s0/Q</td>
</tr>
<tr>
<td>5.805</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_15/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_15/CLK</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.285%; tC2Q: 0.202, 43.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u_loader/prom_addr_12_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_12_s0/Q</td>
</tr>
<tr>
<td>5.817</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_15/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_15/CLK</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.715</td>
<td>1.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.883, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
</tr>
<tr>
<td>5.548</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3300_s1/I2</td>
</tr>
<tr>
<td>5.780</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3300_s1/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
</tr>
<tr>
<td>5.899</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/I2</td>
</tr>
<tr>
<td>6.131</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/F</td>
</tr>
<tr>
<td>6.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.705</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1452.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1457.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1444.444</td>
<td>1444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1448.276</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1450.551</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1450.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1452.139</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1450.000</td>
<td>1450.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1454.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1454.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1454.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1457.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>1457.687</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>1457.652</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1452.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1457.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1444.444</td>
<td>1444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1448.276</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1450.551</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1450.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1452.139</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1450.000</td>
<td>1450.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1454.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1454.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1454.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1457.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>1457.687</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>1457.652</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1452.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1457.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1444.444</td>
<td>1444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1448.276</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1450.551</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1450.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1452.139</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1450.000</td>
<td>1450.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1450.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1454.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1454.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1454.912</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1457.722</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>1457.687</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>1457.652</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.912, 63.614%; route: 2.810, 36.386%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>109.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>118.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>228.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>117.218</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>117.450</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>118.805</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>222.222</td>
<td>222.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>222.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>226.054</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>228.326</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>228.291</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.832</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1005.346</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1005.548</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1006.431</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1003.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1003.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1003.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1005.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>1005.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.832</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1005.346</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1005.548</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1006.431</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1003.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1003.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1003.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1005.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>1005.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.832</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1005.346</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1005.548</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>1006.431</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1003.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1003.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1003.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1005.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>1005.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C31[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C31[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>112.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>117.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>114.943</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>116.457</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>116.659</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>61</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>117.542</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>378</td>
<td>PLL_L[0]</td>
<td>u_PLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-111.111</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>378</td>
<td>sys_clk</td>
<td>-12.993</td>
<td>2.811</td>
</tr>
<tr>
<td>351</td>
<td>gw_gao_inst_0/control0[0]</td>
<td>-1.515</td>
<td>2.925</td>
</tr>
<tr>
<td>101</td>
<td>gw_gao_inst_0/u_la0_top/n20_3</td>
<td>46.831</td>
<td>1.628</td>
</tr>
<tr>
<td>81</td>
<td>gw_gao_inst_0/u_la0_top/data_out_shift_reg_78_7</td>
<td>44.044</td>
<td>1.467</td>
</tr>
<tr>
<td>79</td>
<td>gw_gao_inst_0/u_la0_top/n1006_5</td>
<td>43.481</td>
<td>1.965</td>
</tr>
<tr>
<td>77</td>
<td>pix_clk</td>
<td>-1.816</td>
<td>2.274</td>
</tr>
<tr>
<td>66</td>
<td>u_loader/rd_ptr[7]</td>
<td>-10.175</td>
<td>1.093</td>
</tr>
<tr>
<td>64</td>
<td>gw_gao_inst_0/u_la0_top/n1006_4</td>
<td>43.412</td>
<td>1.441</td>
</tr>
<tr>
<td>61</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao</td>
<td>5.514</td>
<td>1.356</td>
</tr>
<tr>
<td>42</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/de_d</td>
<td>1.665</td>
<td>2.885</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C30</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
