git clone --depth 1 --no-tags https://github.com/ntwong0/vivado_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139538154
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-produto3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140979334
git clone --depth 1 --no-tags https://github.com/andreidepart/hdl_sim_templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135402270
git clone --depth 1 --no-tags https://github.com/VALINT/verilog-EXAMPLES-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142629941
git clone --depth 1 --no-tags https://github.com/Twofyw/cpu-course-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141069371
git clone --depth 1 --no-tags https://github.com/RobertTeodoropol/VerilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141940089
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/HK_FPGA_OpenCL_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141621698
git clone --depth 1 --no-tags https://github.com/sr-89-ee-ce/gameConsole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139005529
git clone --depth 1 --no-tags https://github.com/puwasuru/CO221ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139191314
git clone --depth 1 --no-tags https://github.com/josephsieang/Computer-Architecture-2018-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139097132
git clone --depth 1 --no-tags https://github.com/AlbertHuyb/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140137081
git clone --depth 1 --no-tags https://github.com/Wangld5/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137907654
git clone --depth 1 --no-tags https://github.com/melissafalcao/cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140018342
git clone --depth 1 --no-tags https://github.com/ksungkeun84/complete_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136555675
git clone --depth 1 --no-tags https://github.com/vad-rulezz/or1200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136517062
git clone --depth 1 --no-tags https://github.com/htti/ddr3_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136488199
git clone --depth 1 --no-tags https://github.com/WesPain/TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135926051
git clone --depth 1 --no-tags https://github.com/davidcyuan/cs429h_s18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135927841
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136343271
git clone --depth 1 --no-tags https://github.com/howardliu09/test_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135814519
git clone --depth 1 --no-tags https://github.com/baolinhkn-zz/UCLA-CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136752066
git clone --depth 1 --no-tags https://github.com/Muyun99/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136818537
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-OMundoDoWumpus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136659861
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-MoleAttack2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137108672
git clone --depth 1 --no-tags https://github.com/renancfarias/CL2-2017.2-MoleAttack2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137104995
git clone --depth 1 --no-tags https://github.com/tchandrahas/ECEN468.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135531466
git clone --depth 1 --no-tags https://github.com/vinilima07/tomasuloVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135436887
git clone --depth 1 --no-tags https://github.com/noraacee/3d-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134938886
git clone --depth 1 --no-tags https://github.com/nganinho/ArtyA7---single_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137452197
git clone --depth 1 --no-tags https://github.com/tonggege001/Digits_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137461127
git clone --depth 1 --no-tags https://github.com/CurryYuan/cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138238212
git clone --depth 1 --no-tags https://github.com/ryanwwest/MIPS-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137617955
git clone --depth 1 --no-tags https://github.com/davidcastells/CommonHDLIPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138885718
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264443
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119070
git clone --depth 1 --no-tags https://github.com/PubuduC/Traffic-Controller-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140783732
git clone --depth 1 --no-tags https://github.com/jordan-jia/HW-SW-Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140730424
git clone --depth 1 --no-tags https://github.com/AMALBYJU/Logisim_and_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141915439
git clone --depth 1 --no-tags https://github.com/benpigchu/SYS-reinvention.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140539507
git clone --depth 1 --no-tags https://github.com/lzacchi/INE5406.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143328620
git clone --depth 1 --no-tags https://github.com/osamaadam/cpu-syouf-shamaa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140114862
git clone --depth 1 --no-tags https://github.com/kingjy79/rlawhdduq1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140063709
git clone --depth 1 --no-tags https://github.com/ke3lipox/Sistemasdigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139197702
git clone --depth 1 --no-tags https://github.com/powlib/proj_afifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139108683
git clone --depth 1 --no-tags https://github.com/szadet/cryhacc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139175641
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140258852
git clone --depth 1 --no-tags https://github.com/dafei-qin/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139684634
git clone --depth 1 --no-tags https://github.com/andrew-waugh/VPATest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135953889
git clone --depth 1 --no-tags https://github.com/jeanmerced/SPARC-V8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135933971
git clone --depth 1 --no-tags https://github.com/lucasjll/CL2-2017.2-CI-LOCKER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136958780
git clone --depth 1 --no-tags https://github.com/xThauma/VerilogSW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136976502
git clone --depth 1 --no-tags https://github.com/tallenintegsys/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135859024
git clone --depth 1 --no-tags https://github.com/msadegh97/receive-analysis-and-demonstration-system-of-analog-signals-based-on-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135795492
git clone --depth 1 --no-tags https://github.com/cr1901/misoc-lm32-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136745092
git clone --depth 1 --no-tags https://github.com/guilherme27/PSD-Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138747365
git clone --depth 1 --no-tags https://github.com/Harinlen/VGA-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138243369
git clone --depth 1 --no-tags https://github.com/is682431/Roldanprac2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137962979
git clone --depth 1 --no-tags https://github.com/nmarcopo/alteraMetronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138807493
git clone --depth 1 --no-tags https://github.com/Abreto/ddpp-sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138987802
git clone --depth 1 --no-tags https://github.com/DDilshani/4-bit-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135191172
git clone --depth 1 --no-tags https://github.com/samuelscn/Trabalho-de-OCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135067006
git clone --depth 1 --no-tags https://github.com/CoderUtil/SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135389100
git clone --depth 1 --no-tags https://github.com/chensm9/SimgleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135109817
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Smart-Irrigation-System-using-MQTT-Nexys4-DDR-and-MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135367197
git clone --depth 1 --no-tags https://github.com/HamidNE/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135472093
git clone --depth 1 --no-tags https://github.com/fabioafreitas/Processador_MIPS_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136492789
git clone --depth 1 --no-tags https://github.com/ttran23/MIPS-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138398121
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-VGA_Monitor_Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138493519
git clone --depth 1 --no-tags https://github.com/wolkenmeer911/testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139921397
git clone --depth 1 --no-tags https://github.com/itsMorteza/FIR-Filter-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139430567
git clone --depth 1 --no-tags https://github.com/obapa/Dominion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142494915
git clone --depth 1 --no-tags https://github.com/dqtblldvn/Simple-MIPS-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142982952
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264581
git clone --depth 1 --no-tags https://github.com/SiskonEmilia/CPU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135065427
git clone --depth 1 --no-tags https://github.com/azurite/DDC-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135475029
git clone --depth 1 --no-tags https://github.com/tk0103/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137239101
git clone --depth 1 --no-tags https://github.com/LiviaAndreea/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138004874
git clone --depth 1 --no-tags https://github.com/FlavianSP/VGA-bun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138142552
git clone --depth 1 --no-tags https://github.com/jnestor/Conways-Game-Of-Life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137396623
git clone --depth 1 --no-tags https://github.com/Krabsenm/dspc_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137461236
git clone --depth 1 --no-tags https://github.com/zixuan-chen/FPGA_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137721655
git clone --depth 1 --no-tags https://github.com/TomaAndreea22/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137948550
git clone --depth 1 --no-tags https://github.com/ericwu13/ic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138403049
git clone --depth 1 --no-tags https://github.com/ShasonB/EEC-180B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138388900
git clone --depth 1 --no-tags https://github.com/uersname/first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141020686
git clone --depth 1 --no-tags https://github.com/FunakiHideaki/MDPlayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141027071
git clone --depth 1 --no-tags https://github.com/youwu94/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140478204
git clone --depth 1 --no-tags https://github.com/KnightHartX/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140376083
git clone --depth 1 --no-tags https://github.com/Tensorfengsheng1926/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140927746
git clone --depth 1 --no-tags https://github.com/cmdIrelia/DS18B20-LM595-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135173329
git clone --depth 1 --no-tags https://github.com/626zdysdq/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135251647
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-problema2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137889607
git clone --depth 1 --no-tags https://github.com/AleWstyd/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137235722
git clone --depth 1 --no-tags https://github.com/conangit/fpga_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137381475
git clone --depth 1 --no-tags https://github.com/cristobal13/CORNEJO_TAREA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138215003
git clone --depth 1 --no-tags https://github.com/bueno085/Sistemas_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138802233
git clone --depth 1 --no-tags https://github.com/gkulla/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135767484
git clone --depth 1 --no-tags https://github.com/matheusmstos/laoc2-snooping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137495100
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2.2017.2-JogoFlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137115363
