{
  "design": {
    "design_info": {
      "boundary_crc": "0x6A4A8B19992C1B9F",
      "device": "xc7s25csga225-1",
      "gen_directory": "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze",
      "name": "MicroBlaze",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "xlconstant_0": "",
      "compress_64_to_32_0": "",
      "BlockRam_0": "",
      "CC_0": "",
      "BRAMMUX_0": "",
      "waveParser_0": "",
      "clk1Mhz_0": "",
      "AddressFixer_0": "",
      "dds_compiler_1": "",
      "ila_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset"
          },
          "CLK_DOMAIN": {
            "value": "MicroBlaze_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "MicroBlaze_clk_wiz_0_0",
        "xci_path": "ip\\MicroBlaze_clk_wiz_0_0\\MicroBlaze_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_JITTER": {
            "value": "441.867"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "571.161"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "613.025"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "12"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "MicroBlaze_xlconstant_0_0",
        "xci_path": "ip\\MicroBlaze_xlconstant_0_0\\MicroBlaze_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "compress_64_to_32_0": {
        "vlnv": "xilinx.com:module_ref:compress_64_to_32:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_compress_64_to_32_0_0",
        "xci_path": "ip\\MicroBlaze_compress_64_to_32_0_0\\MicroBlaze_compress_64_to_32_0_0.xci",
        "inst_hier_path": "compress_64_to_32_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "compress_64_to_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "BlockRam_0": {
        "vlnv": "xilinx.com:module_ref:BlockRam:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BlockRam_0_0",
        "xci_path": "ip\\MicroBlaze_BlockRam_0_0\\MicroBlaze_BlockRam_0_0.xci",
        "inst_hier_path": "BlockRam_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BlockRam",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "I"
          },
          "inWave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          }
        }
      },
      "CC_0": {
        "vlnv": "xilinx.com:module_ref:CC:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_CC_0_0",
        "xci_path": "ip\\MicroBlaze_CC_0_0\\MicroBlaze_CC_0_0.xci",
        "inst_hier_path": "CC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "I"
          },
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "xcorr": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xcorr1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "clkcorr": {
            "direction": "O"
          },
          "count": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "BRAMMUX_0": {
        "vlnv": "xilinx.com:module_ref:BRAMMUX:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BRAMMUX_0_0",
        "xci_path": "ip\\MicroBlaze_BRAMMUX_0_0\\MicroBlaze_BRAMMUX_0_0.xci",
        "inst_hier_path": "BRAMMUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAMMUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "Ref0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Ref0Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref1Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref2Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref3Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "waveParser_0": {
        "vlnv": "xilinx.com:module_ref:waveParser:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_waveParser_0_0",
        "xci_path": "ip\\MicroBlaze_waveParser_0_0\\MicroBlaze_waveParser_0_0.xci",
        "inst_hier_path": "waveParser_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "waveParser",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "bufferRef": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "clk1Mhz": {
            "direction": "I"
          }
        }
      },
      "clk1Mhz_0": {
        "vlnv": "xilinx.com:module_ref:clk1Mhz:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_clk1Mhz_0_0",
        "xci_path": "ip\\MicroBlaze_clk1Mhz_0_0\\MicroBlaze_clk1Mhz_0_0.xci",
        "inst_hier_path": "clk1Mhz_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk1Mhz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "O"
          }
        }
      },
      "AddressFixer_0": {
        "vlnv": "xilinx.com:module_ref:AddressFixer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_AddressFixer_0_0",
        "xci_path": "ip\\MicroBlaze_AddressFixer_0_0\\MicroBlaze_AddressFixer_0_0.xci",
        "inst_hier_path": "AddressFixer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AddressFixer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "counter": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "23",
        "xci_name": "MicroBlaze_dds_compiler_0_1",
        "xci_path": "ip\\MicroBlaze_dds_compiler_0_1\\MicroBlaze_dds_compiler_0_1.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "200"
          },
          "Latency": {
            "value": "7"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "12"
          },
          "PINC1": {
            "value": "1"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Width": {
            "value": "12"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "MicroBlaze_ila_0_0",
        "xci_path": "ip\\MicroBlaze_ila_0_0\\MicroBlaze_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "64"
          },
          "C_PROBE1_TYPE": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "BRAMMUX_0_Ref0": {
        "ports": [
          "BRAMMUX_0/Ref0",
          "CC_0/waveRef0"
        ]
      },
      "BRAMMUX_0_Ref0Address": {
        "ports": [
          "BRAMMUX_0/Ref0Address",
          "BlockRam_0/waveRef0AddressB"
        ]
      },
      "BRAMMUX_0_Ref1": {
        "ports": [
          "BRAMMUX_0/Ref1",
          "CC_0/waveRef1"
        ]
      },
      "BRAMMUX_0_Ref1Address": {
        "ports": [
          "BRAMMUX_0/Ref1Address",
          "BlockRam_0/waveRef1AddressB"
        ]
      },
      "BRAMMUX_0_Ref2": {
        "ports": [
          "BRAMMUX_0/Ref2",
          "CC_0/waveRef2"
        ]
      },
      "BRAMMUX_0_Ref2Address": {
        "ports": [
          "BRAMMUX_0/Ref2Address",
          "BlockRam_0/waveRef2AddressB"
        ]
      },
      "BRAMMUX_0_Ref3": {
        "ports": [
          "BRAMMUX_0/Ref3",
          "CC_0/waveRef3"
        ]
      },
      "BRAMMUX_0_Ref3Address": {
        "ports": [
          "BRAMMUX_0/Ref3Address",
          "BlockRam_0/waveRef3AddressB"
        ]
      },
      "BlockRam_0_wave00": {
        "ports": [
          "BlockRam_0/wave00",
          "CC_0/wave00"
        ]
      },
      "BlockRam_0_wave0": {
        "ports": [
          "BlockRam_0/wave0",
          "CC_0/wave0"
        ]
      },
      "BlockRam_0_wave01": {
        "ports": [
          "BlockRam_0/wave01",
          "CC_0/wave01"
        ]
      },
      "BlockRam_0_wave1": {
        "ports": [
          "BlockRam_0/wave1",
          "CC_0/wave1"
        ]
      },
      "BlockRam_0_wave02": {
        "ports": [
          "BlockRam_0/wave02",
          "CC_0/wave02"
        ]
      },
      "BlockRam_0_wave2": {
        "ports": [
          "BlockRam_0/wave2",
          "CC_0/wave2"
        ]
      },
      "BlockRam_0_wave03": {
        "ports": [
          "BlockRam_0/wave03",
          "CC_0/wave03"
        ]
      },
      "BlockRam_0_wave3": {
        "ports": [
          "BlockRam_0/wave3",
          "CC_0/wave3"
        ]
      },
      "BlockRam_0_waveRef0": {
        "ports": [
          "BlockRam_0/waveRef0",
          "BRAMMUX_0/waveRef0"
        ]
      },
      "BlockRam_0_waveRef1": {
        "ports": [
          "BlockRam_0/waveRef1",
          "BRAMMUX_0/waveRef1"
        ]
      },
      "BlockRam_0_waveRef2": {
        "ports": [
          "BlockRam_0/waveRef2",
          "BRAMMUX_0/waveRef2"
        ]
      },
      "BlockRam_0_waveRef3": {
        "ports": [
          "BlockRam_0/waveRef3",
          "BRAMMUX_0/waveRef3"
        ]
      },
      "CC_0_clkcorr": {
        "ports": [
          "CC_0/clkcorr",
          "ila_0/probe1"
        ]
      },
      "CC_0_count": {
        "ports": [
          "CC_0/count",
          "AddressFixer_0/counter"
        ]
      },
      "CC_0_wave00Address": {
        "ports": [
          "CC_0/wave00Address",
          "BlockRam_0/wave00AddressB"
        ]
      },
      "CC_0_wave01Address": {
        "ports": [
          "CC_0/wave01Address",
          "BlockRam_0/wave01AddressB"
        ]
      },
      "CC_0_wave02Address": {
        "ports": [
          "CC_0/wave02Address",
          "BlockRam_0/wave02AddressB"
        ]
      },
      "CC_0_wave03Address": {
        "ports": [
          "CC_0/wave03Address",
          "BlockRam_0/wave03AddressB"
        ]
      },
      "CC_0_wave0Address": {
        "ports": [
          "CC_0/wave0Address",
          "BlockRam_0/wave0AddressB"
        ]
      },
      "CC_0_wave1Address": {
        "ports": [
          "CC_0/wave1Address",
          "BlockRam_0/wave1AddressB"
        ]
      },
      "CC_0_wave2Address": {
        "ports": [
          "CC_0/wave2Address",
          "BlockRam_0/wave2AddressB"
        ]
      },
      "CC_0_wave3Address": {
        "ports": [
          "CC_0/wave3Address",
          "BlockRam_0/wave3AddressB"
        ]
      },
      "CC_0_waveRef0Address": {
        "ports": [
          "CC_0/waveRef0Address",
          "BRAMMUX_0/waveRef0Address"
        ]
      },
      "CC_0_waveRef1Address": {
        "ports": [
          "CC_0/waveRef1Address",
          "BRAMMUX_0/waveRef1Address"
        ]
      },
      "CC_0_waveRef2Address": {
        "ports": [
          "CC_0/waveRef2Address",
          "BRAMMUX_0/waveRef2Address"
        ]
      },
      "CC_0_waveRef3Address": {
        "ports": [
          "CC_0/waveRef3Address",
          "BRAMMUX_0/waveRef3Address"
        ]
      },
      "CC_0_xcorr": {
        "ports": [
          "CC_0/xcorr",
          "ila_0/probe0"
        ]
      },
      "CC_0_xcorr1": {
        "ports": [
          "CC_0/xcorr1",
          "compress_64_to_32_0/in_data"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "CC_0/clk",
          "BRAMMUX_0/clk",
          "dds_compiler_1/aclk",
          "clk1Mhz_0/clk",
          "BlockRam_0/clk",
          "ila_0/clk"
        ]
      },
      "Net1": {
        "ports": [
          "clk1Mhz_0/clk1Mhz",
          "CC_0/clk1Mhz",
          "BlockRam_0/clk1Mhz",
          "waveParser_0/clk1Mhz"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "waveParser_0/waveRef",
          "waveParser_0/wave",
          "waveParser_0/wave1"
        ]
      },
      "waveParser_0_buffer": {
        "ports": [
          "waveParser_0/buffer",
          "BlockRam_0/inWave2"
        ]
      },
      "waveParser_0_buffer1": {
        "ports": [
          "waveParser_0/buffer1",
          "BlockRam_0/inWave3"
        ]
      },
      "waveParser_0_bufferRef": {
        "ports": [
          "waveParser_0/bufferRef",
          "BlockRam_0/inWave1"
        ]
      },
      "waveParser_0_wave00Address": {
        "ports": [
          "waveParser_0/wave00Address",
          "BlockRam_0/wave00Address"
        ]
      },
      "waveParser_0_wave01Address": {
        "ports": [
          "waveParser_0/wave01Address",
          "BlockRam_0/wave01Address"
        ]
      },
      "waveParser_0_wave02Address": {
        "ports": [
          "waveParser_0/wave02Address",
          "BlockRam_0/wave02Address"
        ]
      },
      "waveParser_0_wave03Address": {
        "ports": [
          "waveParser_0/wave03Address",
          "BlockRam_0/wave03Address"
        ]
      },
      "waveParser_0_wave0Address": {
        "ports": [
          "waveParser_0/wave0Address",
          "BlockRam_0/wave0Address"
        ]
      },
      "waveParser_0_wave1Address": {
        "ports": [
          "waveParser_0/wave1Address",
          "BlockRam_0/wave1Address"
        ]
      },
      "waveParser_0_wave2Address": {
        "ports": [
          "waveParser_0/wave2Address",
          "BlockRam_0/wave2Address"
        ]
      },
      "waveParser_0_wave3Address": {
        "ports": [
          "waveParser_0/wave3Address",
          "BlockRam_0/wave3Address"
        ]
      },
      "waveParser_0_waveRef0Address": {
        "ports": [
          "waveParser_0/waveRef0Address",
          "BlockRam_0/waveRef0Address"
        ]
      },
      "waveParser_0_waveRef1Address": {
        "ports": [
          "waveParser_0/waveRef1Address",
          "BlockRam_0/waveRef1Address"
        ]
      },
      "waveParser_0_waveRef2Address": {
        "ports": [
          "waveParser_0/waveRef2Address",
          "BlockRam_0/waveRef2Address"
        ]
      },
      "waveParser_0_waveRef3Address": {
        "ports": [
          "waveParser_0/waveRef3Address",
          "BlockRam_0/waveRef3Address"
        ]
      }
    }
  }
}