Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 26 02:03:05 2025
| Host         : REMO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file filter_bd_wrapper_control_sets_placed.rpt
| Design       : filter_bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   247 |
|    Minimum number of control sets                        |   247 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   789 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   247 |
| >= 0 to < 4        |    57 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |    29 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             567 |          196 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |            1219 |          644 |
| Yes          | No                    | No                     |             755 |          202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1251 |          355 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                         |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                            | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                       | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                          |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                            | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |              2 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_4                                                                                                                            | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                               |                1 |              2 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18071_state18_i_1_n_4                                                                                                                            |                3 |              4 |         1.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_decr_token_cntr1_out                                                                                                                                                | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred12945_state19_i_1_n_4                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr12_out                                                                                                                                                        | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |              4 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18215_state18_i_1_n_4                                                                                                                            |                1 |              4 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0] | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                              |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13070_state19_i_1_n_4                                                                                                                           |                1 |              4 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_in_stream_V_data_V_U/state_reg[0]_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_1                                          |                3 |              5 |         1.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                4 |              5 |         1.25 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/ap_predicate_pred10642_state15_i_1_n_4                                                                                                                            |                2 |              5 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                1 |              5 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |              5 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                       | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                2 |              5 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | filter_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred17963_state18_i_1_n_4                                                                                                                            |                2 |              6 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                            |                2 |              6 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                      | filter_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                3 |              6 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_4                                                                                                                                |                2 |              6 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14515_state21_i_1_n_4                                                                                                                              |                3 |              7 |         2.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                       |                2 |              7 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                    | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                    | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[103]_i_1_n_4                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[6]_i_1_n_4                                                                                                                                                          | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/ap_predicate_pred10726_state15_i_1_n_4                                                                                                                            |                5 |              8 |         1.60 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/Q[0]                                                                                                                                                              |                7 |              8 |         1.14 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/select_ln55_650_reg_32081_pp0_iter15_reg[0]                                                                                                                       |                4 |              8 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/icmp_ln17_fu_26019_p2__0                                                                                                                                            |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___287_n_4                                                                                                                                                       |                5 |              8 |         1.60 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___317_n_4                                                                                                                                                       |                7 |              8 |         1.14 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/select_ln70_3_reg_24526_pp0_iter16_reg[0]                                                                                                                         |                7 |              8 |         1.14 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred13053_state19_i_1_n_4                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                                                                                     | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred10750_state15_i_1_n_4                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_4                                                                                                                                 |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/ap_predicate_pred13029_state19_i_1_n_4                                                                                                                            |                4 |              8 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                              |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/select_ln25_reg_26652_pp0_iter16_reg[0]                                                                                                                          |                8 |              8 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/icmp_ln62_fu_31540_p2                                                                                                                                             |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/select_ln25_5_reg_26684_pp0_iter16_reg_reg[3]__0_0[0]                                                                                                             |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_4                                                                                                                                                          | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13178_state19_i_1_n_4                                                                                                                           |                8 |              8 |         1.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_out_stream_V_data_V_U/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13154_state19_i_1_n_4                                                                                                                           |                7 |              8 |         1.14 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_out_stream_V_data_V_U/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18227_state18_i_1_n_4                                                                                                                            |                5 |              9 |         1.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                2 |              9 |         4.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                         |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                  |                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_out_stream_V_data_V_U/out_stream_TDATA_reg1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                2 |              9 |         4.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred17975_state18_i_1_n_4                                                                                                                            |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_4                                                                                                                                                            | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                       | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_4                                                                                                                                               |                4 |              9 |         2.25 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_4                                                                                                                                                           | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                        |                3 |              9 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                2 |             10 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                4 |             10 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                4 |             10 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_4                                                                                                                                                        | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                     | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                |                3 |             10 |         3.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13166_state19_i_1_n_4                                                                                                                           |                9 |             11 |         1.22 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                    | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                3 |             11 |         3.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                3 |             11 |         3.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                4 |             11 |         2.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                3 |             11 |         3.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred13041_state19_i_1_n_4                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                 |                4 |             11 |         2.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                    | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred10738_state15_i_1_n_4                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___291_n_4                                                                                                                                                       |                5 |             12 |         2.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                   | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                |                4 |             12 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                                                          | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_4                                                                                                                                                | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[106]_i_1_n_4                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                    | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                          |                4 |             12 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                5 |             13 |         2.60 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                3 |             13 |         4.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18119_state18_i_1_n_4                                                                                                                            |                8 |             14 |         1.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/flow_control_loop_pipe_sequential_init_U/indvar_flatten1420_fu_13380                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/i_fu_1344                                                                                                                                                                      | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                    |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/j_fu_1330[6]_i_2_n_4                                                                                                                                                           | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                    |                6 |             14 |         2.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/flow_control_loop_pipe_sequential_init_U/indvar_flatten2201_fu_13340                                                                                                          |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/flow_control_loop_pipe_sequential_init_U/indvar_flatten2922_fu_13480                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/flow_control_loop_pipe_sequential_init_U/indvar_flatten711_fu_13460                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/j_1_fu_1338[6]_i_2_n_4                                                                                                                                                           | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                      |                6 |             14 |         2.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14359_state21_i_1_n_4                                                                                                                              |               10 |             14 |         1.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14347_state21_i_1_n_4                                                                                                                              |                7 |             14 |         2.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                    | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_4                                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                               |                4 |             14 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/j_fu_1326[6]_i_2_n_4                                                                                                                                                          | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                   |                6 |             14 |         2.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                3 |             14 |         4.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                5 |             14 |         2.80 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                              | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                3 |             14 |         4.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/flow_control_loop_pipe_sequential_init_U/indvar_flatten2208_fu_16100                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                |                6 |             15 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14383_state21_i_1_n_4                                                                                                                              |               12 |             15 |         1.25 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             15 |         2.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             15 |         3.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14407_state21_i_1_n_4                                                                                                                              |               10 |             15 |         1.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14431_state21_i_1_n_4                                                                                                                              |                9 |             15 |         1.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14419_state21_i_1_n_4                                                                                                                              |                8 |             15 |         1.88 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                |                3 |             15 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14371_state21_i_1_n_4                                                                                                                              |                9 |             15 |         1.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_3062/ap_predicate_pred14395_state21_i_1_n_4                                                                                                                              |                9 |             15 |         1.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                |                4 |             15 |         3.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/ap_enable_reg_pp0_iter1                                                                                                                                                        | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                    |                5 |             15 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13214_state19_i_1_n_4                                                                                                                           |               15 |             16 |         1.07 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___290_n_4                                                                                                                                                       |               11 |             16 |         1.45 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred13089_state19_i_1_n_4                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred10786_state15_i_1_n_4                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                     | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                4 |             17 |         4.25 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                        |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                     |                3 |             19 |         6.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_4                                                                                                                   |                4 |             19 |         4.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |               12 |             20 |         1.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[5]_i_1_n_4                                                                                                                                                         | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                |                6 |             20 |         3.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                             |                7 |             21 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                        | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                4 |             21 |         5.25 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[40]_i_1_n_4                                                                                                        | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                 |                3 |             21 |         7.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_4                                                                                                        | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                 |                3 |             21 |         7.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                             | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                3 |             22 |         7.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18107_state18_i_1_n_4                                                                                                                            |               18 |             22 |         1.22 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13202_state19_i_1_n_4                                                                                                                           |               19 |             23 |         1.21 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___289_n_4                                                                                                                                                       |               12 |             23 |         1.92 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18143_state18_i_1_n_4                                                                                                                            |               12 |             23 |         1.92 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_5246/ap_predicate_pred18131_state18_i_1_n_4                                                                                                                            |               12 |             23 |         1.92 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred13077_state19_i_1_n_4                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___288_n_4                                                                                                                                                       |               19 |             23 |         1.21 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1067]_i_1_n_4                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1040]_i_1__0_n_4                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13142_state19_i_1_n_4                                                                                                                           |               19 |             23 |         1.21 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred13017_state19_i_1_n_4                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/ap_predicate_pred10774_state15_i_1_n_4                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/i___337_n_4                                                                                                                                                       |               13 |             24 |         1.85 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/ap_predicate_pred10810_state15_i_1_n_4                                                                                                                            |               10 |             24 |         2.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_3576/ap_predicate_pred13101_state19_i_1_n_4                                                                                                                            |               11 |             24 |         2.18 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_fu_4604/ap_predicate_pred10798_state15_i_1_n_4                                                                                                                            |               10 |             24 |         2.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21_fu_4090/ap_predicate_pred13226_state19_i_1_n_4                                                                                                                           |               20 |             24 |         1.20 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                 |                8 |             27 |         3.38 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                          |               10 |             27 |         2.70 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2_fu_5760/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                     |               12 |             28 |         2.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_4                                                                      |                8 |             28 |         3.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_4                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1040]_i_1_n_4                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             30 |         7.50 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/j_fu_598                                                                                                                                                    | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/flow_control_loop_pipe_sequential_init_U/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274_ap_start_reg_reg |                9 |             31 |         3.44 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/int_cols[31]_i_1_n_4                                                                                                                                                                                                            | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/int_rows[31]_i_1_n_4                                                                                                                                                                                                            | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_4                                                                                                                                                   | filter_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                              | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |                8 |             32 |         4.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_4                                                                                                                                              |               15 |             32 |         2.13 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                               | filter_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                 |               12 |             32 |         2.67 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                               |               11 |             33 |         3.00 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/E[0]                                                                                                                                                        | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/flow_control_loop_pipe_sequential_init_U/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274_ap_start_reg_reg |                9 |             34 |         3.78 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_in_stream_V_data_V_U/state_reg[0]_0                                                                                                                                                                                                | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                6 |             35 |         5.83 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_4                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             38 |         4.22 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               25 |             58 |         2.32 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2_fu_2658/indvar_flatten_fu_1106                                                                                                                                                         | filter_bd_i/multi_filter_0/inst/regslice_both_in_stream_V_data_V_U/i_fu_11021_out                                                                                                                                                                                   |               16 |             62 |         3.88 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               17 |             62 |         3.65 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/indvar_flatten3630_fu_606[63]_i_2_n_4                                                                                                                       | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                           |               16 |             63 |         3.94 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/indvar_flatten3630_fu_606[63]_i_2_n_4                                                                                                                       | filter_bd_i/multi_filter_0/inst/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274/flow_control_loop_pipe_sequential_init_U/grp_multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_6274_ap_start_reg_reg |               17 |             65 |         3.82 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               18 |             65 |         3.61 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/regslice_both_out_stream_V_data_V_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               26 |             98 |         3.77 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  | filter_bd_i/multi_filter_0/inst/CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |               47 |            110 |         2.34 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 | filter_bd_i/multi_filter_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               34 |            129 |         3.79 |
|  filter_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |              198 |            673 |         3.40 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


