


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ************************
    2 00000000         ;* @File Name          : startup_stm32g431xx.s
    3 00000000         ;* @Author             : MCD Application Team
    4 00000000         ;* @Brief              : Vector table for MDK-ARM toolch
                       ain
    5 00000000         ;*******************************************************
                       ************************
    6 00000000                 EXPORT           __Vectors
    7 00000000                 EXPORT           Reset_Handler
    8 00000000                 EXTERN           ADC1_2_IRQHandler
    9 00000000                 EXTERN           Main
   10 00000000         
   11 00000000         
   12 00000000 00000400 
                       Stack_Size
                               EQU              0x400       ;    ;1K
   13 00000000         
   14 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   15 00000000         Stack_Mem
                               SPACE            Stack_Size
   16 00000400         __initial_sp
   17 00000400         
   18 00000400         
   19 00000400 00000200 
                       Heap_Size
                               EQU              0x200       ;    ;0.5K
   20 00000400         
   21 00000400                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   22 00000000         __heap_base
   23 00000000         Heap_Mem
                               SPACE            Heap_Size
   24 00000200         __heap_limit
   25 00000200         
   26 00000200                 PRESERVE8
   27 00000200                 THUMB
   28 00000200         
   29 00000200         
   30 00000200         ; Vector Table Mapped to Address 0 at Reset
   31 00000200                 AREA             RESET, DATA, READONLY
   32 00000000         
   33 00000000         ;0x08000000
   34 00000000 00000000 
                       __Vectors
                               DCD              __initial_sp ; Top of Stack
   35 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   36 00000008 00000000        DCD              0           ; NMI Handler
   37 0000000C 00000000        DCD              0           ; Hard Fault Handle
                                                            r
   38 00000010 00000000        DCD              0           ; MPU Fault Handler
                                                            
   39 00000014 00000000        DCD              0           ; Bus Fault Handler
                                                            
   40 00000018 00000000        DCD              0           ; Usage Fault Handl
                                                            er
   41 0000001C 00000000        DCD              0           ; Reserved
   42 00000020 00000000        DCD              0           ; Reserved



ARM Macro Assembler    Page 2 


   43 00000024 00000000        DCD              0           ; Reserved
   44 00000028 00000000        DCD              0           ; Reserved
   45 0000002C 00000000        DCD              0           ; SVCall Handler
   46 00000030 00000000        DCD              0           ; Debug Monitor Han
                                                            dler
   47 00000034 00000000        DCD              0           ; Reserved
   48 00000038 00000000        DCD              0           ; PendSV Handler
   49 0000003C 00000000        DCD              0           ; SysTick Handler
   50 00000040         
   51 00000040         ; External Interrupts
   52 00000040 00000000        DCD              0           ;0 Window WatchDog
   53 00000044 00000000        DCD              0           ;1 PVD/PVM1/PVM2/PV
                                                            M3/PVM4 through EXT
                                                            I Line detection
   54 00000048 00000000        DCD              0           ;2 RTC, TAMP and RC
                                                            C LSE_CSS through t
                                                            he EXTI line
   55 0000004C 00000000        DCD              0           ;3 RTC Wakeup throu
                                                            gh the EXTI line
   56 00000050 00000000        DCD              0           ;4 FLASH
   57 00000054 00000000        DCD              0           ;5 RCC
   58 00000058 00000000        DCD              0           ;6 EXTI Line0
   59 0000005C 00000000        DCD              0           ;7 EXTI Line1
   60 00000060 00000000        DCD              0           ;8 EXTI Line2
   61 00000064 00000000        DCD              0           ;9 EXTI Line3
   62 00000068 00000000        DCD              0           ;10 EXTI Line4
   63 0000006C 00000000        DCD              0           ;11 DMA1 Channel 1
   64 00000070 00000000        DCD              0           ;12 DMA1 Channel 2
   65 00000074 00000000        DCD              0           ;13 DMA1 Channel 3
   66 00000078 00000000        DCD              0           ;14 DMA1 Channel 4
   67 0000007C 00000000        DCD              0           ;15 DMA1 Channel 5
   68 00000080 00000000        DCD              0           ;16 DMA1 Channel 6
   69 00000084 00000000        DCD              0           ;17 Reserved
   70 00000088 00000000        DCD              ADC1_2_IRQHandler 
                                                            ;18 ADC1 and ADC2
   71 0000008C 00000000        DCD              0           ;19 USB Device High
                                                             Priority
   72 00000090 00000000        DCD              0           ;20 USB Device Low 
                                                            Priority
   73 00000094 00000000        DCD              0           ;21 FDCAN1 interrup
                                                            t line 0
   74 00000098 00000000        DCD              0           ;22 FDCAN1 interrup
                                                            t line 1
   75 0000009C 00000000        DCD              0           ;23 External Line[9
                                                            :5]s
   76 000000A0 00000000        DCD              0           ;24 TIM1 Break, Tra
                                                            nsition error, Inde
                                                            x error and TIM15
   77 000000A4 00000000        DCD              0           ;25 TIM1 Update and
                                                             TIM16
   78 000000A8 00000000        DCD              0           ;26 TIM1 Trigger, C
                                                            ommutation, Directi
                                                            on change, Index an
                                                            d TIM17
   79 000000AC 00000000        DCD              0           ;27 TIM1 Capture Co
                                                            mpare
   80 000000B0 00000000        DCD              0           ; TIM2
   81 000000B4 00000000        DCD              0           ; TIM3
   82 000000B8 00000000        DCD              0           ; TIM4



ARM Macro Assembler    Page 3 


   83 000000BC 00000000        DCD              0           ; I2C1 Event
   84 000000C0 00000000        DCD              0           ; I2C1 Error
   85 000000C4 00000000        DCD              0           ; I2C2 Event
   86 000000C8 00000000        DCD              0           ; I2C2 Error
   87 000000CC 00000000        DCD              0           ; SPI1
   88 000000D0 00000000        DCD              0           ; SPI2
   89 000000D4 00000000        DCD              0           ; USART1
   90 000000D8 00000000        DCD              0           ; USART2
   91 000000DC 00000000        DCD              0           ; USART3
   92 000000E0 00000000        DCD              0           ; External Line[15:
                                                            10]
   93 000000E4 00000000        DCD              0           ; RTC Alarm (A and 
                                                            B) through EXTI Lin
                                                            e
   94 000000E8 00000000        DCD              0           ; USB Wakeup throug
                                                            h EXTI line
   95 000000EC 00000000        DCD              0           ; TIM8 Break, Trans
                                                            ition error and Ind
                                                            ex error Interrupt
   96 000000F0 00000000        DCD              0           ; TIM8 Update Inter
                                                            rupt
   97 000000F4 00000000        DCD              0           ; TIM8 Trigger, Com
                                                            mutation, Direction
                                                             change and Index I
                                                            nterrupt
   98 000000F8 00000000        DCD              0           ; TIM8 Capture Comp
                                                            are Interrupt
   99 000000FC 00000000        DCD              0           ; Reserved
  100 00000100 00000000        DCD              0           ; Reserved
  101 00000104 00000000        DCD              0           ; LP TIM1 interrupt
                                                            
  102 00000108 00000000        DCD              0           ; Reserved
  103 0000010C 00000000        DCD              0           ; SPI3
  104 00000110 00000000        DCD              0           ; UART4
  105 00000114 00000000        DCD              0           ; Reserved
  106 00000118 00000000        DCD              0           ; TIM6 and DAC1&3 u
                                                            nderrun errors
  107 0000011C 00000000        DCD              0           ; TIM7 and DAC2&4 u
                                                            nderrun errors
  108 00000120 00000000        DCD              0           ; DMA2 Channel 1
  109 00000124 00000000        DCD              0           ; DMA2 Channel 2
  110 00000128 00000000        DCD              0           ; DMA2 Channel 3
  111 0000012C 00000000        DCD              0           ; DMA2 Channel 4
  112 00000130 00000000        DCD              0           ; DMA2 Channel 5
  113 00000134 00000000        DCD              0           ; Reserved
  114 00000138 00000000        DCD              0           ; Reserved
  115 0000013C 00000000        DCD              0           ; UCPD1
  116 00000140 00000000        DCD              0           ; COMP1, COMP2 and 
                                                            COMP3
  117 00000144 00000000        DCD              0           ; COMP4
  118 00000148 00000000        DCD              0           ; Reserved
  119 0000014C 00000000        DCD              0           ; Reserved
  120 00000150 00000000        DCD              0           ; Reserved
  121 00000154 00000000        DCD              0           ; Reserved
  122 00000158 00000000        DCD              0           ; Reserved
  123 0000015C 00000000        DCD              0           ; Reserved
  124 00000160 00000000        DCD              0           ; Reserved
  125 00000164 00000000        DCD              0           ; Reserved
  126 00000168 00000000        DCD              0           ; Reserved



ARM Macro Assembler    Page 4 


  127 0000016C 00000000        DCD              0           ; CRS Interrupt
  128 00000170 00000000        DCD              0           ; Serial Audio Inte
                                                            rface 1 global inte
                                                            rrupt
  129 00000174 00000000        DCD              0           ; Reserved
  130 00000178 00000000        DCD              0           ; Reserved
  131 0000017C 00000000        DCD              0           ; Reserved
  132 00000180 00000000        DCD              0           ; Reserved
  133 00000184 00000000        DCD              0           ; FPU
  134 00000188 00000000        DCD              0           ; Reserved
  135 0000018C 00000000        DCD              0           ; Reserved
  136 00000190 00000000        DCD              0           ; Reserved
  137 00000194 00000000        DCD              0           ; Reserved
  138 00000198 00000000        DCD              0           ; Reserved
  139 0000019C 00000000        DCD              0           ; Reserved
  140 000001A0 00000000        DCD              0           ; Reserved
  141 000001A4 00000000        DCD              0           ; Reserved
  142 000001A8 00000000        DCD              0           ; RNG global interr
                                                            upt
  143 000001AC 00000000        DCD              0           ; LP UART 1 interru
                                                            pt
  144 000001B0 00000000        DCD              0           ; I2C3 Event
  145 000001B4 00000000        DCD              0           ; I2C3 Error
  146 000001B8 00000000        DCD              0           ; DMAMUX overrun gl
                                                            obal interrupt
  147 000001BC 00000000        DCD              0           ; Reserved
  148 000001C0 00000000        DCD              0           ; Reserved
  149 000001C4 00000000        DCD              0           ; DMA2 Channel 6
  150 000001C8 00000000        DCD              0           ; Reserved
  151 000001CC 00000000        DCD              0           ; Reserved
  152 000001D0 00000000        DCD              0           ; CORDIC
  153 000001D4 00000000        DCD              0           ; FMAC
  154 000001D8         
  155 000001D8                 AREA             |.text|, CODE, READONLY
  156 00000000         
  157 00000000         ; Reset handler
  158 00000000         Reset_Handler
                               PROC
  159 00000000         
  160 00000000 480B            LDR              R0,=0xe000ed08 ;SCB->VTOR
  161 00000002 F04F 6100       LDR              R1,=0x08000000 ;FLASH_BASE
  162 00000006 6001            STR              R1,[R0]
  163 00000008         
  164 00000008 F04F 5080       LDR              R0,=0x10000000 ;CCM_SRAM
  165 0000000C F04F 0100       LDR              R1,=0
  166 00000010 4A08            LDR              R2,=0x10002800 ;10K
  167 00000012         Ccm_Ram_Clear
  168 00000012 6001            STR              R1,[R0]
  169 00000014 3004            ADDS             R0,#4
  170 00000016 4290            CMP              R0,R2
  171 00000018 D1FB            BNE              Ccm_Ram_Clear
  172 0000001A         
  173 0000001A F04F 5000       LDR              R0,=0x20000000 ;SRAM1 + SRAM2
  174 0000001E F04F 0100       LDR              R1,=0
  175 00000022 4A05            LDR              R2,=0x20005800 ;16K + 6K
  176 00000024         Sram_Clear
  177 00000024 6001            STR              R1,[R0]
  178 00000026 3004            ADDS             R0,#4
  179 00000028 4290            CMP              R0,R2



ARM Macro Assembler    Page 5 


  180 0000002A D1FB            BNE              Sram_Clear
  181 0000002C         
  182 0000002C 4803            LDR              R0, =Main
  183 0000002E 4700            BX               R0
  184 00000030                 ENDP
  185 00000030         
  186 00000030                 END
              E000ED08 
              10002800 
              20005800 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\startup.d -o.\objects\startup.o -I.\RTE\_Target_1 
-IE:\MDK\Packs\Keil\STM32G4xx_DFP\1.2.0\Drivers\CMSIS\Device\ST\STM32G4xx\Inclu
de -IE:\MDK\KEILARM\ARM\CMSIS\Include --predefine="__UVISION_VERSION SETA 529" 
--predefine="STM32G431xx SETA 1" --list=.\listings\startup.lst ..\Source\Startu
p.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 14 in file ..\Source\Startup.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 15 in file ..\Source\Startup.s
   Uses
      None
Comment: Stack_Mem unused
__initial_sp 00000400

Symbol: __initial_sp
   Definitions
      At line 16 in file ..\Source\Startup.s
   Uses
      At line 34 in file ..\Source\Startup.s
Comment: __initial_sp used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 21 in file ..\Source\Startup.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 23 in file ..\Source\Startup.s
   Uses
      None
Comment: Heap_Mem unused
__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 22 in file ..\Source\Startup.s
   Uses
      None
Comment: __heap_base unused
__heap_limit 00000200

Symbol: __heap_limit
   Definitions
      At line 24 in file ..\Source\Startup.s
   Uses
      None
Comment: __heap_limit unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RESET 00000000

Symbol: RESET
   Definitions
      At line 31 in file ..\Source\Startup.s
   Uses
      None
Comment: RESET unused
__Vectors 00000000

Symbol: __Vectors
   Definitions
      At line 34 in file ..\Source\Startup.s
   Uses
      At line 6 in file ..\Source\Startup.s
Comment: __Vectors used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 155 in file ..\Source\Startup.s
   Uses
      None
Comment: .text unused
Ccm_Ram_Clear 00000012

Symbol: Ccm_Ram_Clear
   Definitions
      At line 167 in file ..\Source\Startup.s
   Uses
      At line 171 in file ..\Source\Startup.s
Comment: Ccm_Ram_Clear used once
Reset_Handler 00000000

Symbol: Reset_Handler
   Definitions
      At line 158 in file ..\Source\Startup.s
   Uses
      At line 7 in file ..\Source\Startup.s
      At line 35 in file ..\Source\Startup.s

Sram_Clear 00000024

Symbol: Sram_Clear
   Definitions
      At line 176 in file ..\Source\Startup.s
   Uses
      At line 180 in file ..\Source\Startup.s
Comment: Sram_Clear used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

Heap_Size 00000200

Symbol: Heap_Size
   Definitions
      At line 19 in file ..\Source\Startup.s
   Uses
      At line 23 in file ..\Source\Startup.s
Comment: Heap_Size used once
Stack_Size 00000400

Symbol: Stack_Size
   Definitions
      At line 12 in file ..\Source\Startup.s
   Uses
      At line 15 in file ..\Source\Startup.s
Comment: Stack_Size used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

ADC1_2_IRQHandler 00000000

Symbol: ADC1_2_IRQHandler
   Definitions
      At line 8 in file ..\Source\Startup.s
   Uses
      At line 70 in file ..\Source\Startup.s
Comment: ADC1_2_IRQHandler used once
Main 00000000

Symbol: Main
   Definitions
      At line 9 in file ..\Source\Startup.s
   Uses
      At line 182 in file ..\Source\Startup.s
Comment: Main used once
2 symbols
352 symbols in table
