# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5LapTopTest.srcs/sources_1/new/add_sub.v" \
"../../../../../full_adder.v" \
"../../../../../add_sub_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
