library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity xiaodou is
	port (key:in Std_logic;
	clkb:buffer Std_logic;
	clkc:buffer Std_logic;
end xiaodou;

architecture ak of xiaodou is

signal count2:integer:= 0;
begin
	
	process(clkb)--分频后消抖
	begin
		if(clkb'event and clkb='1') then
			if(key='0') then
				count2<=count2+1;
				if(count2=5) then
					clkc<='0';
				else
					clkc<='1';
				end if;
			else
				count2<=0;
			end if;
		end if;
	end process;
end ak;