{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708527974009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708527974009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 09:06:13 2024 " "Processing started: Wed Feb 21 09:06:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708527974009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708527974009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecodificadorBinario -c DecodificadorBinario --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecodificadorBinario -c DecodificadorBinario --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708527974009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708527974277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708527974277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708527979453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708527979453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario_tb " "Found entity 1: DecodificadorBinario_tb" {  } { { "DecodificadorBinario_tb.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708527979454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708527979454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecodificadorBinario " "Elaborating entity \"DecodificadorBinario\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708527979477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(10) " "Verilog HDL assignment warning at DecodificadorBinario.sv(10): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979477 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(11) " "Verilog HDL assignment warning at DecodificadorBinario.sv(11): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(12) " "Verilog HDL assignment warning at DecodificadorBinario.sv(12): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(13) " "Verilog HDL assignment warning at DecodificadorBinario.sv(13): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(14) " "Verilog HDL assignment warning at DecodificadorBinario.sv(14): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(15) " "Verilog HDL assignment warning at DecodificadorBinario.sv(15): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(16) " "Verilog HDL assignment warning at DecodificadorBinario.sv(16): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(17) " "Verilog HDL assignment warning at DecodificadorBinario.sv(17): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(18) " "Verilog HDL assignment warning at DecodificadorBinario.sv(18): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(19) " "Verilog HDL assignment warning at DecodificadorBinario.sv(19): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(20) " "Verilog HDL assignment warning at DecodificadorBinario.sv(20): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(21) " "Verilog HDL assignment warning at DecodificadorBinario.sv(21): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(22) " "Verilog HDL assignment warning at DecodificadorBinario.sv(22): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(23) " "Verilog HDL assignment warning at DecodificadorBinario.sv(23): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(24) " "Verilog HDL assignment warning at DecodificadorBinario.sv(24): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(25) " "Verilog HDL assignment warning at DecodificadorBinario.sv(25): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DecodificadorBinario.sv(26) " "Verilog HDL assignment warning at DecodificadorBinario.sv(26): truncated value with size 8 to match size of target (7)" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708527979478 "|DecodificadorBinario"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708527979516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 09:06:19 2024 " "Processing ended: Wed Feb 21 09:06:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708527979516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708527979516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708527979516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708527979516 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 18 s " "Quartus Prime Flow was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708527980105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708527980454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708527980454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 09:06:20 2024 " "Processing started: Wed Feb 21 09:06:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708527980454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1708527980454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t f:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DecodificadorBinario DecodificadorBinario " "Command: quartus_sh -t f:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DecodificadorBinario DecodificadorBinario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1708527980454 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim DecodificadorBinario DecodificadorBinario " "Quartus(args): --rtl_sim DecodificadorBinario DecodificadorBinario" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1708527980454 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1708527980577 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1708527980654 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1708527980655 ""}
{ "Warning" "0" "" "Warning: File DecodificadorBinario_run_msim_rtl_verilog.do already exists - backing up current file as DecodificadorBinario_run_msim_rtl_verilog.do.bak6" {  } {  } 0 0 "Warning: File DecodificadorBinario_run_msim_rtl_verilog.do already exists - backing up current file as DecodificadorBinario_run_msim_rtl_verilog.do.bak6" 0 0 "Shell" 0 0 1708527980706 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/simulation/modelsim/DecodificadorBinario_run_msim_rtl_verilog.do" {  } { { "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/simulation/modelsim/DecodificadorBinario_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/simulation/modelsim/DecodificadorBinario_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/simulation/modelsim/DecodificadorBinario_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1708527980713 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1708527980713 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1708527980716 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1708527980716 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario_nativelink_simulation.rpt" {  } { { "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario_nativelink_simulation.rpt" "0" { Text "C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Mata/Documents/GitHub/Laboratorio1/Problema1/DecodificadorBinario_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1708527980716 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "f:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script f:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1708527980716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708527980717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 09:06:20 2024 " "Processing ended: Wed Feb 21 09:06:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708527980717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708527980717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708527980717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1708527980717 ""}
