#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Dec  5 11:19:22 2021
# Process ID: 4460
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27584 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FA_Block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TBA_tb.tcl
restart
run all
restart
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TBA_Block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TBA_tb.tcl
restart
run all
restart
run all
close_sim
create_fileset -constrset constrs_2
add_files -fileset constrs_2 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
create_run synth_2 -flow {Vivado Synthesis 2021}
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
current_run [get_runs impl_2]
launch_runs impl_2 -jobs 16
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
wait_on_run impl_2
set_property constrset constrs_1 [get_runs impl_1]
set_property constrset constrs_1 [get_runs synth_1]
current_run [get_runs synth_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TBA_Source [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
import_files -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
close_project
