digraph collapse_pyr {
    0 [label = ADD_0 op = add ] ;
    2 [label = SUB_2 op = sub ] ;
    3 [label = SUB_3 op = sub ] ;
    6 [label = SUB_6 op = subi value = 2 ] ;
    7 [label = SUB_7 op = subi value = 2 ] ;
    8 [label = ADD_8 op = add ] ;
    9 [label = ADD_9 op = add ] ;
    11 [label = MUL_11 op = muli value = 2 ] ;
    12 [label = OUT_12 op = out ] ;
    15 [label = ADD_15 op = addi value = 2 ] ;
    16 [label = OUT_16 op = out ] ;
    17 [label = ADD_17 op = addi value = 2 ] ;
    18 [label = ADD_18 op = addi value = 2 ] ;
    19 [label = ADD_19 op = addi value = 2 ] ;
    20 [label = ADD_20 op = add ] ;
    21 [label = ADD_21 op = add ] ;
    23 [label = OUT_23 op = OUT ] ;
    24 [label = MUL_24 op = muli value = 2 ] ;
    25 [label = OUT_25 op = OUT ] ;
    26 [label = SUB_26 op = sub ] ;
    27 [label = SUB_27 op = sub ] ;
    28 [label = MUL_28 op = muli value = 2 ] ;
    29 [label = ADD_29 op = addi value = 2 ] ;
    30 [label = ADD_30 op = add ] ;
    34 [label = MUL_34 op = muli value = 2 ] ;
    35 [label = ADD_35 op = addi value = 2 ] ;
    37 [label = SUB_37 op = sub ] ;
    38 [label = ADD_38 op = addi value = 2 ] ;
    39 [label = OUT_39 op = out ] ;
    40 [label = OUT_40 op = out ] ;
    41 [label = MUL_41 op = muli value = 2 ] ;
    42 [label = MUL_42 op = muli value = 2 ] ;
    43 [label = MUL_43 op = muli value = 2 ] ;
    45 [label = ADD_45 op = addi value = 2 ] ;
    48 [label = MUL_48 op = muli value = 2 ] ;
    49 [label = ADD_49 op = addi value = 2 ] ;
    50 [label = ADD_50 op = addi value = 2 ] ;
    51 [label = ADD_51 op = add ] ;
    52 [label = ADD_52 op = addi value = 2 ] ;
    53 [label = ADD_53 op = addi value = 2 ] ;
    57 [label = MUL_57 op = muli value = 2 ] ;
    61 [label = OUT_61 op = out ] ;
    63 [label = ADD_63 op = add ] ;
    64 [label = ADD_64 op = addi value = 2 ] ;
    65 [label = SUB_65 op = subi value = 2 ] ;
    67 [label = OUT_67 op = out ] ;
    70 [label = ADD_70 op = add ] ;
    71 [label = OUT_71 op = out ] ;
    72 [label = IN_72 op = in ] ;
    73 [label = IN_73 op = in ] ;
    74 [label = IN_74 op = in ] ;
    75 [label = IN_75 op = in ] ;
    76 [label = IN_76 op = in ] ;
    78 [label = OUT_78 op = out ] ;
    79 [label = OUT_79 op = out ] ;
    80 [label = OUT_80 op = out ] ;
    81 [label = OUT_81 op = out ] ;
    82 [label = OUT_82 op = out ] ;
    83 [label = OUT_83 op = out ] ;
    84 [label = OUT_84 op = out ] ;
    85 [label = OUT_85 op = out ] ;

    7 -> 0 [port = 0  w = 0 ] ;
    18 -> 26 [port = 0  w = 0 ] ;
    18 -> 41 [port = 0  w = 0 ] ;
    21 -> 2 [port = 0  w = 0 ] ;
    38 -> 2 [port = 1  w = 0 ] ;
    53 -> 3 [port = 0  w = 0 ] ;
    76 -> 3 [port = 1  w = 0 ] ;
    72 -> 6 [port = 0  w = 0 ] ;
    74 -> 7 [port = 0  w = 0 ] ;
    76 -> 8 [port = 0  w = 0 ] ;
    15 -> 8 [port = 1  w = 0 ] ;
    76 -> 9 [port = 0  w = 0 ] ;
    35 -> 9 [port = 1  w = 0 ] ;
    6 -> 11 [port = 0  w = 0 ] ;
    2 -> 12 [port = 0  w = 0 ] ;
    38 -> 81 [port = 0  w = 0 ] ;
    43 -> 15 [port = 0  w = 0 ] ;
    3 -> 16 [port = 0  w = 0 ] ;
    53 -> 79 [port = 0  w = 0 ] ;
    75 -> 18 [port = 0  w = 0 ] ;
    11 -> 19 [port = 0  w = 0 ] ;
    76 -> 20 [port = 0  w = 0 ] ;
    51 -> 20 [port = 1  w = 0 ] ;
    76 -> 21 [port = 0  w = 0 ] ;
    76 -> 21 [port = 1  w = 0 ] ;
    19 -> 23 [port = 0  w = 0 ] ;
    37 -> 78 [port = 0  w = 0 ] ;
    0 -> 24 [port = 0  w = 0 ] ;
    17 -> 25 [port = 0  w = 0 ] ;
    49 -> 80 [port = 0  w = 0 ] ;
    7 -> 26 [port = 1  w = 0 ] ;
    76 -> 27 [port = 0  w = 0 ] ;
    50 -> 27 [port = 1  w = 0 ] ;
    29 -> 28 [port = 0  w = 0 ] ;
    73 -> 29 [port = 0  w = 0 ] ;
    76 -> 30 [port = 0  w = 0 ] ;
    64 -> 30 [port = 1  w = 0 ] ;
    45 -> 34 [port = 0  w = 0 ] ;
    34 -> 35 [port = 0  w = 0 ] ;
    19 -> 37 [port = 0  w = 0 ] ;
    76 -> 37 [port = 1  w = 0 ] ;
    41 -> 38 [port = 0  w = 0 ] ;
    64 -> 39 [port = 0  w = 0 ] ;
    70 -> 83 [port = 0  w = 0 ] ;
    8 -> 40 [port = 0  w = 0 ] ;
    26 -> 42 [port = 0  w = 0 ] ;
    65 -> 43 [port = 0  w = 0 ] ;
    49 -> 17 [port = 0  w = 0 ] ;
    7 -> 45 [port = 0  w = 0 ] ;
    7 -> 48 [port = 0  w = 0 ] ;
    57 -> 49 [port = 0  w = 0 ] ;
    48 -> 50 [port = 0  w = 0 ] ;
    52 -> 51 [port = 0  w = 0 ] ;
    76 -> 51 [port = 1  w = 0 ] ;
    42 -> 52 [port = 0  w = 0 ] ;
    28 -> 53 [port = 0  w = 0 ];
    15 -> 57 [port = 0  w = 0 ] ;
    20 -> 61 [port = 0  w = 0 ] ;
    52 -> 85 [port = 0  w = 0 ] ;
    9 -> 63 [port = 0  w = 0 ] ;
    76 -> 63 [port = 1  w = 0 ] ;
    24 -> 64 [port = 0  w = 0 ] ;
    7 -> 65 [port = 0  w = 0 ] ;
    27 -> 67 [port = 0  w = 0 ] ;
    50 -> 82 [port = 0  w = 0 ] ;
    30 -> 70 [port = 0  w = 0 ] ;
    76 -> 70 [port = 1  w = 0 ] ;
    35 -> 71 [port = 0  w = 0 ] ;
    63 -> 84 [port = 0  w = 0 ] ;
}
