

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Fri May 14 22:55:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel5
* Solution:       optimized
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       24|     1039| 0.240 us | 10.390 us |   24|  1039|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- fill    |       14|       14|         8|          1|          1|         8|    yes   |
        |- loop    |        6|     1021|         7|          1|          1| 1 ~ 1016 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     201|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     399|    -|
|Register         |        0|      -|    1206|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    1499|    1008|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel5_fadd_32nsbkb_U1  |kernel5_fadd_32nsbkb  |        0|      2|  227|  214|    0|
    |kernel5_fcmp_32nscud_U2  |kernel5_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_369_p2                    |     +    |      0|  0|  13|           4|           1|
    |i_fu_562_p2                      |     +    |      0|  0|  18|           1|          11|
    |and_ln12_fu_493_p2               |    and   |      0|  0|   6|           1|           1|
    |and_ln27_fu_646_p2               |    and   |      0|  0|   6|           1|           1|
    |flag_0_2_fu_499_p2               |    and   |      0|  0|   6|           1|           1|
    |flag_2_1_fu_652_p2               |    and   |      0|  0|   6|           1|           1|
    |grp_fu_327_p2                    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln12_1_fu_479_p2            |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln12_3_fu_357_p2            |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln12_fu_473_p2              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln27_1_fu_632_p2            |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln27_fu_626_p2              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_363_p2               |   icmp   |      0|  0|  11|           4|           5|
    |ap_predicate_tran16to18_state11  |    or    |      0|  0|   6|           1|           1|
    |or_ln12_1_fu_489_p2              |    or    |      0|  0|   6|           1|           1|
    |or_ln12_fu_485_p2                |    or    |      0|  0|   6|           1|           1|
    |or_ln27_1_fu_642_p2              |    or    |      0|  0|   6|           1|           1|
    |or_ln27_fu_638_p2                |    or    |      0|  0|   6|           1|           1|
    |ap_enable_pp0                    |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1                    |    xor   |      0|  0|   6|           1|           2|
    |xor_ln11_fu_385_p2               |    xor   |      0|  0|   6|           3|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 201|         116|          41|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |a_address0                      |  15|          3|   10|         30|
    |ap_NS_fsm                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter5         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter6         |  15|          3|    1|          3|
    |ap_phi_mux_sum_2_phi_fu_291_p4  |   9|          2|   32|         64|
    |ap_sig_allocacmp_flag_3_1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_flag_4_1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_flag_5_1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_flag_6_1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_flag_7_1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_flag_7_load    |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_7_1_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_2_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_3_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_4_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_5_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_6_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_7_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_7_8_load   |   9|          2|   32|         64|
    |b_address0                      |  15|          3|   10|         30|
    |flag_2_fu_128                   |   9|          2|    1|          2|
    |flag_3_fu_132                   |   9|          2|    1|          2|
    |flag_4_fu_136                   |   9|          2|    1|          2|
    |flag_5_fu_140                   |   9|          2|    1|          2|
    |flag_6_fu_144                   |   9|          2|    1|          2|
    |flag_7_fu_148                   |   9|          2|    1|          2|
    |grp_fu_313_p0                   |  15|          3|   32|         96|
    |i1_0_reg_211                    |   9|          2|   11|         22|
    |i_0_reg_200                     |   9|          2|    4|          8|
    |sum_1_reg_298                   |   9|          2|   32|         64|
    |sum_2_reg_287                   |   9|          2|   32|         64|
    |sum_3_reg_276                   |   9|          2|   32|         64|
    |sum_4_reg_265                   |   9|          2|   32|         64|
    |sum_5_reg_254                   |   9|          2|   32|         64|
    |sum_6_1_reg_243                 |   9|          2|   32|         64|
    |sum_7_2_6_reg_222               |   9|          2|   32|         64|
    |sum_7_reg_232                   |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 399|         86|  628|       1313|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |bitcast_ln12_1_reg_768   |  32|   0|   32|          0|
    |flag_2_fu_128            |   1|   0|    1|          0|
    |flag_3_fu_132            |   1|   0|    1|          0|
    |flag_4_fu_136            |   1|   0|    1|          0|
    |flag_5_fu_140            |   1|   0|    1|          0|
    |flag_6_fu_144            |   1|   0|    1|          0|
    |flag_7_fu_148            |   1|   0|    1|          0|
    |flag_7_load_reg_861      |   1|   0|    1|          0|
    |i1_0_reg_211             |  11|   0|   11|          0|
    |i_0_reg_200              |   4|   0|    4|          0|
    |icmp_ln12_1_reg_847      |   1|   0|    1|          0|
    |icmp_ln12_2_reg_852      |   1|   0|    1|          0|
    |icmp_ln12_3_reg_773      |   1|   0|    1|          0|
    |icmp_ln12_reg_842        |   1|   0|    1|          0|
    |icmp_ln27_1_reg_890      |   1|   0|    1|          0|
    |icmp_ln27_2_reg_875      |   1|   0|    1|          0|
    |icmp_ln27_reg_885        |   1|   0|    1|          0|
    |icmp_ln8_reg_779         |   1|   0|    1|          0|
    |reg_333                  |  32|   0|   32|          0|
    |reg_338                  |  32|   0|   32|          0|
    |reg_343                  |  32|   0|   32|          0|
    |sum_1_reg_298            |  32|   0|   32|          0|
    |sum_2_reg_287            |  32|   0|   32|          0|
    |sum_3_reg_276            |  32|   0|   32|          0|
    |sum_4_reg_265            |  32|   0|   32|          0|
    |sum_5_reg_254            |  32|   0|   32|          0|
    |sum_6_1_reg_243          |  32|   0|   32|          0|
    |sum_7_1_fu_88            |  32|   0|   32|          0|
    |sum_7_1_load_reg_802     |  32|   0|   32|          0|
    |sum_7_2_6_reg_222        |  32|   0|   32|          0|
    |sum_7_2_fu_92            |  32|   0|   32|          0|
    |sum_7_2_load_reg_807     |  32|   0|   32|          0|
    |sum_7_3_fu_96            |  32|   0|   32|          0|
    |sum_7_3_load_reg_812     |  32|   0|   32|          0|
    |sum_7_4_fu_100           |  32|   0|   32|          0|
    |sum_7_4_load_reg_817     |  32|   0|   32|          0|
    |sum_7_5_fu_104           |  32|   0|   32|          0|
    |sum_7_5_load_reg_822     |  32|   0|   32|          0|
    |sum_7_6_fu_108           |  32|   0|   32|          0|
    |sum_7_6_load_reg_827     |  32|   0|   32|          0|
    |sum_7_7_fu_112           |  32|   0|   32|          0|
    |sum_7_7_load_reg_832     |  32|   0|   32|          0|
    |sum_7_8_fu_116           |  32|   0|   32|          0|
    |sum_7_8_load_reg_837     |  32|   0|   32|          0|
    |sum_7_reg_232            |  32|   0|   32|          0|
    |tmp_8_reg_857            |   1|   0|    1|          0|
    |xor_ln11_reg_798         |   3|   0|    3|          0|
    |flag_7_load_reg_861      |  64|  32|    1|          0|
    |icmp_ln27_2_reg_875      |  64|  32|    1|          0|
    |tmp_8_reg_857            |  64|  32|    1|          0|
    |xor_ln11_reg_798         |  64|  32|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1206| 128|  956|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel5   | return value |
|bound       |  in |   32|   ap_none  |     bound    |    scalar    |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 2
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 7, States = { 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 11 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_7_1 = alloca float"   --->   Operation 19 'alloca' 'sum_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_7_2 = alloca float"   --->   Operation 20 'alloca' 'sum_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_7_3 = alloca float"   --->   Operation 21 'alloca' 'sum_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum_7_4 = alloca float"   --->   Operation 22 'alloca' 'sum_7_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_7_5 = alloca float"   --->   Operation 23 'alloca' 'sum_7_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_7_6 = alloca float"   --->   Operation 24 'alloca' 'sum_7_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_7_7 = alloca float"   --->   Operation 25 'alloca' 'sum_7_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_7_8 = alloca float"   --->   Operation 26 'alloca' 'sum_7_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %bound) nounwind, !map !7"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !13"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !19"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel5_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bound_read = call float @_ssdm_op_Read.ap_auto.float(float %bound) nounwind"   --->   Operation 32 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%flag_0 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 33 'alloca' 'flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%flag_1 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 34 'alloca' 'flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%flag_2 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 35 'alloca' 'flag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%flag_3 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 36 'alloca' 'flag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%flag_4 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 37 'alloca' 'flag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%flag_5 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 38 'alloca' 'flag_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%flag_6 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 39 'alloca' 'flag_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%flag_7 = alloca i1, align 1" [kernel5.cpp:7]   --->   Operation 40 'alloca' 'flag_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast float %bound_read to i32" [kernel5.cpp:12]   --->   Operation 41 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %bitcast_ln12_1 to i23" [kernel5.cpp:12]   --->   Operation 42 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.51ns)   --->   "%icmp_ln12_3 = icmp eq i23 %trunc_ln12, 0" [kernel5.cpp:12]   --->   Operation 43 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.06ns)   --->   "br label %1" [kernel5.cpp:8]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i_1, %fill_end ]"   --->   Operation 45 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.08ns)   --->   "%icmp_ln8 = icmp eq i4 %i_0, -8" [kernel5.cpp:8]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.32ns)   --->   "%i_1 = add i4 %i_0, 1" [kernel5.cpp:8]   --->   Operation 47 'add' 'i_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i4 %i_0 to i3" [kernel5.cpp:10]   --->   Operation 48 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [kernel5.cpp:11]   --->   Operation 49 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln11" [kernel5.cpp:11]   --->   Operation 50 'getelementptr' 'a_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:11]   --->   Operation 51 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln11" [kernel5.cpp:11]   --->   Operation 52 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:11]   --->   Operation 53 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 54 [1/1] (0.61ns)   --->   "%xor_ln11 = xor i3 %trunc_ln10, -1" [kernel5.cpp:11]   --->   Operation 54 'xor' 'xor_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 55 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 56 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 57 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 58 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 59 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 60 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 61 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %branch0" [kernel5.cpp:11]   --->   Operation 62 'br' <Predicate = (!icmp_ln8 & xor_ln11 == 7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %.preheader2.preheader, label %fill_begin" [kernel5.cpp:8]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:11]   --->   Operation 64 'load' 'a_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:11]   --->   Operation 65 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/1] (1.11ns)   --->   "switch i3 %xor_ln11, label %branch7 [
    i3 0, label %fill_begin.branch0_crit_edge
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [kernel5.cpp:11]   --->   Operation 66 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.11>
ST_3 : Operation 67 [1/1] (1.11ns)   --->   "switch i3 %xor_ln11, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [kernel5.cpp:12]   --->   Operation 67 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.11>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 68 [4/4] (7.71ns)   --->   "%sum_0_2 = fadd float %a_load, %b_load" [kernel5.cpp:11]   --->   Operation 68 'fadd' 'sum_0_2' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 69 [3/4] (7.71ns)   --->   "%sum_0_2 = fadd float %a_load, %b_load" [kernel5.cpp:11]   --->   Operation 69 'fadd' 'sum_0_2' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sum_7_1_load = load float* %sum_7_1"   --->   Operation 70 'load' 'sum_7_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sum_7_2_load = load float* %sum_7_2"   --->   Operation 71 'load' 'sum_7_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%sum_7_3_load = load float* %sum_7_3"   --->   Operation 72 'load' 'sum_7_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sum_7_4_load = load float* %sum_7_4"   --->   Operation 73 'load' 'sum_7_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sum_7_5_load = load float* %sum_7_5"   --->   Operation 74 'load' 'sum_7_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sum_7_6_load = load float* %sum_7_6"   --->   Operation 75 'load' 'sum_7_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sum_7_7_load = load float* %sum_7_7"   --->   Operation 76 'load' 'sum_7_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sum_7_8_load = load float* %sum_7_8"   --->   Operation 77 'load' 'sum_7_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/4] (7.71ns)   --->   "%sum_0_2 = fadd float %a_load, %b_load" [kernel5.cpp:11]   --->   Operation 79 'fadd' 'sum_0_2' <Predicate = (!icmp_ln8)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 80 [1/4] (7.71ns)   --->   "%sum_0_2 = fadd float %a_load, %b_load" [kernel5.cpp:11]   --->   Operation 80 'fadd' 'sum_0_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_7" [kernel5.cpp:11]   --->   Operation 81 'store' <Predicate = (xor_ln11 == 6)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_6" [kernel5.cpp:11]   --->   Operation 82 'store' <Predicate = (xor_ln11 == 5)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_5" [kernel5.cpp:11]   --->   Operation 83 'store' <Predicate = (xor_ln11 == 4)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_4" [kernel5.cpp:11]   --->   Operation 84 'store' <Predicate = (xor_ln11 == 3)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_3" [kernel5.cpp:11]   --->   Operation 85 'store' <Predicate = (xor_ln11 == 2)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_2" [kernel5.cpp:11]   --->   Operation 86 'store' <Predicate = (xor_ln11 == 1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_1" [kernel5.cpp:11]   --->   Operation 87 'store' <Predicate = (xor_ln11 == 0)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "store float %sum_0_2, float* %sum_7_8" [kernel5.cpp:11]   --->   Operation 88 'store' <Predicate = (xor_ln11 == 7)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast float %sum_0_2 to i32" [kernel5.cpp:12]   --->   Operation 89 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln12, i32 23, i32 30)" [kernel5.cpp:12]   --->   Operation 90 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i32 %bitcast_ln12 to i23" [kernel5.cpp:12]   --->   Operation 91 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln12_1, i32 23, i32 30)" [kernel5.cpp:12]   --->   Operation 92 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.22ns)   --->   "%icmp_ln12 = icmp ne i8 %tmp_1, -1" [kernel5.cpp:12]   --->   Operation 93 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (1.51ns)   --->   "%icmp_ln12_1 = icmp eq i23 %trunc_ln12_1, 0" [kernel5.cpp:12]   --->   Operation 94 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.22ns)   --->   "%icmp_ln12_2 = icmp ne i8 %tmp_2, -1" [kernel5.cpp:12]   --->   Operation 95 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %sum_0_2, %bound_read" [kernel5.cpp:12]   --->   Operation 96 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 97 'br' <Predicate = (xor_ln11 == 6)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 98 'br' <Predicate = (xor_ln11 == 5)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 99 'br' <Predicate = (xor_ln11 == 4)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 100 'br' <Predicate = (xor_ln11 == 3)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 101 'br' <Predicate = (xor_ln11 == 2)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 102 'br' <Predicate = (xor_ln11 == 1)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 103 'br' <Predicate = (xor_ln11 == 0)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %fill_end" [kernel5.cpp:12]   --->   Operation 104 'br' <Predicate = (xor_ln11 == 7)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.02>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind" [kernel5.cpp:9]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str2) nounwind" [kernel5.cpp:9]   --->   Operation 106 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel5.cpp:10]   --->   Operation 107 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node flag_0_2)   --->   "%or_ln12 = or i1 %icmp_ln12_1, %icmp_ln12" [kernel5.cpp:12]   --->   Operation 108 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node flag_0_2)   --->   "%or_ln12_1 = or i1 %icmp_ln12_3, %icmp_ln12_2" [kernel5.cpp:12]   --->   Operation 109 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node flag_0_2)   --->   "%and_ln12 = and i1 %or_ln12, %or_ln12_1" [kernel5.cpp:12]   --->   Operation 110 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %sum_0_2, %bound_read" [kernel5.cpp:12]   --->   Operation 111 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.61ns) (out node of the LUT)   --->   "%flag_0_2 = and i1 %and_ln12, %tmp_3" [kernel5.cpp:12]   --->   Operation 112 'and' 'flag_0_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_6, align 1" [kernel5.cpp:12]   --->   Operation 113 'store' <Predicate = (xor_ln11 == 6)> <Delay = 1.06>
ST_9 : Operation 114 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_5, align 1" [kernel5.cpp:12]   --->   Operation 114 'store' <Predicate = (xor_ln11 == 5)> <Delay = 1.06>
ST_9 : Operation 115 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_4, align 1" [kernel5.cpp:12]   --->   Operation 115 'store' <Predicate = (xor_ln11 == 4)> <Delay = 1.06>
ST_9 : Operation 116 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_3, align 1" [kernel5.cpp:12]   --->   Operation 116 'store' <Predicate = (xor_ln11 == 3)> <Delay = 1.06>
ST_9 : Operation 117 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_2, align 1" [kernel5.cpp:12]   --->   Operation 117 'store' <Predicate = (xor_ln11 == 2)> <Delay = 1.06>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "store i1 %flag_0_2, i1* %flag_1, align 1" [kernel5.cpp:12]   --->   Operation 118 'store' <Predicate = (xor_ln11 == 1)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "store i1 %flag_0_2, i1* %flag_0, align 1" [kernel5.cpp:12]   --->   Operation 119 'store' <Predicate = (xor_ln11 == 0)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.06ns)   --->   "store i1 %flag_0_2, i1* %flag_7, align 1" [kernel5.cpp:12]   --->   Operation 120 'store' <Predicate = (xor_ln11 == 7)> <Delay = 1.06>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str2, i32 %tmp_4) nounwind" [kernel5.cpp:13]   --->   Operation 121 'specregionend' 'empty_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "br label %1" [kernel5.cpp:8]   --->   Operation 122 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.06>
ST_10 : Operation 123 [1/1] (1.06ns)   --->   "br label %.preheader2" [kernel5.cpp:15]   --->   Operation 123 'br' <Predicate = true> <Delay = 1.06>

State 11 <SV = 7> <Delay = 2.66>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i, %loop_end ], [ 8, %.preheader2.preheader ]"   --->   Operation 124 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i1_0, i32 10)" [kernel5.cpp:15]   --->   Operation 125 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind" [kernel5.cpp:16]   --->   Operation 126 'specloopname' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str3) nounwind" [kernel5.cpp:16]   --->   Operation 127 'specregionbegin' 'tmp' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel5.cpp:17]   --->   Operation 128 'specpipeline' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%flag_7_load = load i1* %flag_7, align 1" [kernel5.cpp:17]   --->   Operation 129 'load' 'flag_7_load' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %flag_7_load, label %.loopexit, label %loop_end" [kernel5.cpp:17]   --->   Operation 130 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %i1_0 to i64" [kernel5.cpp:26]   --->   Operation 131 'zext' 'zext_ln26' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln26" [kernel5.cpp:26]   --->   Operation 132 'getelementptr' 'a_addr_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (2.66ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [kernel5.cpp:26]   --->   Operation 133 'load' 'a_load_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln26" [kernel5.cpp:26]   --->   Operation 134 'getelementptr' 'b_addr_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (2.66ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [kernel5.cpp:26]   --->   Operation 135 'load' 'b_load_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln12_1, i32 23, i32 30)" [kernel5.cpp:27]   --->   Operation 136 'partselect' 'tmp_6' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.22ns)   --->   "%icmp_ln27_2 = icmp ne i8 %tmp_6, -1" [kernel5.cpp:27]   --->   Operation 137 'icmp' 'icmp_ln27_2' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (1.42ns)   --->   "%i = add i11 1, %i1_0" [kernel5.cpp:15]   --->   Operation 138 'add' 'i' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 2.66>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%flag_7_1 = load i1* %flag_6, align 1" [kernel5.cpp:24]   --->   Operation 139 'load' 'flag_7_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.06ns)   --->   "store i1 %flag_7_1, i1* %flag_7, align 1" [kernel5.cpp:24]   --->   Operation 140 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_12 : Operation 141 [1/2] (2.66ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [kernel5.cpp:26]   --->   Operation 141 'load' 'a_load_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 142 [1/2] (2.66ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [kernel5.cpp:26]   --->   Operation 142 'load' 'b_load_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 9> <Delay = 7.71>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%flag_6_1 = load i1* %flag_5, align 1" [kernel5.cpp:24]   --->   Operation 143 'load' 'flag_6_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (1.06ns)   --->   "store i1 %flag_6_1, i1* %flag_6, align 1" [kernel5.cpp:24]   --->   Operation 144 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_13 : Operation 145 [4/4] (7.71ns)   --->   "%sum_0 = fadd float %a_load_1, %b_load_1" [kernel5.cpp:26]   --->   Operation 145 'fadd' 'sum_0' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 7.71>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%flag_5_1 = load i1* %flag_4, align 1" [kernel5.cpp:24]   --->   Operation 146 'load' 'flag_5_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (1.06ns)   --->   "store i1 %flag_5_1, i1* %flag_5, align 1" [kernel5.cpp:24]   --->   Operation 147 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_14 : Operation 148 [3/4] (7.71ns)   --->   "%sum_0 = fadd float %a_load_1, %b_load_1" [kernel5.cpp:26]   --->   Operation 148 'fadd' 'sum_0' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.71>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%flag_4_1 = load i1* %flag_3, align 1" [kernel5.cpp:24]   --->   Operation 149 'load' 'flag_4_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (1.06ns)   --->   "store i1 %flag_4_1, i1* %flag_4, align 1" [kernel5.cpp:24]   --->   Operation 150 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_15 : Operation 151 [2/4] (7.71ns)   --->   "%sum_0 = fadd float %a_load_1, %b_load_1" [kernel5.cpp:26]   --->   Operation 151 'fadd' 'sum_0' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.71>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%sum_7_2_6 = phi float [ %sum_7, %loop_end ], [ %sum_7_8_load, %.preheader2.preheader ]"   --->   Operation 152 'phi' 'sum_7_2_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%sum_7 = phi float [ %sum_6_1, %loop_end ], [ %sum_7_7_load, %.preheader2.preheader ]"   --->   Operation 153 'phi' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%sum_6_1 = phi float [ %sum_5, %loop_end ], [ %sum_7_6_load, %.preheader2.preheader ]"   --->   Operation 154 'phi' 'sum_6_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%sum_5 = phi float [ %sum_4, %loop_end ], [ %sum_7_5_load, %.preheader2.preheader ]"   --->   Operation 155 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%sum_4 = phi float [ %sum_3, %loop_end ], [ %sum_7_4_load, %.preheader2.preheader ]"   --->   Operation 156 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%sum_3 = phi float [ %sum_2, %loop_end ], [ %sum_7_3_load, %.preheader2.preheader ]"   --->   Operation 157 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_1, %loop_end ], [ %sum_7_2_load, %.preheader2.preheader ]"   --->   Operation 158 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_0, %loop_end ], [ %sum_7_1_load, %.preheader2.preheader ]"   --->   Operation 159 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1016, i64 508) nounwind"   --->   Operation 160 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.loopexit, label %loop_begin" [kernel5.cpp:15]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%flag_3_1 = load i1* %flag_2, align 1" [kernel5.cpp:24]   --->   Operation 162 'load' 'flag_3_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (1.06ns)   --->   "store i1 %flag_3_1, i1* %flag_3, align 1" [kernel5.cpp:24]   --->   Operation 163 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_16 : Operation 164 [1/4] (7.71ns)   --->   "%sum_0 = fadd float %a_load_1, %b_load_1" [kernel5.cpp:26]   --->   Operation 164 'fadd' 'sum_0' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast float %sum_2 to i32" [kernel5.cpp:27]   --->   Operation 165 'bitcast' 'bitcast_ln27' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln27, i32 23, i32 30)" [kernel5.cpp:27]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27 to i23" [kernel5.cpp:27]   --->   Operation 167 'trunc' 'trunc_ln27' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (1.22ns)   --->   "%icmp_ln27 = icmp ne i8 %tmp_5, -1" [kernel5.cpp:27]   --->   Operation 168 'icmp' 'icmp_ln27' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.51ns)   --->   "%icmp_ln27_1 = icmp eq i23 %trunc_ln27, 0" [kernel5.cpp:27]   --->   Operation 169 'icmp' 'icmp_ln27_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [2/2] (3.34ns)   --->   "%tmp_7 = fcmp oge float %sum_2, %bound_read" [kernel5.cpp:27]   --->   Operation 170 'fcmp' 'tmp_7' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 5.02>
ST_17 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node flag_2_1)   --->   "%or_ln27 = or i1 %icmp_ln27_1, %icmp_ln27" [kernel5.cpp:27]   --->   Operation 171 'or' 'or_ln27' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node flag_2_1)   --->   "%or_ln27_1 = or i1 %icmp_ln12_3, %icmp_ln27_2" [kernel5.cpp:27]   --->   Operation 172 'or' 'or_ln27_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node flag_2_1)   --->   "%and_ln27 = and i1 %or_ln27, %or_ln27_1" [kernel5.cpp:27]   --->   Operation 173 'and' 'and_ln27' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/2] (3.34ns)   --->   "%tmp_7 = fcmp oge float %sum_2, %bound_read" [kernel5.cpp:27]   --->   Operation 174 'fcmp' 'tmp_7' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.61ns) (out node of the LUT)   --->   "%flag_2_1 = and i1 %and_ln27, %tmp_7" [kernel5.cpp:27]   --->   Operation 175 'and' 'flag_2_1' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (1.06ns)   --->   "store i1 %flag_2_1, i1* %flag_2, align 1" [kernel5.cpp:27]   --->   Operation 176 'store' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 1.06>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str3, i32 %tmp) nounwind" [kernel5.cpp:28]   --->   Operation 177 'specregionend' 'empty_8' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel5.cpp:15]   --->   Operation 178 'br' <Predicate = (!tmp_8 & !flag_7_load)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "ret float %sum_7_2_6" [kernel5.cpp:30]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_7_1           (alloca           ) [ 0011111111000000000]
sum_7_2           (alloca           ) [ 0011111111000000000]
sum_7_3           (alloca           ) [ 0011111111000000000]
sum_7_4           (alloca           ) [ 0011111111000000000]
sum_7_5           (alloca           ) [ 0011111111000000000]
sum_7_6           (alloca           ) [ 0011111111000000000]
sum_7_7           (alloca           ) [ 0011111111000000000]
sum_7_8           (alloca           ) [ 0011111111000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000]
bound_read        (read             ) [ 0011111111111111110]
flag_0            (alloca           ) [ 0011111111000000000]
flag_1            (alloca           ) [ 0011111111000000000]
flag_2            (alloca           ) [ 0011111111111111110]
flag_3            (alloca           ) [ 0011111111111111110]
flag_4            (alloca           ) [ 0011111111111111110]
flag_5            (alloca           ) [ 0011111111111111110]
flag_6            (alloca           ) [ 0011111111111111110]
flag_7            (alloca           ) [ 0011111111111111110]
bitcast_ln12_1    (bitcast          ) [ 0011111111111111110]
trunc_ln12        (trunc            ) [ 0000000000000000000]
icmp_ln12_3       (icmp             ) [ 0011111111111111110]
br_ln8            (br               ) [ 0111111111000000000]
i_0               (phi              ) [ 0010000000000000000]
icmp_ln8          (icmp             ) [ 0011111111000000000]
i_1               (add              ) [ 0111111111000000000]
trunc_ln10        (trunc            ) [ 0000000000000000000]
zext_ln11         (zext             ) [ 0000000000000000000]
a_addr            (getelementptr    ) [ 0011000000000000000]
b_addr            (getelementptr    ) [ 0011000000000000000]
xor_ln11          (xor              ) [ 0011111111000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln11           (br               ) [ 0000000000000000000]
br_ln8            (br               ) [ 0000000000000000000]
a_load            (load             ) [ 0010111100000000000]
b_load            (load             ) [ 0010111100000000000]
switch_ln11       (switch           ) [ 0000000000000000000]
switch_ln12       (switch           ) [ 0000000000000000000]
sum_7_1_load      (load             ) [ 0000000000111111110]
sum_7_2_load      (load             ) [ 0000000000111111110]
sum_7_3_load      (load             ) [ 0000000000111111110]
sum_7_4_load      (load             ) [ 0000000000111111110]
sum_7_5_load      (load             ) [ 0000000000111111110]
sum_7_6_load      (load             ) [ 0000000000111111110]
sum_7_7_load      (load             ) [ 0000000000111111110]
sum_7_8_load      (load             ) [ 0000000000111111110]
empty             (speclooptripcount) [ 0000000000000000000]
sum_0_2           (fadd             ) [ 0010000011000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
store_ln11        (store            ) [ 0000000000000000000]
bitcast_ln12      (bitcast          ) [ 0000000000000000000]
tmp_1             (partselect       ) [ 0000000000000000000]
trunc_ln12_1      (trunc            ) [ 0000000000000000000]
tmp_2             (partselect       ) [ 0000000000000000000]
icmp_ln12         (icmp             ) [ 0010000001000000000]
icmp_ln12_1       (icmp             ) [ 0010000001000000000]
icmp_ln12_2       (icmp             ) [ 0010000001000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
br_ln12           (br               ) [ 0000000000000000000]
specloopname_ln9  (specloopname     ) [ 0000000000000000000]
tmp_4             (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln10 (specpipeline     ) [ 0000000000000000000]
or_ln12           (or               ) [ 0000000000000000000]
or_ln12_1         (or               ) [ 0000000000000000000]
and_ln12          (and              ) [ 0000000000000000000]
tmp_3             (fcmp             ) [ 0000000000000000000]
flag_0_2          (and              ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
store_ln12        (store            ) [ 0000000000000000000]
empty_5           (specregionend    ) [ 0000000000000000000]
br_ln8            (br               ) [ 0111111111000000000]
br_ln15           (br               ) [ 0000000000111111110]
i1_0              (phi              ) [ 0000000000010000000]
tmp_8             (bitselect        ) [ 0000000000011111110]
specloopname_ln16 (specloopname     ) [ 0000000000000000000]
tmp               (specregionbegin  ) [ 0000000000011111110]
specpipeline_ln17 (specpipeline     ) [ 0000000000000000000]
flag_7_load       (load             ) [ 0000000000011111110]
br_ln17           (br               ) [ 0000000000000000000]
zext_ln26         (zext             ) [ 0000000000000000000]
a_addr_1          (getelementptr    ) [ 0000000000011000000]
b_addr_1          (getelementptr    ) [ 0000000000011000000]
tmp_6             (partselect       ) [ 0000000000000000000]
icmp_ln27_2       (icmp             ) [ 0000000000011111110]
i                 (add              ) [ 0000000000111111110]
flag_7_1          (load             ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
a_load_1          (load             ) [ 0000000000010111100]
b_load_1          (load             ) [ 0000000000010111100]
flag_6_1          (load             ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
flag_5_1          (load             ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
flag_4_1          (load             ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
sum_7_2_6         (phi              ) [ 0000000000011111101]
sum_7             (phi              ) [ 0000000000111111110]
sum_6_1           (phi              ) [ 0000000000111111110]
sum_5             (phi              ) [ 0000000000111111110]
sum_4             (phi              ) [ 0000000000111111110]
sum_3             (phi              ) [ 0000000000111111110]
sum_2             (phi              ) [ 0000000000111111110]
sum_1             (phi              ) [ 0000000000111111110]
empty_7           (speclooptripcount) [ 0000000000000000000]
br_ln15           (br               ) [ 0000000000000000000]
flag_3_1          (load             ) [ 0000000000000000000]
store_ln24        (store            ) [ 0000000000000000000]
sum_0             (fadd             ) [ 0000000000111111110]
bitcast_ln27      (bitcast          ) [ 0000000000000000000]
tmp_5             (partselect       ) [ 0000000000000000000]
trunc_ln27        (trunc            ) [ 0000000000000000000]
icmp_ln27         (icmp             ) [ 0000000000010000010]
icmp_ln27_1       (icmp             ) [ 0000000000010000010]
or_ln27           (or               ) [ 0000000000000000000]
or_ln27_1         (or               ) [ 0000000000000000000]
and_ln27          (and              ) [ 0000000000000000000]
tmp_7             (fcmp             ) [ 0000000000000000000]
flag_2_1          (and              ) [ 0000000000000000000]
store_ln27        (store            ) [ 0000000000000000000]
empty_8           (specregionend    ) [ 0000000000000000000]
br_ln15           (br               ) [ 0000000000111111110]
ret_ln30          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel5_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="sum_7_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sum_7_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum_7_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sum_7_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sum_7_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sum_7_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sum_7_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum_7_8_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="flag_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="flag_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="flag_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="flag_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="flag_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="flag_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="flag_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="flag_7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bound_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="a_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_1/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="a_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="b_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/11 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i1_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i1_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="5" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/11 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sum_7_2_6_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_7_2_6 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="sum_7_2_6_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="7"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_7_2_6/16 "/>
</bind>
</comp>

<comp id="232" class="1005" name="sum_7_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_7 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="sum_7_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="7"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_7/16 "/>
</bind>
</comp>

<comp id="243" class="1005" name="sum_6_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_6_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_6_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="7"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_6_1/16 "/>
</bind>
</comp>

<comp id="254" class="1005" name="sum_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_5 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="sum_5_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="7"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_5/16 "/>
</bind>
</comp>

<comp id="265" class="1005" name="sum_4_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_4 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="sum_4_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="7"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_4/16 "/>
</bind>
</comp>

<comp id="276" class="1005" name="sum_3_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="sum_3_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="7"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/16 "/>
</bind>
</comp>

<comp id="287" class="1005" name="sum_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="sum_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="7"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/16 "/>
</bind>
</comp>

<comp id="298" class="1005" name="sum_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum_1_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="32" slack="7"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/16 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_0_2/4 sum_0/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="7"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/8 tmp_7/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="7"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 tmp_6/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_2/8 icmp_ln27_2/11 "/>
</bind>
</comp>

<comp id="333" class="1005" name="reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load a_load_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load b_load_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_0_2 sum_0 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bitcast_ln12_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln12_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln12_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="23" slack="0"/>
<pin id="359" dir="0" index="1" bw="23" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln10_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln11_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln11_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sum_7_1_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="5"/>
<pin id="393" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_1_load/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sum_7_2_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="5"/>
<pin id="396" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_2_load/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sum_7_3_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="5"/>
<pin id="399" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_3_load/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sum_7_4_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="5"/>
<pin id="402" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_4_load/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum_7_5_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="5"/>
<pin id="405" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_5_load/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sum_7_6_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="5"/>
<pin id="408" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_6_load/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sum_7_7_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="5"/>
<pin id="411" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_7_load/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sum_7_8_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="5"/>
<pin id="414" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_8_load/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln11_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="6"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln11_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="6"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln11_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="6"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln11_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="6"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln11_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="6"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln11_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="6"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln11_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="6"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln11_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="6"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="bitcast_ln12_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln12_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln12_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="23" slack="0"/>
<pin id="481" dir="0" index="1" bw="23" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln12_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="1" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln12_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="8"/>
<pin id="491" dir="0" index="1" bw="1" slack="1"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="flag_0_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="flag_0_2/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln12_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="8"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln12_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="8"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln12_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="8"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln12_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="8"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln12_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="8"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln12_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="8"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln12_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="8"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln12_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="8"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="flag_7_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="7"/>
<pin id="555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_7_load/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln26_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="11" slack="0"/>
<pin id="565" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="flag_7_1_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="8"/>
<pin id="570" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_7_1/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln24_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="8"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="flag_6_1_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="9"/>
<pin id="578" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_6_1/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln24_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="9"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="flag_5_1_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="10"/>
<pin id="586" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_5_1/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln24_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="10"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="flag_4_1_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="11"/>
<pin id="594" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_4_1/15 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln24_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="11"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="flag_3_1_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="12"/>
<pin id="602" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_3_1/16 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln24_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="12"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="bitcast_ln27_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/16 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln27_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln27_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/16 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln27_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="23" slack="0"/>
<pin id="634" dir="0" index="1" bw="23" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/16 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln27_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="0" index="1" bw="1" slack="1"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln27_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="13"/>
<pin id="644" dir="0" index="1" bw="1" slack="6"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/17 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln27_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="flag_2_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="flag_2_1/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln27_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="13"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/17 "/>
</bind>
</comp>

<comp id="663" class="1005" name="sum_7_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="5"/>
<pin id="665" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="sum_7_2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="5"/>
<pin id="671" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="sum_7_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="5"/>
<pin id="677" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="sum_7_4_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="5"/>
<pin id="683" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sum_7_5_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="5"/>
<pin id="689" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_5 "/>
</bind>
</comp>

<comp id="693" class="1005" name="sum_7_6_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="5"/>
<pin id="695" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_6 "/>
</bind>
</comp>

<comp id="699" class="1005" name="sum_7_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="5"/>
<pin id="701" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_7 "/>
</bind>
</comp>

<comp id="705" class="1005" name="sum_7_8_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="5"/>
<pin id="707" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_7_8 "/>
</bind>
</comp>

<comp id="711" class="1005" name="bound_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="7"/>
<pin id="713" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="716" class="1005" name="flag_0_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="8"/>
<pin id="718" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_0 "/>
</bind>
</comp>

<comp id="721" class="1005" name="flag_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="8"/>
<pin id="723" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="flag_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="8"/>
<pin id="728" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="flag_3_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="8"/>
<pin id="735" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_3 "/>
</bind>
</comp>

<comp id="740" class="1005" name="flag_4_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="8"/>
<pin id="742" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="flag_5_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="8"/>
<pin id="749" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_5 "/>
</bind>
</comp>

<comp id="754" class="1005" name="flag_6_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="8"/>
<pin id="756" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="flag_6 "/>
</bind>
</comp>

<comp id="761" class="1005" name="flag_7_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="7"/>
<pin id="763" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="flag_7 "/>
</bind>
</comp>

<comp id="768" class="1005" name="bitcast_ln12_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="7"/>
<pin id="770" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="bitcast_ln12_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln12_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="8"/>
<pin id="775" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln12_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln8_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="783" class="1005" name="i_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="0"/>
<pin id="785" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="a_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="1"/>
<pin id="790" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="b_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="1"/>
<pin id="795" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="xor_ln11_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="1"/>
<pin id="800" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln11 "/>
</bind>
</comp>

<comp id="802" class="1005" name="sum_7_1_load_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="7"/>
<pin id="804" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_1_load "/>
</bind>
</comp>

<comp id="807" class="1005" name="sum_7_2_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="7"/>
<pin id="809" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_2_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="sum_7_3_load_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="7"/>
<pin id="814" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_3_load "/>
</bind>
</comp>

<comp id="817" class="1005" name="sum_7_4_load_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="7"/>
<pin id="819" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_4_load "/>
</bind>
</comp>

<comp id="822" class="1005" name="sum_7_5_load_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="7"/>
<pin id="824" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_5_load "/>
</bind>
</comp>

<comp id="827" class="1005" name="sum_7_6_load_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="7"/>
<pin id="829" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_6_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="sum_7_7_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="7"/>
<pin id="834" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_7_load "/>
</bind>
</comp>

<comp id="837" class="1005" name="sum_7_8_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="7"/>
<pin id="839" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_7_8_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln12_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln12_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="icmp_ln12_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_8_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="861" class="1005" name="flag_7_load_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_7_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="a_addr_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="1"/>
<pin id="867" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="b_addr_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln27_2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="6"/>
<pin id="877" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln27_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="0"/>
<pin id="882" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln27_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="890" class="1005" name="icmp_ln27_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="242"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="264"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="275"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="286"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="308"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="317"><net_src comp="291" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="165" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="341"><net_src comp="178" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="346"><net_src comp="309" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="352"><net_src comp="152" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="204" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="204" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="204" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="204" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="389"><net_src comp="375" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="419"><net_src comp="309" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="309" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="309" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="309" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="309" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="309" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="309" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="309" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="343" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="455" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="459" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="313" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="499" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="499" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="499" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="499" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="499" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="499" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="499" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="215" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="559"><net_src comp="215" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="215" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="291" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="52" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="608" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="612" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="56" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="622" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="20" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="313" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="88" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="672"><net_src comp="92" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="678"><net_src comp="96" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="684"><net_src comp="100" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="690"><net_src comp="104" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="696"><net_src comp="108" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="702"><net_src comp="112" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="708"><net_src comp="116" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="714"><net_src comp="152" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="719"><net_src comp="120" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="724"><net_src comp="124" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="729"><net_src comp="128" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="736"><net_src comp="132" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="743"><net_src comp="136" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="750"><net_src comp="140" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="757"><net_src comp="144" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="764"><net_src comp="148" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="771"><net_src comp="349" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="776"><net_src comp="357" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="782"><net_src comp="363" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="369" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="791"><net_src comp="158" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="796"><net_src comp="171" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="801"><net_src comp="385" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="391" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="810"><net_src comp="394" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="815"><net_src comp="397" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="820"><net_src comp="400" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="825"><net_src comp="403" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="830"><net_src comp="406" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="835"><net_src comp="409" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="840"><net_src comp="412" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="845"><net_src comp="473" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="850"><net_src comp="479" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="855"><net_src comp="327" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="860"><net_src comp="545" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="553" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="184" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="873"><net_src comp="192" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="878"><net_src comp="327" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="883"><net_src comp="562" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="888"><net_src comp="626" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="893"><net_src comp="632" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="638" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel5 : bound | {1 }
	Port: kernel5 : a | {2 3 11 12 }
	Port: kernel5 : b | {2 3 11 12 }
  - Chain level:
	State 1
		trunc_ln12 : 1
		icmp_ln12_3 : 2
	State 2
		icmp_ln8 : 1
		i_1 : 1
		trunc_ln10 : 1
		zext_ln11 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		xor_ln11 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
	State 8
		tmp_1 : 1
		trunc_ln12_1 : 1
		icmp_ln12 : 2
		icmp_ln12_1 : 2
		icmp_ln12_2 : 1
	State 9
		empty_5 : 1
	State 10
	State 11
		tmp_8 : 1
		br_ln17 : 1
		zext_ln26 : 1
		a_addr_1 : 2
		a_load_1 : 3
		b_addr_1 : 2
		b_load_1 : 3
		icmp_ln27_2 : 1
		i : 1
	State 12
		store_ln24 : 1
	State 13
		store_ln24 : 1
	State 14
		store_ln24 : 1
	State 15
		store_ln24 : 1
	State 16
		store_ln24 : 1
		bitcast_ln27 : 1
		tmp_5 : 2
		trunc_ln27 : 2
		icmp_ln27 : 3
		icmp_ln27_1 : 3
		tmp_7 : 1
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_309       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_313       |    0    |    66   |    66   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_327       |    0    |    0    |    11   |
|          |   icmp_ln12_3_fu_357   |    0    |    0    |    18   |
|          |     icmp_ln8_fu_363    |    0    |    0    |    9    |
|   icmp   |    icmp_ln12_fu_473    |    0    |    0    |    11   |
|          |   icmp_ln12_1_fu_479   |    0    |    0    |    18   |
|          |    icmp_ln27_fu_626    |    0    |    0    |    11   |
|          |   icmp_ln27_1_fu_632   |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|    add   |       i_1_fu_369       |    0    |    0    |    13   |
|          |        i_fu_562        |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln12_fu_485     |    0    |    0    |    6    |
|    or    |    or_ln12_1_fu_489    |    0    |    0    |    6    |
|          |     or_ln27_fu_638     |    0    |    0    |    6    |
|          |    or_ln27_1_fu_642    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|          |     and_ln12_fu_493    |    0    |    0    |    6    |
|    and   |     flag_0_2_fu_499    |    0    |    0    |    6    |
|          |     and_ln27_fu_646    |    0    |    0    |    6    |
|          |     flag_2_1_fu_652    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln11_fu_385    |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|   read   | bound_read_read_fu_152 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_318       |    0    |    0    |    0    |
|partselect|      tmp_1_fu_459      |    0    |    0    |    0    |
|          |      tmp_5_fu_612      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln12_fu_353   |    0    |    0    |    0    |
|   trunc  |    trunc_ln10_fu_375   |    0    |    0    |    0    |
|          |   trunc_ln12_1_fu_469  |    0    |    0    |    0    |
|          |    trunc_ln27_fu_622   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln11_fu_379    |    0    |    0    |    0    |
|          |    zext_ln26_fu_556    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_8_fu_545      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   293   |   461   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_865   |   10   |
|    a_addr_reg_788    |   10   |
|   b_addr_1_reg_870   |   10   |
|    b_addr_reg_793    |   10   |
|bitcast_ln12_1_reg_768|   32   |
|  bound_read_reg_711  |   32   |
|    flag_0_reg_716    |    1   |
|    flag_1_reg_721    |    1   |
|    flag_2_reg_726    |    1   |
|    flag_3_reg_733    |    1   |
|    flag_4_reg_740    |    1   |
|    flag_5_reg_747    |    1   |
|    flag_6_reg_754    |    1   |
|  flag_7_load_reg_861 |    1   |
|    flag_7_reg_761    |    1   |
|     i1_0_reg_211     |   11   |
|      i_0_reg_200     |    4   |
|      i_1_reg_783     |    4   |
|       i_reg_880      |   11   |
|  icmp_ln12_1_reg_847 |    1   |
|  icmp_ln12_2_reg_852 |    1   |
|  icmp_ln12_3_reg_773 |    1   |
|   icmp_ln12_reg_842  |    1   |
|  icmp_ln27_1_reg_890 |    1   |
|  icmp_ln27_2_reg_875 |    1   |
|   icmp_ln27_reg_885  |    1   |
|   icmp_ln8_reg_779   |    1   |
|        reg_333       |   32   |
|        reg_338       |   32   |
|        reg_343       |   32   |
|     sum_1_reg_298    |   32   |
|     sum_2_reg_287    |   32   |
|     sum_3_reg_276    |   32   |
|     sum_4_reg_265    |   32   |
|     sum_5_reg_254    |   32   |
|    sum_6_1_reg_243   |   32   |
| sum_7_1_load_reg_802 |   32   |
|    sum_7_1_reg_663   |   32   |
|   sum_7_2_6_reg_222  |   32   |
| sum_7_2_load_reg_807 |   32   |
|    sum_7_2_reg_669   |   32   |
| sum_7_3_load_reg_812 |   32   |
|    sum_7_3_reg_675   |   32   |
| sum_7_4_load_reg_817 |   32   |
|    sum_7_4_reg_681   |   32   |
| sum_7_5_load_reg_822 |   32   |
|    sum_7_5_reg_687   |   32   |
| sum_7_6_load_reg_827 |   32   |
|    sum_7_6_reg_693   |   32   |
| sum_7_7_load_reg_832 |   32   |
|    sum_7_7_reg_699   |   32   |
| sum_7_8_load_reg_837 |   32   |
|    sum_7_8_reg_705   |   32   |
|     sum_7_reg_232    |   32   |
|     tmp_8_reg_857    |    1   |
|   xor_ln11_reg_798   |    3   |
+----------------------+--------+
|         Total        |  1019  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_178 |  p0  |   4  |  10  |   40   ||    21   |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  3.457  ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   461  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   51   |
|  Register |    -   |    -   |  1019  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |  1312  |   512  |
+-----------+--------+--------+--------+--------+
