                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
########################### Define SVF file ###############################
set_svf SYS_TOP.svf
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU
lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO
lappend search_path $PROJECT_PATH/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL
lappend search_path $PROJECT_PATH/RTL/CLKDIV_MUX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX
lappend search_path $PROJECT_PATH/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format BIT_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/BIT_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Divider/ClkDiv.v
Presto compilation completed successfully.
1
analyze -format $file_format CLKDIV_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLKDIV_MUX/CLKDIV_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format fifo_memory.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_memory.v
Presto compilation completed successfully.
1
analyze -format $file_format fifo_rd.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_rd.v
Presto compilation completed successfully.
1
analyze -format $file_format fifo_top.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_top.v
Presto compilation completed successfully.
1
analyze -format $file_format fifo_wr.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_wr.v
Presto compilation completed successfully.
1
analyze -format $file_format PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v
Presto compilation completed successfully.
1
analyze -format $file_format reg_file.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RegFile/reg_file.v
Presto compilation completed successfully.
1
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_paity_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_paity_check.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_stp_chk_block.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_stp_chk_block.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_str_chk._block.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_str_chk._block.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:36: the undeclared symbol 'take_sample' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:37: the undeclared symbol 'edge_cnt_max' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:39: the undeclared symbol 'par_chk_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:40: the undeclared symbol 'str_chk_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:41: the undeclared symbol 'stp_chk_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:44: the undeclared symbol 'deser_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:45: the undeclared symbol 'edge_cnt_enable' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:46: the undeclared symbol 'dat_samp_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/RX_TOP.v:57: the undeclared symbol 'sampled_bit' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
1
analyze -format $file_format SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Top/SYS_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_parity_calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_parity_calc.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format UART.v 
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
1
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Gating/CLK_GATE.v
Presto compilation completed successfully.
1
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "stages=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_stages2 line 22 in file
		'/home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rst_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 20 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sync_ff_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 44 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_top' instantiated from design 'SYS_TOP' with
	the parameters "data_width=8,pointer_width=4,FIFO_DEPTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "RATIO_WD=8". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_RATIO_WD8 line 27 in file
		'/home/IC/Projects/System//RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Projects/System//RTL/CLKDIV_MUX/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sys_ctrl'. (HDL-193)
Warning:  /home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v:85: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 83 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 217 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           232            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sys_ctrl line 72 in file
		'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     current_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sys_ctrl line 351 in file
		'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG_FILE'. (HDL-193)

Inferred memory devices in process
	in routine REG_FILE line 20 in file
		'/home/IC/Projects/System//RTL/RegFile/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   REG_FILE/44    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)
Warning:  /home/IC/Projects/System//RTL/ALU/ALU.v:47: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/ALU/ALU.v:48: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/ALU/ALU.v:49: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 20 in file
	'/home/IC/Projects/System//RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 68 in file
		'/home/IC/Projects/System//RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_wr' instantiated from design 'fifo_top_data_width8_FIFO_DEPTH8_pointer_width4' with
	the parameters "pointer_width=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_wr_pointer_width4 line 58 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr_pointer_width4 line 80 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_wr_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_rd' instantiated from design 'fifo_top_data_width8_FIFO_DEPTH8_pointer_width4' with
	the parameters "pointer_width=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_rd_pointer_width4 line 53 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd_pointer_width4 line 73 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_mem' instantiated from design 'fifo_top_data_width8_FIFO_DEPTH8_pointer_width4' with
	the parameters "DATA=8,DEPTH=8,pointer_width=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_mem_DATA8_DEPTH8_pointer_width4 line 27 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/fifo_memory.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================================
|            block name/line              | Inputs | Outputs | # sel inputs | MB |
==================================================================================
| fifo_mem_DATA8_DEPTH8_pointer_width4/43 |   8    |    8    |      3       | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'fifo_top_data_width8_FIFO_DEPTH8_pointer_width4' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 line 23 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX' instantiated from design 'UART' with
	the parameters "DATAWIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX' instantiated from design 'UART' with
	the parameters "DATAWIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 59 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 150 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 47 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_parity_check' instantiated from design 'UART_RX_DATAWIDTH8' with
	the parameters "data_width=8". (HDL-193)

Inferred memory devices in process
	in routine RX_parity_check_data_width8 line 35 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_paity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Parity_Error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_str_check'. (HDL-193)

Inferred memory devices in process
	in routine RX_str_check line 13 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_str_chk._block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   str_glitch_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_stp_chk'. (HDL-193)

Inferred memory devices in process
	in routine RX_stp_chk line 10 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_stp_chk_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_Error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_deserializer' instantiated from design 'UART_RX_DATAWIDTH8' with
	the parameters "data_width=8". (HDL-193)

Inferred memory devices in process
	in routine RX_deserializer_data_width8 line 25 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_edge_bit_cnt'. (HDL-193)

Statistics for case statements in always block at line 61 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_edge_bit_counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_edge_bit_cnt line 22 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_data_sampling'. (HDL-193)

Statistics for case statements in always block at line 20 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 50 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 95 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_data_sampling line 20 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_data_sampling line 50 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sample_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_serializer' instantiated from design 'UART_TX_DATAWIDTH8' with
	the parameters "datawidth=8". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/UART/UART_TX/TX_serializer.v:23: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine TX_serializer_datawidth8 line 25 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TX_serializer_datawidth8 line 44 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      lfsr_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_parity' instantiated from design 'UART_TX_DATAWIDTH8' with
	the parameters "datawidth=8". (HDL-193)

Inferred memory devices in process
	in routine TX_parity_datawidth8 line 10 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_mux'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine TX_mux line 14 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_out_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_fsm' instantiated from design 'UART_TX_DATAWIDTH8' with
	the parameters "datawidth=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 68 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_fsm_datawidth8 line 23 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     current_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     current_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set verilogout_no_tri true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_RISE 0.2
set CLK_FALL 0.2
set REF_CLK_PERIOD 20 
set UART_CLK_PERIOD 271.2
set UART_TX_CLK_PERIOD 8680.5
set UART_RX_CLK_PERIOD 271.2
##################################### Create  REF_CLK  ############################################
create_clock -name REF_CLK -period $REF_CLK_PERIOD -waveform "0 [expr $REF_CLK_PERIOD/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks REF_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks REF_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks REF_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks REF_CLK]
################################# create UART_CLK #################################################
create_clock -name UART_CLK -period $UART_CLK_PERIOD -waveform "0 [expr $UART_CLK_PERIOD/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks UART_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks UART_CLK]
################################# Generated TX_CLK ###############################################
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK] 		       -name UART_TX_CLK [get_ports U0_ClkDiv/o_div_clk] 			-divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks UART_TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks UART_TX_CLK]
################################# Generated RX_CLK ###############################################
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK] 		       -name UART_RX_CLK [get_ports U1_ClkDiv/o_div_clk] 		       -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks UART_RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks UART_RX_CLK]
################################ Clock Gating ALU_CLK #############################################
create_generated_clock -master REF_CLK -source [get_ports REF_CLK] 		       -name ALU_CLK [get_ports U0_CLK_GATE/GATED_CLK]  		       -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
##################################3 Don't touch network ############################################
set_dont_touch_network [get_clocks {REF_CLK UART_CLK UART_TX_CLK UART_RX_CLK ALU_CLK}]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks {REF_CLK ALU_CLK}] -group [get_clocks {UART_CLK UART_TX_CLK UART_RX_CLK}]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay  [expr 0.2*$REF_CLK_PERIOD]
set out1_delay [expr 0.2*$REF_CLK_PERIOD]
set in2_delay  [expr 0.2*$UART_RX_CLK_PERIOD]
set out2_delay [expr 0.2*$UART_RX_CLK_PERIOD]
set in3_delay  [expr 0.2*$UART_TX_CLK_PERIOD]
set out3_delay [expr 0.2*$UART_TX_CLK_PERIOD] 
#Constrain Input Paths
set_input_delay $in1_delay -clock UART_RX_CLK [get_port UART_RX_IN]
#Constrain Output Paths
set_output_delay $out2_delay -clock UART_RX_CLK [get_ports {stop_Error str_glitch parity_error}]
Warning: Can't find port 'stop_Error' in design 'SYS_TOP'. (UID-95)
set_output_delay $out3_delay -clock UART_TX_CLK [get_ports UART_TX_O]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports {stop_Error str_glitch parity_error UART_TX_O}]
Warning: Can't find port 'stop_Error' in design 'SYS_TOP'. (UID-95)
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name "tsmc13_wl30" -library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'REG_FILE'
  Processing 'sys_ctrl'
  Processing 'TX_fsm_datawidth8'
  Processing 'TX_mux'
  Processing 'TX_parity_datawidth8'
  Processing 'TX_serializer_datawidth8'
  Processing 'UART_TX_DATAWIDTH8'
  Processing 'RX_data_sampling'
  Processing 'RX_edge_bit_cnt'
  Processing 'RX_deserializer_data_width8'
  Processing 'RX_stp_chk'
  Processing 'RX_str_check'
  Processing 'RX_parity_check_data_width8'
  Processing 'RX_FSM'
  Processing 'UART_RX_DATAWIDTH8'
  Processing 'UART'
  Processing 'ClkDiv_RATIO_WD8_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN_0'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'fifo_mem_DATA8_DEPTH8_pointer_width4'
  Processing 'fifo_rd_pointer_width4'
  Processing 'fifo_wr_pointer_width4'
  Processing 'fifo_top_data_width8_FIFO_DEPTH8_pointer_width4'
  Processing 'DATA_SYNC_BUS_WIDTH8_NUM_STAGES2'
  Processing 'RST_SYNC_stages2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'RX_edge_bit_cnt_DW01_inc_0'
  Processing 'ClkDiv_RATIO_WD8_1_DW01_inc_0'
  Processing 'ClkDiv_RATIO_WD8_1_DW01_cmp6_0'
  Processing 'ClkDiv_RATIO_WD8_1_DW01_cmp6_1'
  Processing 'ClkDiv_RATIO_WD8_1_DW01_dec_0'
  Processing 'ClkDiv_RATIO_WD8_0_DW01_inc_0'
  Processing 'ClkDiv_RATIO_WD8_0_DW01_cmp6_0'
  Processing 'ClkDiv_RATIO_WD8_0_DW01_cmp6_1'
  Processing 'ClkDiv_RATIO_WD8_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  748553.7      0.00       0.0      42.9                          
    0:00:05  748553.7      0.00       0.0      42.9                          
    0:00:05  748553.7      0.00       0.0      42.9                          
    0:00:05  748553.7      0.00       0.0      42.9                          
    0:00:05  748553.7      0.00       0.0      42.9                          
    0:00:05  721648.0     10.27      17.9      24.0                          
    0:00:06  722282.2      6.30       8.9      24.0                          
    0:00:06  722685.7      8.43      14.0      11.0                          
    0:00:06  722831.6      7.69      11.4      11.0                          
    0:00:06  723746.9      6.84       9.8      10.9                          
    0:00:06  723616.3      7.12      10.4      10.9                          
    0:00:06  724255.1      6.25       8.6      10.9                          
    0:00:06  724561.0      4.98       6.1      10.9                          
    0:00:06  724536.3      6.72       9.6      10.9                          
    0:00:06  724754.0      6.11       8.4      10.9                          
    0:00:06  724951.6      5.23       6.6      10.9                          
    0:00:07  724863.4      4.06       4.4      10.9                          
    0:00:07  725187.0      4.04       4.4      10.9                          
    0:00:07  725201.1      4.03       4.4      10.9                          
    0:00:07  725691.7      3.96       4.3      10.9                          
    0:00:07  725865.8      3.83       4.0      10.9                          
    0:00:07  726039.9      3.81       4.0      10.9                          
    0:00:07  726039.9      3.81       4.0      10.9                          
    0:00:07  726002.3      3.81       4.0      10.9                          
    0:00:07  726002.3      3.81       4.0      10.9                          
    0:00:07  726597.6      3.81       4.0       1.5                          
    0:00:07  726756.4      3.81       4.0       0.3                          
    0:00:07  726757.6      3.81       4.0       0.0                          
    0:00:07  726762.3      3.81       4.0       0.0                          
    0:00:07  726762.3      3.81       4.0       0.0                          
    0:00:07  726762.3      3.81       4.0       0.0                          
    0:00:07  726762.3      3.81       4.0       0.0                          
    0:00:07  729067.2      0.00       0.0       1.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  729067.2      0.00       0.0       1.8                          
    0:00:07  729067.2      0.00       0.0       1.8                          
    0:00:08  728723.6      0.00       0.0      12.4                          
    0:00:08  726949.5      0.00       0.0      39.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  726949.5      0.00       0.0      39.5                          
    0:00:08  727708.3      0.00       0.0      11.6 U0_UART/u0_UART_TX/u0_serializer/count[1]
    0:00:08  729779.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  729779.0      0.00       0.0       0.0                          
    0:00:08  729779.0      0.00       0.0       0.0                          
    0:00:08  724889.5      0.10       0.1       0.0                          
    0:00:08  723104.7      0.03       0.0       0.0                          
    0:00:08  722382.4      0.03       0.0       0.0                          
    0:00:09  721657.7      0.03       0.0       0.0                          
    0:00:09  721369.4      0.03       0.0       0.0                          
    0:00:09  721369.4      0.03       0.0       0.0                          
    0:00:09  721369.4      0.00       0.0       0.0                          
    0:00:09  720803.4      2.37       2.4       0.0                          
    0:00:09  720731.6      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  720728.1      2.41       2.4       0.0                          
    0:00:09  721152.9      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
344
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 287 Mbytes.
Memory usage for this session 287 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).

Thank you...
