## CPU_ver620
A five-stage pipelined CPU design attempt following the study of digital logic and processor architecture.
![Project Logo](https://github.com/WrzY23/cpu_3_ver620/blob/main/design/5-stage-pipeline.jpg?raw=true)
