
*** Running vivado
    with args -log VGA_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.281 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top VGA_0 -part xc7k160tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22864
WARNING: [Synth 8-2254] instance name 'inst' matches net/port name [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1139.438 ; gain = 28.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'VGA' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaController.v:23]
	Parameter HS_1 bound to: 96 - type: integer 
	Parameter VS_1 bound to: 2 - type: integer 
	Parameter HS_2 bound to: 147 - type: integer 
	Parameter VS_2 bound to: 35 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (1#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaController.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDisplay' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDisplay.v:23]
INFO: [Synth 8-3876] $readmem data file 'D://vga_debugger.mem' is read successfully [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDisplay.v:37]
INFO: [Synth 8-3876] $readmem data file 'D://font_8x16.mem' is read successfully [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDisplay.v:47]
INFO: [Synth 8-6155] done synthesizing module 'VgaDisplay' (2#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDebugger' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDebugger.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (3#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaDebugger' (4#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VgaDebugger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (5#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/VGA.v:23]
WARNING: [Synth 8-7071] port 'rs1' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'rs1_val' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'rs2' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'rs2_val' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'rd' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'reg_i_data' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'reg_wen' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_imm' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_auipc' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_lui' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'imm' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a_val' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'b_val' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'alu_ctrl' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'cmp_ctrl' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'cmp_res' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_branch' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_jal' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'is_jalr' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'do_branch' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'pc_branch' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mem_ren' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'csr_wen' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'csr_ind' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'csr_ctrl' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'csr_r_data' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'x0' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'ra' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'sp' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'gp' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'tp' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't0' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't1' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't2' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's0' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's1' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a0' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a1' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a2' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a3' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a4' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a5' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a6' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'a7' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's2' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's3' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's4' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's5' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's6' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's7' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's8' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's9' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's10' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 's11' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't3' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't4' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't5' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 't6' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mstatus_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mcause_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mepc_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mtval_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mtvec_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mie_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7071] port 'mip_o' of module 'VGA' is unconnected for instance 'inst' [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
WARNING: [Synth 8-7023] instance 'inst' of module 'VGA' has 80 connections declared, but only 15 given [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:94]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (6#1) [d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/VGA_0/synth/VGA_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.758 ; gain = 94.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.758 ; gain = 94.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.758 ; gain = 94.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1205.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1257.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1257.199 ; gain = 0.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.199 ; gain = 145.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.199 ; gain = 145.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1257.199 ; gain = 145.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1257.199 ; gain = 145.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	 449 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1272.559 ; gain = 161.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|VgaDisplay  | p_0_out    | 4096x8        | LUT            | 
|VGA_0       | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives                   | 
+------------+--------------------------------------+-----------+----------------------+------------------------------+
|VGA_0       | inst__0/vga_display/display_data_reg | Implied   | 4 K x 8              | RAM64X1D x 128	RAM64M x 128	 | 
+------------+--------------------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1295.387 ; gain = 184.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1296.355 ; gain = 185.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives                   | 
+------------+--------------------------------------+-----------+----------------------+------------------------------+
|VGA_0       | inst__0/vga_display/display_data_reg | Implied   | 4 K x 8              | RAM64X1D x 128	RAM64M x 128	 | 
+------------+--------------------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1315.449 ; gain = 204.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    11|
|2     |LUT1     |     6|
|3     |LUT2     |    47|
|4     |LUT3     |    49|
|5     |LUT4     |    42|
|6     |LUT5     |    70|
|7     |LUT6     |   787|
|8     |MUXF7    |   266|
|9     |MUXF8    |   120|
|10    |RAM64M   |   128|
|11    |RAM64X1D |    64|
|12    |FDRE     |    39|
|13    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1327.480 ; gain = 164.758
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1327.480 ; gain = 216.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1339.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1339.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1339.551 ; gain = 228.270
INFO: [Common 17-1381] The checkpoint 'D:/Vteacher/Lab2/Lab2.runs/VGA_0_synth_1/VGA_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP VGA_0, cache-ID = b9c85a4b72049225
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vteacher/Lab2/Lab2.runs/VGA_0_synth_1/VGA_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_0_utilization_synth.rpt -pb VGA_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 17:08:04 2022...
