============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:37:16 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6257 instances
RUN-0007 : 2443 luts, 2233 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7403 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4932 nets have 2 pins
RUN-1001 : 1552 nets have [3 - 5] pins
RUN-1001 : 758 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1413     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6255 instances, 2443 luts, 2233 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1843 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29623, tnet num: 7401, tinst num: 6255, tnode num: 36963, tedge num: 48915.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.191024s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (101.0%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.335182s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85207e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6255.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.21651e+06, overlap = 43.25
PHY-3002 : Step(2): len = 1.04828e+06, overlap = 45.875
PHY-3002 : Step(3): len = 622128, overlap = 53.9375
PHY-3002 : Step(4): len = 533521, overlap = 75.4688
PHY-3002 : Step(5): len = 448833, overlap = 76.4375
PHY-3002 : Step(6): len = 396461, overlap = 108.844
PHY-3002 : Step(7): len = 350206, overlap = 123.906
PHY-3002 : Step(8): len = 317116, overlap = 138.781
PHY-3002 : Step(9): len = 285560, overlap = 156.438
PHY-3002 : Step(10): len = 254135, overlap = 176.781
PHY-3002 : Step(11): len = 238617, overlap = 175.188
PHY-3002 : Step(12): len = 226273, overlap = 211.5
PHY-3002 : Step(13): len = 210183, overlap = 232.844
PHY-3002 : Step(14): len = 194138, overlap = 249.25
PHY-3002 : Step(15): len = 184672, overlap = 257.281
PHY-3002 : Step(16): len = 178912, overlap = 269.312
PHY-3002 : Step(17): len = 173435, overlap = 280.594
PHY-3002 : Step(18): len = 163329, overlap = 305.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.38369e-06
PHY-3002 : Step(19): len = 175552, overlap = 239.812
PHY-3002 : Step(20): len = 184502, overlap = 212.219
PHY-3002 : Step(21): len = 177381, overlap = 183.188
PHY-3002 : Step(22): len = 187307, overlap = 157.531
PHY-3002 : Step(23): len = 197450, overlap = 130.625
PHY-3002 : Step(24): len = 206279, overlap = 105.531
PHY-3002 : Step(25): len = 199665, overlap = 105.969
PHY-3002 : Step(26): len = 195095, overlap = 101.562
PHY-3002 : Step(27): len = 192070, overlap = 108.281
PHY-3002 : Step(28): len = 183200, overlap = 97.8125
PHY-3002 : Step(29): len = 179453, overlap = 90.4062
PHY-3002 : Step(30): len = 175644, overlap = 89.8438
PHY-3002 : Step(31): len = 173585, overlap = 89.7188
PHY-3002 : Step(32): len = 169241, overlap = 88.9375
PHY-3002 : Step(33): len = 168017, overlap = 84.8438
PHY-3002 : Step(34): len = 169050, overlap = 77.0312
PHY-3002 : Step(35): len = 162952, overlap = 74.0625
PHY-3002 : Step(36): len = 162108, overlap = 67.875
PHY-3002 : Step(37): len = 160066, overlap = 62.0938
PHY-3002 : Step(38): len = 160605, overlap = 63.0312
PHY-3002 : Step(39): len = 160885, overlap = 63.75
PHY-3002 : Step(40): len = 158767, overlap = 62.5625
PHY-3002 : Step(41): len = 158494, overlap = 59.0625
PHY-3002 : Step(42): len = 158702, overlap = 60.125
PHY-3002 : Step(43): len = 157145, overlap = 59.2188
PHY-3002 : Step(44): len = 156016, overlap = 64.3125
PHY-3002 : Step(45): len = 156177, overlap = 66.9688
PHY-3002 : Step(46): len = 154105, overlap = 63.625
PHY-3002 : Step(47): len = 154183, overlap = 62.0625
PHY-3002 : Step(48): len = 153774, overlap = 57.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87674e-05
PHY-3002 : Step(49): len = 152354, overlap = 57
PHY-3002 : Step(50): len = 152500, overlap = 57.0625
PHY-3002 : Step(51): len = 153120, overlap = 56.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.75348e-05
PHY-3002 : Step(52): len = 155367, overlap = 58.5
PHY-3002 : Step(53): len = 155742, overlap = 58.5
PHY-3002 : Step(54): len = 164488, overlap = 48.6562
PHY-3002 : Step(55): len = 171538, overlap = 42.7188
PHY-3002 : Step(56): len = 166810, overlap = 49.375
PHY-3002 : Step(57): len = 166287, overlap = 53.5
PHY-3002 : Step(58): len = 164299, overlap = 55.2188
PHY-3002 : Step(59): len = 164404, overlap = 55.1562
PHY-3002 : Step(60): len = 164531, overlap = 56.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49969e-05
PHY-3002 : Step(61): len = 165749, overlap = 52.0625
PHY-3002 : Step(62): len = 166396, overlap = 50.8125
PHY-3002 : Step(63): len = 170805, overlap = 37.4688
PHY-3002 : Step(64): len = 176712, overlap = 34.0312
PHY-3002 : Step(65): len = 186697, overlap = 31.625
PHY-3002 : Step(66): len = 186525, overlap = 30.875
PHY-3002 : Step(67): len = 186196, overlap = 32.125
PHY-3002 : Step(68): len = 185877, overlap = 35.8125
PHY-3002 : Step(69): len = 185167, overlap = 29.0938
PHY-3002 : Step(70): len = 185257, overlap = 29.4688
PHY-3002 : Step(71): len = 184920, overlap = 29.4688
PHY-3002 : Step(72): len = 184692, overlap = 29.5625
PHY-3002 : Step(73): len = 184141, overlap = 29.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000129994
PHY-3002 : Step(74): len = 184266, overlap = 29.3125
PHY-3002 : Step(75): len = 184623, overlap = 29.4062
PHY-3002 : Step(76): len = 184863, overlap = 29.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023173s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (269.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 231160, over cnt = 882(2%), over = 4280, worst = 33
PHY-1001 : End global iterations;  0.391745s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 57.31, top5 = 42.36, top10 = 34.31, top15 = 29.51.
PHY-3001 : End congestion estimation;  0.507963s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (150.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213083s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62062e-06
PHY-3002 : Step(77): len = 187562, overlap = 63.6875
PHY-3002 : Step(78): len = 187398, overlap = 68.7812
PHY-3002 : Step(79): len = 175186, overlap = 81.1875
PHY-3002 : Step(80): len = 173188, overlap = 83.8125
PHY-3002 : Step(81): len = 166485, overlap = 85.25
PHY-3002 : Step(82): len = 166097, overlap = 87.7188
PHY-3002 : Step(83): len = 162490, overlap = 84.125
PHY-3002 : Step(84): len = 162384, overlap = 82.25
PHY-3002 : Step(85): len = 162386, overlap = 82.1875
PHY-3002 : Step(86): len = 159362, overlap = 82.6875
PHY-3002 : Step(87): len = 159362, overlap = 82.6875
PHY-3002 : Step(88): len = 157526, overlap = 83.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12412e-05
PHY-3002 : Step(89): len = 159031, overlap = 84.1562
PHY-3002 : Step(90): len = 159229, overlap = 85.2188
PHY-3002 : Step(91): len = 165632, overlap = 79.875
PHY-3002 : Step(92): len = 167159, overlap = 74.6562
PHY-3002 : Step(93): len = 167424, overlap = 73.6562
PHY-3002 : Step(94): len = 167470, overlap = 72.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.24825e-05
PHY-3002 : Step(95): len = 167543, overlap = 73.0312
PHY-3002 : Step(96): len = 167543, overlap = 73.0312
PHY-3002 : Step(97): len = 167579, overlap = 71.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 372/7403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 192464, over cnt = 778(2%), over = 3557, worst = 26
PHY-1001 : End global iterations;  0.320933s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 49.44, top5 = 36.47, top10 = 29.79, top15 = 25.59.
PHY-3001 : End congestion estimation;  0.430111s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (148.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172108s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42972e-05
PHY-3002 : Step(98): len = 167066, overlap = 290.281
PHY-3002 : Step(99): len = 167516, overlap = 290.812
PHY-3002 : Step(100): len = 167998, overlap = 278.875
PHY-3002 : Step(101): len = 167886, overlap = 272.625
PHY-3002 : Step(102): len = 167860, overlap = 267.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85943e-05
PHY-3002 : Step(103): len = 169519, overlap = 244.844
PHY-3002 : Step(104): len = 169995, overlap = 243.156
PHY-3002 : Step(105): len = 176328, overlap = 210.875
PHY-3002 : Step(106): len = 181394, overlap = 181.25
PHY-3002 : Step(107): len = 176966, overlap = 155.531
PHY-3002 : Step(108): len = 176927, overlap = 155.438
PHY-3002 : Step(109): len = 177060, overlap = 150.812
PHY-3002 : Step(110): len = 177197, overlap = 150.094
PHY-3002 : Step(111): len = 178275, overlap = 137.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.71886e-05
PHY-3002 : Step(112): len = 185301, overlap = 116.406
PHY-3002 : Step(113): len = 185828, overlap = 115.094
PHY-3002 : Step(114): len = 192080, overlap = 102.562
PHY-3002 : Step(115): len = 193275, overlap = 102.219
PHY-3002 : Step(116): len = 197783, overlap = 84.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114377
PHY-3002 : Step(117): len = 202036, overlap = 75.1875
PHY-3002 : Step(118): len = 203193, overlap = 70.625
PHY-3002 : Step(119): len = 210435, overlap = 46.7812
PHY-3002 : Step(120): len = 213617, overlap = 43.25
PHY-3002 : Step(121): len = 215158, overlap = 42.9375
PHY-3002 : Step(122): len = 216722, overlap = 41.5312
PHY-3002 : Step(123): len = 214537, overlap = 43.7188
PHY-3002 : Step(124): len = 214255, overlap = 42.4688
PHY-3002 : Step(125): len = 211303, overlap = 39.0312
PHY-3002 : Step(126): len = 210504, overlap = 37.8438
PHY-3002 : Step(127): len = 208602, overlap = 34.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000228755
PHY-3002 : Step(128): len = 213172, overlap = 34.2812
PHY-3002 : Step(129): len = 217488, overlap = 31.2188
PHY-3002 : Step(130): len = 220987, overlap = 29.875
PHY-3002 : Step(131): len = 223226, overlap = 28.1875
PHY-3002 : Step(132): len = 224376, overlap = 27.8438
PHY-3002 : Step(133): len = 225791, overlap = 27.2188
PHY-3002 : Step(134): len = 226453, overlap = 29.4375
PHY-3002 : Step(135): len = 226347, overlap = 27.4062
PHY-3002 : Step(136): len = 225756, overlap = 30.7188
PHY-3002 : Step(137): len = 225132, overlap = 31.0938
PHY-3002 : Step(138): len = 224839, overlap = 34.1562
PHY-3002 : Step(139): len = 224498, overlap = 34.8438
PHY-3002 : Step(140): len = 224455, overlap = 34.8125
PHY-3002 : Step(141): len = 224066, overlap = 32.1875
PHY-3002 : Step(142): len = 223986, overlap = 32.2188
PHY-3002 : Step(143): len = 223878, overlap = 31.2188
PHY-3002 : Step(144): len = 223532, overlap = 30.125
PHY-3002 : Step(145): len = 223324, overlap = 32.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000457509
PHY-3002 : Step(146): len = 225253, overlap = 33.75
PHY-3002 : Step(147): len = 227234, overlap = 33.4688
PHY-3002 : Step(148): len = 230726, overlap = 32.5625
PHY-3002 : Step(149): len = 233127, overlap = 30.2812
PHY-3002 : Step(150): len = 234349, overlap = 28.3438
PHY-3002 : Step(151): len = 234684, overlap = 28.75
PHY-3002 : Step(152): len = 234817, overlap = 28.3438
PHY-3002 : Step(153): len = 234705, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000915018
PHY-3002 : Step(154): len = 236213, overlap = 28.125
PHY-3002 : Step(155): len = 237294, overlap = 26.75
PHY-3002 : Step(156): len = 239839, overlap = 27.125
PHY-3002 : Step(157): len = 241898, overlap = 24.3125
PHY-3002 : Step(158): len = 245046, overlap = 23.7188
PHY-3002 : Step(159): len = 247950, overlap = 22.625
PHY-3002 : Step(160): len = 249260, overlap = 20.7188
PHY-3002 : Step(161): len = 249082, overlap = 20.0625
PHY-3002 : Step(162): len = 248544, overlap = 19.1875
PHY-3002 : Step(163): len = 248189, overlap = 19.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00183004
PHY-3002 : Step(164): len = 249471, overlap = 17.7812
PHY-3002 : Step(165): len = 251381, overlap = 17.0938
PHY-3002 : Step(166): len = 252748, overlap = 18.25
PHY-3002 : Step(167): len = 254052, overlap = 18.375
PHY-3002 : Step(168): len = 255259, overlap = 18.125
PHY-3002 : Step(169): len = 256719, overlap = 16.5625
PHY-3002 : Step(170): len = 258095, overlap = 15.6875
PHY-3002 : Step(171): len = 258932, overlap = 16.875
PHY-3002 : Step(172): len = 259679, overlap = 15.5625
PHY-3002 : Step(173): len = 260874, overlap = 15.2812
PHY-3002 : Step(174): len = 261681, overlap = 14.5312
PHY-3002 : Step(175): len = 261790, overlap = 13.5312
PHY-3002 : Step(176): len = 261897, overlap = 13.4375
PHY-3002 : Step(177): len = 261983, overlap = 13.625
PHY-3002 : Step(178): len = 261964, overlap = 13.25
PHY-3002 : Step(179): len = 261919, overlap = 13.9375
PHY-3002 : Step(180): len = 261841, overlap = 13.125
PHY-3002 : Step(181): len = 261708, overlap = 12.0625
PHY-3002 : Step(182): len = 261460, overlap = 12.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00366007
PHY-3002 : Step(183): len = 261997, overlap = 12.0312
PHY-3002 : Step(184): len = 262762, overlap = 11.9688
PHY-3002 : Step(185): len = 263574, overlap = 11.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29623, tnet num: 7401, tinst num: 6255, tnode num: 36963, tedge num: 48915.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212382s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 322 MB
OPT-1001 : Total overflow 182.38 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 72/7403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327040, over cnt = 1014(2%), over = 3061, worst = 19
PHY-1001 : End global iterations;  0.555567s wall, 1.000000s user + 0.125000s system = 1.125000s CPU (202.5%)

PHY-1001 : Congestion index: top1 = 39.76, top5 = 32.73, top10 = 28.86, top15 = 26.30.
PHY-1001 : End incremental global routing;  0.673856s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (185.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188385s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.983498s wall, 1.421875s user + 0.125000s system = 1.546875s CPU (157.3%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6164/7403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327040, over cnt = 1014(2%), over = 3061, worst = 19
PHY-1002 : len = 339072, over cnt = 505(1%), over = 1239, worst = 12
PHY-1002 : len = 345896, over cnt = 174(0%), over = 389, worst = 10
PHY-1002 : len = 347856, over cnt = 59(0%), over = 124, worst = 8
PHY-1002 : len = 348744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.423191s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (155.1%)

PHY-1001 : Congestion index: top1 = 34.25, top5 = 28.93, top10 = 26.09, top15 = 24.28.
OPT-1001 : End congestion update;  0.534737s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (146.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143336s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.678221s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (135.9%)

OPT-1001 : Current memory(MB): used = 322, reserve = 304, peak = 322.
OPT-1001 : End physical optimization;  2.932265s wall, 3.515625s user + 0.203125s system = 3.718750s CPU (126.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2443 LUT to BLE ...
SYN-4008 : Packed 2443 LUT and 1137 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 553 SEQ with LUT/SLICE
SYN-4006 : 932 single LUT's are left
SYN-4006 : 543 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2986/5627 primitive instances ...
PHY-3001 : End packing;  0.280485s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3300 instances
RUN-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6338 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3826 nets have 2 pins
RUN-1001 : 1579 nets have [3 - 5] pins
RUN-1001 : 774 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3298 instances, 3128 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1084 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 262864, Over = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3143/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336856, over cnt = 385(1%), over = 552, worst = 5
PHY-1002 : len = 338456, over cnt = 226(0%), over = 293, worst = 4
PHY-1002 : len = 340344, over cnt = 84(0%), over = 106, worst = 4
PHY-1002 : len = 340888, over cnt = 45(0%), over = 54, worst = 3
PHY-1002 : len = 341408, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  0.567392s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (184.5%)

PHY-1001 : Congestion index: top1 = 34.33, top5 = 28.62, top10 = 25.56, top15 = 23.59.
PHY-3001 : End congestion estimation;  0.709596s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (165.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25828, tnet num: 6336, tinst num: 3298, tnode num: 31195, tedge num: 44481.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.336613s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.4%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.510885s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50923e-05
PHY-3002 : Step(186): len = 248547, overlap = 36.5
PHY-3002 : Step(187): len = 239816, overlap = 42.5
PHY-3002 : Step(188): len = 230115, overlap = 47.5
PHY-3002 : Step(189): len = 225335, overlap = 48
PHY-3002 : Step(190): len = 223293, overlap = 47.75
PHY-3002 : Step(191): len = 222002, overlap = 47.25
PHY-3002 : Step(192): len = 221781, overlap = 47.25
PHY-3002 : Step(193): len = 220755, overlap = 47.25
PHY-3002 : Step(194): len = 220296, overlap = 46.5
PHY-3002 : Step(195): len = 219967, overlap = 48.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110185
PHY-3002 : Step(196): len = 224877, overlap = 41.75
PHY-3002 : Step(197): len = 227221, overlap = 38.5
PHY-3002 : Step(198): len = 232769, overlap = 35.25
PHY-3002 : Step(199): len = 231191, overlap = 32
PHY-3002 : Step(200): len = 230807, overlap = 30.5
PHY-3002 : Step(201): len = 230162, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000216052
PHY-3002 : Step(202): len = 237410, overlap = 30.75
PHY-3002 : Step(203): len = 242392, overlap = 30.25
PHY-3002 : Step(204): len = 246528, overlap = 26.5
PHY-3002 : Step(205): len = 243544, overlap = 25
PHY-3002 : Step(206): len = 242186, overlap = 24.5
PHY-3002 : Step(207): len = 241302, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.923981s wall, 0.593750s user + 1.656250s system = 2.250000s CPU (243.5%)

PHY-3001 : Trial Legalized: Len = 259437
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 209/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321248, over cnt = 530(1%), over = 868, worst = 6
PHY-1002 : len = 324136, over cnt = 342(0%), over = 484, worst = 5
PHY-1002 : len = 327080, over cnt = 123(0%), over = 173, worst = 5
PHY-1002 : len = 328416, over cnt = 19(0%), over = 27, worst = 4
PHY-1002 : len = 328800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.878722s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 34.22, top5 = 28.97, top10 = 26.01, top15 = 24.02.
PHY-3001 : End congestion estimation;  1.035910s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (149.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171653s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.38338e-05
PHY-3002 : Step(208): len = 248633, overlap = 1.5
PHY-3002 : Step(209): len = 243413, overlap = 6.25
PHY-3002 : Step(210): len = 240938, overlap = 7
PHY-3002 : Step(211): len = 239996, overlap = 7.25
PHY-3002 : Step(212): len = 239610, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009099s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 245940, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-3001 : 30 instances has been re-located, deltaX = 4, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 246452, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25828, tnet num: 6336, tinst num: 3298, tnode num: 31195, tedge num: 44481.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.341452s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.0%)

RUN-1004 : used memory is 329 MB, reserved memory is 313 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2673/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313992, over cnt = 441(1%), over = 673, worst = 6
PHY-1002 : len = 316640, over cnt = 229(0%), over = 303, worst = 4
PHY-1002 : len = 318200, over cnt = 114(0%), over = 147, worst = 4
PHY-1002 : len = 319000, over cnt = 62(0%), over = 74, worst = 4
PHY-1002 : len = 319728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.655415s wall, 0.984375s user + 0.187500s system = 1.171875s CPU (178.8%)

PHY-1001 : Congestion index: top1 = 32.76, top5 = 27.78, top10 = 25.09, top15 = 23.22.
PHY-1001 : End incremental global routing;  0.800702s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (163.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.183437s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.108540s wall, 1.437500s user + 0.187500s system = 1.625000s CPU (146.6%)

OPT-1001 : Current memory(MB): used = 333, reserve = 317, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5352/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042953s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.1%)

PHY-1001 : Congestion index: top1 = 32.76, top5 = 27.78, top10 = 25.09, top15 = 23.22.
OPT-1001 : End congestion update;  0.164932s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120051s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.1%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.285109s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 334, reserve = 319, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121357s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5352/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.1%)

PHY-1001 : Congestion index: top1 = 32.76, top5 = 27.78, top10 = 25.09, top15 = 23.22.
PHY-1001 : End incremental global routing;  0.165449s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166198s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5352/6338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 32.76, top5 = 27.78, top10 = 25.09, top15 = 23.22.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123092s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.534267s wall, 3.843750s user + 0.187500s system = 4.031250s CPU (114.1%)

RUN-1003 : finish command "place" in  22.743586s wall, 40.234375s user + 10.937500s system = 51.171875s CPU (225.0%)

RUN-1004 : used memory is 306 MB, reserved memory is 287 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3300 instances
RUN-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6338 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3826 nets have 2 pins
RUN-1001 : 1579 nets have [3 - 5] pins
RUN-1001 : 774 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25828, tnet num: 6336, tinst num: 3298, tnode num: 31195, tedge num: 44481.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.296304s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (98.8%)

RUN-1004 : used memory is 324 MB, reserved memory is 307 MB, peak memory is 358 MB
PHY-1001 : 1564 mslices, 1564 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 303032, over cnt = 575(1%), over = 966, worst = 8
PHY-1002 : len = 306992, over cnt = 306(0%), over = 451, worst = 5
PHY-1002 : len = 310232, over cnt = 105(0%), over = 157, worst = 4
PHY-1002 : len = 311848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.828317s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 32.65, top5 = 27.78, top10 = 24.95, top15 = 23.06.
PHY-1001 : End global routing;  0.964279s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (153.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 361, reserve = 344, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 613, reserve = 599, peak = 613.
PHY-1001 : End build detailed router design. 3.953606s wall, 3.953125s user + 0.000000s system = 3.953125s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.194951s wall, 4.171875s user + 0.015625s system = 4.187500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 646, reserve = 633, peak = 646.
PHY-1001 : End phase 1; 4.201309s wall, 4.187500s user + 0.015625s system = 4.203125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2493 net; 2.582651s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (100.4%)

PHY-1022 : len = 854328, over cnt = 161(0%), over = 161, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End initial routed; 10.666192s wall, 18.515625s user + 0.093750s system = 18.609375s CPU (174.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5124(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.964     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.626379s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 656, reserve = 643, peak = 656.
PHY-1001 : End phase 2; 12.292640s wall, 20.140625s user + 0.109375s system = 20.250000s CPU (164.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 854328, over cnt = 161(0%), over = 161, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023235s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 852792, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.144095s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (141.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 852968, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.081783s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (114.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 852984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053846s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5124(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.964     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.648971s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (98.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 33 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.763358s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End phase 3; 2.880473s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 852984
PHY-1001 : Current memory(MB): used = 691, reserve = 679, peak = 691.
PHY-1001 : End export database. 0.031162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-1001 : End detail routing;  23.644054s wall, 31.500000s user + 0.140625s system = 31.640625s CPU (133.8%)

RUN-1003 : finish command "route" in  26.164544s wall, 34.453125s user + 0.203125s system = 34.656250s CPU (132.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 637 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5356   out of  19600   27.33%
#reg                     2236   out of  19600   11.41%
#le                      5899
  #lut only              3663   out of   5899   62.10%
  #reg only               543   out of   5899    9.20%
  #lut&reg               1693   out of   5899   28.70%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1017
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             36
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_35.q1                                     24
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_35.q0                                     18
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                        11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg8_syn_49.f0    11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5899   |3947    |1409    |2236    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |765    |512     |161     |386     |2       |0       |
|    command1                          |command                                    |52     |52      |0       |40      |0       |0       |
|    control1                          |control_interface                          |100    |57      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |124    |67      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |67      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |24      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |20      |0       |28      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |120    |78      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |120    |78      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |27      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |23      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |118    |74      |44      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |542    |528     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |158    |158     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |48      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4146   |2573    |1168    |1606    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |184    |128     |45      |86      |2       |0       |
|      u_three_martix_4                |three_martix                               |174    |118     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |109     |45      |91      |2       |0       |
|      u_three_martix_3                |three_martix                               |167    |104     |45      |83      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |918    |638     |249     |250     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |756    |443     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |518    |315     |190     |142     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |238    |128     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |717    |427     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |225    |125     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |733    |430     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |505    |315     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |228    |115     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |79     |22      |14      |51      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |371    |208     |92      |172     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |149    |100     |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |222    |108     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |47     |47      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |162    |138     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3745  
    #2          2       686   
    #3          3       565   
    #4          4       275   
    #5        5-10      787   
    #6        11-50     120   
    #7       51-100      10   
    #8       101-500     2    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3298
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6338, pip num: 60383
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 33
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3053 valid insts, and 185072 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.672993s wall, 69.796875s user + 0.546875s system = 70.343750s CPU (1240.0%)

RUN-1004 : used memory is 650 MB, reserved memory is 646 MB, peak memory is 832 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_183716.log"
