Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 20 12:37:51 2024
| Host         : P1-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_timing_summary_routed.rpt -pb stepper_timing_summary_routed.pb -rpx stepper_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.586        0.000                      0                  325        0.060        0.000                      0                  325        3.750        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.586        0.000                      0                  325        0.060        0.000                      0                  325        3.750        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 target_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.578ns (38.031%)  route 2.571ns (61.969%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  target_reg[0]/Q
                         net (fo=2, routed)           0.951     6.717    LED_OBUF[1]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  current[0]_i_46/O
                         net (fo=1, routed)           0.000     6.841    current[0]_i_46_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.373    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.487    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.601    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.473    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  current[0]_i_2/O
                         net (fo=32, routed)          0.862     9.460    current[0]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    current_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 target_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.578ns (38.031%)  route 2.571ns (61.969%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  target_reg[0]/Q
                         net (fo=2, routed)           0.951     6.717    LED_OBUF[1]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  current[0]_i_46/O
                         net (fo=1, routed)           0.000     6.841    current[0]_i_46_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.373    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.487    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.601    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.473    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  current[0]_i_2/O
                         net (fo=32, routed)          0.862     9.460    current[0]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    current_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 target_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.578ns (38.031%)  route 2.571ns (61.969%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  target_reg[0]/Q
                         net (fo=2, routed)           0.951     6.717    LED_OBUF[1]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  current[0]_i_46/O
                         net (fo=1, routed)           0.000     6.841    current[0]_i_46_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.373    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.487    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.601    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.473    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  current[0]_i_2/O
                         net (fo=32, routed)          0.862     9.460    current[0]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    current_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 target_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.578ns (38.031%)  route 2.571ns (61.969%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  target_reg[0]/Q
                         net (fo=2, routed)           0.951     6.717    LED_OBUF[1]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.841 r  current[0]_i_46/O
                         net (fo=1, routed)           0.000     6.841    current[0]_i_46_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.373    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.487    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.601    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.473    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  current[0]_i_2/O
                         net (fo=32, routed)          0.862     9.460    current[0]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.046    current_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.596ns (39.198%)  route 2.476ns (60.802%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.761     9.383    current[0]_i_2_n_0
    SLICE_X3Y108         FDRE                                         r  current_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  current_reg[10]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    current_reg[10]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.596ns (39.198%)  route 2.476ns (60.802%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.761     9.383    current[0]_i_2_n_0
    SLICE_X3Y108         FDRE                                         r  current_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  current_reg[11]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    current_reg[11]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.596ns (39.198%)  route 2.476ns (60.802%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.761     9.383    current[0]_i_2_n_0
    SLICE_X3Y108         FDRE                                         r  current_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  current_reg[8]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    current_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.596ns (39.198%)  route 2.476ns (60.802%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.761     9.383    current[0]_i_2_n_0
    SLICE_X3Y108         FDRE                                         r  current_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  current_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    current_reg[9]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.596ns (39.207%)  route 2.475ns (60.792%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.760     9.382    current[0]_i_2_n_0
    SLICE_X3Y109         FDRE                                         r  current_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  current_reg[12]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.044    current_reg[12]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.596ns (39.207%)  route 2.475ns (60.792%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  current_reg[3]/Q
                         net (fo=3, routed)           0.956     6.724    current_reg[3]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.848 r  current[0]_i_45/O
                         net (fo=1, routed)           0.000     6.848    current[0]_i_45_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.398 r  current_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.398    current_reg[0]_i_30_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  current_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.512    current_reg[0]_i_21_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  current_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.626    current_reg[0]_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  current_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           0.758     8.498    current1
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124     8.622 r  current[0]_i_2/O
                         net (fo=32, routed)          0.760     9.382    current[0]_i_2_n_0
    SLICE_X3Y109         FDRE                                         r  current_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  current_reg[13]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.044    current_reg[13]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.242     1.900    ScanCode/MemoryArray_reg_0_15_0_0/A0
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_15_0_0/WCLK
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    ScanCode/MemoryArray_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.242     1.900    ScanCode/MemoryArray_reg_0_15_0_0__0/A0
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_15_0_0__0/WCLK
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    ScanCode/MemoryArray_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.242     1.900    ScanCode/MemoryArray_reg_0_15_0_0__1/A0
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_15_0_0__1/WCLK
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    ScanCode/MemoryArray_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.242     1.900    ScanCode/MemoryArray_reg_0_15_0_0__10/A0
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_15_0_0__10/WCLK
    SLICE_X2Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    ScanCode/MemoryArray_reg_0_15_0_0__10/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__8/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.904%)  route 0.301ns (68.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.301     1.959    ScanCode/MemoryArray_reg_0_15_0_0__8/A0
    SLICE_X6Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__8/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.867     2.033    ScanCode/MemoryArray_reg_0_15_0_0__8/WCLK
    SLICE_X6Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__8/SP/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X6Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.863    ScanCode/MemoryArray_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.904%)  route 0.301ns (68.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[0]/Q
                         net (fo=21, routed)          0.301     1.959    ScanCode/MemoryArray_reg_0_15_0_0__9/A0
    SLICE_X6Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.867     2.033    ScanCode/MemoryArray_reg_0_15_0_0__9/WCLK
    SLICE_X6Y105         RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__9/SP/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X6Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.863    ScanCode/MemoryArray_reg_0_15_0_0__9/SP
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.234     1.892    ScanCode/MemoryArray_reg_0_63_0_0/A3
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_63_0_0/WCLK
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.773    ScanCode/MemoryArray_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_63_0_0__0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.234     1.892    ScanCode/MemoryArray_reg_0_63_0_0__0/A3
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_63_0_0__0/WCLK
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__0/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.773    ScanCode/MemoryArray_reg_0_63_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_63_0_0__1/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.234     1.892    ScanCode/MemoryArray_reg_0_63_0_0__1/A3
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_63_0_0__1/WCLK
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__1/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.773    ScanCode/MemoryArray_reg_0_63_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_63_0_0__2/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.234     1.892    ScanCode/MemoryArray_reg_0_63_0_0__2/A3
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.871     2.036    ScanCode/MemoryArray_reg_0_63_0_0__2/WCLK
    SLICE_X2Y106         RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0__2/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.773    ScanCode/MemoryArray_reg_0_63_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y112    FSM_sequential_control_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y112    FSM_sequential_control_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y110    count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y112    count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y112    count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y113    count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y113    count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y113    count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y113    count_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y107    ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK



