/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:23:02 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_memc_l2_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:40p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_L2_0_H__
#define BCHP_MEMC_L2_0_H__

/***************************************************************************
 *MEMC_L2_0 - MEMC L2 Interrupt Controller Registers 0
 ***************************************************************************/
#define BCHP_MEMC_L2_0_R5F_STATUS                0x00503000 /* R5f interrupt Status Register */
#define BCHP_MEMC_L2_0_R5F_SET                   0x00503004 /* R5f interrupt Set Register */
#define BCHP_MEMC_L2_0_R5F_CLEAR                 0x00503008 /* R5f interrupt Clear Register */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS           0x0050300c /* R5f interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_R5F_MASK_SET              0x00503010 /* R5f interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR            0x00503014 /* R5f interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_PCI_STATUS                0x00503018 /* PCI interrupt Status Register */
#define BCHP_MEMC_L2_0_PCI_SET                   0x0050301c /* PCI interrupt Set Register */
#define BCHP_MEMC_L2_0_PCI_CLEAR                 0x00503020 /* PCI interrupt Clear Register */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS           0x00503024 /* PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_PCI_MASK_SET              0x00503028 /* PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR            0x0050302c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_STATUS_RGR_BRIDGE_INTR_MASK             0x80000000
#define BCHP_MEMC_L2_0_R5F_STATUS_RGR_BRIDGE_INTR_SHIFT            31

/* MEMC_L2_0 :: R5F_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_STATUS_reserved0_MASK                   0x70000000
#define BCHP_MEMC_L2_0_R5F_STATUS_reserved0_SHIFT                  28

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_LAST_WRITE_INTR_MASK     0x08000000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_LAST_WRITE_INTR_SHIFT    27

/* MEMC_L2_0 :: R5F_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_STATUS_BSP_WRCH_INTR_MASK               0x04000000
#define BCHP_MEMC_L2_0_R5F_STATUS_BSP_WRCH_INTR_SHIFT              26

/* MEMC_L2_0 :: R5F_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_STATUS_BSP_ARCH_INTR_MASK               0x02000000
#define BCHP_MEMC_L2_0_R5F_STATUS_BSP_ARCH_INTR_SHIFT              25

/* MEMC_L2_0 :: R5F_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK      0x01000000
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT     24

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_3_MASK     0x00800000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT    23

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_3_MASK     0x00400000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT    22

/* MEMC_L2_0 :: R5F_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK      0x00200000
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT     21

/* MEMC_L2_0 :: R5F_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK      0x00100000
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT     20

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_2_MASK     0x00080000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT    19

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_2_MASK     0x00040000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT    18

/* MEMC_L2_0 :: R5F_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK      0x00020000
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT     17

/* MEMC_L2_0 :: R5F_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK      0x00010000
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT     16

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_1_MASK     0x00008000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT    15

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_1_MASK     0x00004000
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT    14

/* MEMC_L2_0 :: R5F_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK      0x00002000
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT     13

/* MEMC_L2_0 :: R5F_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK      0x00001000
#define BCHP_MEMC_L2_0_R5F_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT     12

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_0_MASK     0x00000800
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT    11

/* MEMC_L2_0 :: R5F_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_0_MASK     0x00000400
#define BCHP_MEMC_L2_0_R5F_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT    10

/* MEMC_L2_0 :: R5F_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK      0x00000200
#define BCHP_MEMC_L2_0_R5F_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT     9

/* MEMC_L2_0 :: R5F_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_STATUS_SM_TIMEOUT_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_0_R5F_STATUS_SM_TIMEOUT_INTR_SHIFT            8

/* MEMC_L2_0 :: R5F_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_STATUS_NO_REQ_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_R5F_STATUS_NO_REQ_INTR_SHIFT                7

/* MEMC_L2_0 :: R5F_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_CMD_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_CMD_INTR_SHIFT           6

/* MEMC_L2_0 :: R5F_STATUS :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_NMBX_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_NMBX_INTR_SHIFT          5

/* MEMC_L2_0 :: R5F_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_MSTART_INTR_MASK         0x00000010
#define BCHP_MEMC_L2_0_R5F_STATUS_INVALID_MSTART_INTR_SHIFT        4

/* MEMC_L2_0 :: R5F_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_3_INTR_MASK                  0x00000008
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_3_INTR_SHIFT                 3

/* MEMC_L2_0 :: R5F_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_2_INTR_MASK                  0x00000004
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_2_INTR_SHIFT                 2

/* MEMC_L2_0 :: R5F_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_1_INTR_MASK                  0x00000002
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_1_INTR_SHIFT                 1

/* MEMC_L2_0 :: R5F_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_0_INTR_MASK                  0x00000001
#define BCHP_MEMC_L2_0_R5F_STATUS_ARC_0_INTR_SHIFT                 0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_SET_RGR_BRIDGE_INTR_MASK                0x80000000
#define BCHP_MEMC_L2_0_R5F_SET_RGR_BRIDGE_INTR_SHIFT               31

/* MEMC_L2_0 :: R5F_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_SET_reserved0_MASK                      0x70000000
#define BCHP_MEMC_L2_0_R5F_SET_reserved0_SHIFT                     28

/* MEMC_L2_0 :: R5F_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_LAST_WRITE_INTR_MASK        0x08000000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_LAST_WRITE_INTR_SHIFT       27

/* MEMC_L2_0 :: R5F_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_SET_BSP_WRCH_INTR_MASK                  0x04000000
#define BCHP_MEMC_L2_0_R5F_SET_BSP_WRCH_INTR_SHIFT                 26

/* MEMC_L2_0 :: R5F_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_SET_BSP_ARCH_INTR_MASK                  0x02000000
#define BCHP_MEMC_L2_0_R5F_SET_BSP_ARCH_INTR_SHIFT                 25

/* MEMC_L2_0 :: R5F_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_3_MASK         0x01000000
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT        24

/* MEMC_L2_0 :: R5F_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_3_MASK        0x00800000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_3_SHIFT       23

/* MEMC_L2_0 :: R5F_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_3_MASK        0x00400000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_3_SHIFT       22

/* MEMC_L2_0 :: R5F_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_3_MASK         0x00200000
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT        21

/* MEMC_L2_0 :: R5F_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_2_MASK         0x00100000
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT        20

/* MEMC_L2_0 :: R5F_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_2_MASK        0x00080000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_2_SHIFT       19

/* MEMC_L2_0 :: R5F_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_2_MASK        0x00040000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_2_SHIFT       18

/* MEMC_L2_0 :: R5F_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_2_MASK         0x00020000
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT        17

/* MEMC_L2_0 :: R5F_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_1_MASK         0x00010000
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT        16

/* MEMC_L2_0 :: R5F_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_1_MASK        0x00008000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_1_SHIFT       15

/* MEMC_L2_0 :: R5F_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_1_MASK        0x00004000
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_1_SHIFT       14

/* MEMC_L2_0 :: R5F_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_1_MASK         0x00002000
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT        13

/* MEMC_L2_0 :: R5F_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_0_MASK         0x00001000
#define BCHP_MEMC_L2_0_R5F_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT        12

/* MEMC_L2_0 :: R5F_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_0_MASK        0x00000800
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_EOG_INTR_PFRI_0_SHIFT       11

/* MEMC_L2_0 :: R5F_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_0_MASK        0x00000400
#define BCHP_MEMC_L2_0_R5F_SET_MISSING_SOG_INTR_PFRI_0_SHIFT       10

/* MEMC_L2_0 :: R5F_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_0_MASK         0x00000200
#define BCHP_MEMC_L2_0_R5F_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT        9

/* MEMC_L2_0 :: R5F_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_SET_SM_TIMEOUT_INTR_MASK                0x00000100
#define BCHP_MEMC_L2_0_R5F_SET_SM_TIMEOUT_INTR_SHIFT               8

/* MEMC_L2_0 :: R5F_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_SET_NO_REQ_INTR_MASK                    0x00000080
#define BCHP_MEMC_L2_0_R5F_SET_NO_REQ_INTR_SHIFT                   7

/* MEMC_L2_0 :: R5F_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_CMD_INTR_MASK               0x00000040
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_CMD_INTR_SHIFT              6

/* MEMC_L2_0 :: R5F_SET :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_NMBX_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_NMBX_INTR_SHIFT             5

/* MEMC_L2_0 :: R5F_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_MSTART_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_R5F_SET_INVALID_MSTART_INTR_SHIFT           4

/* MEMC_L2_0 :: R5F_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_SET_ARC_3_INTR_MASK                     0x00000008
#define BCHP_MEMC_L2_0_R5F_SET_ARC_3_INTR_SHIFT                    3

/* MEMC_L2_0 :: R5F_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_SET_ARC_2_INTR_MASK                     0x00000004
#define BCHP_MEMC_L2_0_R5F_SET_ARC_2_INTR_SHIFT                    2

/* MEMC_L2_0 :: R5F_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_SET_ARC_1_INTR_MASK                     0x00000002
#define BCHP_MEMC_L2_0_R5F_SET_ARC_1_INTR_SHIFT                    1

/* MEMC_L2_0 :: R5F_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_SET_ARC_0_INTR_MASK                     0x00000001
#define BCHP_MEMC_L2_0_R5F_SET_ARC_0_INTR_SHIFT                    0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_RGR_BRIDGE_INTR_MASK              0x80000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_RGR_BRIDGE_INTR_SHIFT             31

/* MEMC_L2_0 :: R5F_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_reserved0_MASK                    0x70000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_reserved0_SHIFT                   28

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_LAST_WRITE_INTR_MASK      0x08000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT     27

/* MEMC_L2_0 :: R5F_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_BSP_WRCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_BSP_WRCH_INTR_SHIFT               26

/* MEMC_L2_0 :: R5F_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_BSP_ARCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_BSP_ARCH_INTR_SHIFT               25

/* MEMC_L2_0 :: R5F_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK       0x01000000
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT      24

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK      0x00800000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT     23

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK      0x00400000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT     22

/* MEMC_L2_0 :: R5F_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK       0x00200000
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT      21

/* MEMC_L2_0 :: R5F_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK       0x00100000
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT      20

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK      0x00080000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT     19

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK      0x00040000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT     18

/* MEMC_L2_0 :: R5F_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK       0x00020000
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT      17

/* MEMC_L2_0 :: R5F_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK       0x00010000
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT      16

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK      0x00008000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT     15

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK      0x00004000
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT     14

/* MEMC_L2_0 :: R5F_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK       0x00002000
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT      13

/* MEMC_L2_0 :: R5F_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK       0x00001000
#define BCHP_MEMC_L2_0_R5F_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT      12

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK      0x00000800
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT     11

/* MEMC_L2_0 :: R5F_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK      0x00000400
#define BCHP_MEMC_L2_0_R5F_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT     10

/* MEMC_L2_0 :: R5F_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK       0x00000200
#define BCHP_MEMC_L2_0_R5F_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT      9

/* MEMC_L2_0 :: R5F_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_SM_TIMEOUT_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_0_R5F_CLEAR_SM_TIMEOUT_INTR_SHIFT             8

/* MEMC_L2_0 :: R5F_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_NO_REQ_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_0_R5F_CLEAR_NO_REQ_INTR_SHIFT                 7

/* MEMC_L2_0 :: R5F_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_CMD_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_CMD_INTR_SHIFT            6

/* MEMC_L2_0 :: R5F_CLEAR :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_NMBX_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_NMBX_INTR_SHIFT           5

/* MEMC_L2_0 :: R5F_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_MSTART_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_0_R5F_CLEAR_INVALID_MSTART_INTR_SHIFT         4

/* MEMC_L2_0 :: R5F_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_3_INTR_MASK                   0x00000008
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_3_INTR_SHIFT                  3

/* MEMC_L2_0 :: R5F_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_2_INTR_MASK                   0x00000004
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_2_INTR_SHIFT                  2

/* MEMC_L2_0 :: R5F_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_1_INTR_MASK                   0x00000002
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_1_INTR_SHIFT                  1

/* MEMC_L2_0 :: R5F_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_0_INTR_MASK                   0x00000001
#define BCHP_MEMC_L2_0_R5F_CLEAR_ARC_0_INTR_SHIFT                  0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_MASK_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_RGR_BRIDGE_INTR_MASK        0x80000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_RGR_BRIDGE_INTR_SHIFT       31

/* MEMC_L2_0 :: R5F_MASK_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_reserved0_MASK              0x70000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_reserved0_SHIFT             28

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27

/* MEMC_L2_0 :: R5F_MASK_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_BSP_WRCH_INTR_MASK          0x04000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_BSP_WRCH_INTR_SHIFT         26

/* MEMC_L2_0 :: R5F_MASK_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_BSP_ARCH_INTR_MASK          0x02000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_BSP_ARCH_INTR_SHIFT         25

/* MEMC_L2_0 :: R5F_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT 24

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22

/* MEMC_L2_0 :: R5F_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21

/* MEMC_L2_0 :: R5F_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT 20

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18

/* MEMC_L2_0 :: R5F_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17

/* MEMC_L2_0 :: R5F_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT 16

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14

/* MEMC_L2_0 :: R5F_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13

/* MEMC_L2_0 :: R5F_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT 12

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11

/* MEMC_L2_0 :: R5F_MASK_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10

/* MEMC_L2_0 :: R5F_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9

/* MEMC_L2_0 :: R5F_MASK_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_SM_TIMEOUT_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT       8

/* MEMC_L2_0 :: R5F_MASK_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_NO_REQ_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_NO_REQ_INTR_SHIFT           7

/* MEMC_L2_0 :: R5F_MASK_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_CMD_INTR_MASK       0x00000040
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_CMD_INTR_SHIFT      6

/* MEMC_L2_0 :: R5F_MASK_STATUS :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_NMBX_INTR_MASK      0x00000020
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_NMBX_INTR_SHIFT     5

/* MEMC_L2_0 :: R5F_MASK_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_MSTART_INTR_MASK    0x00000010
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_INVALID_MSTART_INTR_SHIFT   4

/* MEMC_L2_0 :: R5F_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_3_INTR_MASK             0x00000008
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_3_INTR_SHIFT            3

/* MEMC_L2_0 :: R5F_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_2_INTR_MASK             0x00000004
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_2_INTR_SHIFT            2

/* MEMC_L2_0 :: R5F_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_1_INTR_MASK             0x00000002
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_1_INTR_SHIFT            1

/* MEMC_L2_0 :: R5F_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_0_INTR_MASK             0x00000001
#define BCHP_MEMC_L2_0_R5F_MASK_STATUS_ARC_0_INTR_SHIFT            0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_MASK_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_RGR_BRIDGE_INTR_MASK           0x80000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_RGR_BRIDGE_INTR_SHIFT          31

/* MEMC_L2_0 :: R5F_MASK_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_reserved0_MASK                 0x70000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_reserved0_SHIFT                28

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_LAST_WRITE_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_LAST_WRITE_INTR_SHIFT  27

/* MEMC_L2_0 :: R5F_MASK_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_BSP_WRCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_BSP_WRCH_INTR_SHIFT            26

/* MEMC_L2_0 :: R5F_MASK_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_BSP_ARCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_BSP_ARCH_INTR_SHIFT            25

/* MEMC_L2_0 :: R5F_MASK_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT   24

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_3_MASK   0x00800000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_3_SHIFT  23

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_3_MASK   0x00400000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_3_SHIFT  22

/* MEMC_L2_0 :: R5F_MASK_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_MASK    0x00200000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT   21

/* MEMC_L2_0 :: R5F_MASK_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_2_MASK    0x00100000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT   20

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_2_MASK   0x00080000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_2_SHIFT  19

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_2_MASK   0x00040000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_2_SHIFT  18

/* MEMC_L2_0 :: R5F_MASK_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_MASK    0x00020000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT   17

/* MEMC_L2_0 :: R5F_MASK_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_1_MASK    0x00010000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT   16

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_1_MASK   0x00008000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_1_SHIFT  15

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_1_MASK   0x00004000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_1_SHIFT  14

/* MEMC_L2_0 :: R5F_MASK_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_MASK    0x00002000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT   13

/* MEMC_L2_0 :: R5F_MASK_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_0_MASK    0x00001000
#define BCHP_MEMC_L2_0_R5F_MASK_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT   12

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_0_MASK   0x00000800
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_EOG_INTR_PFRI_0_SHIFT  11

/* MEMC_L2_0 :: R5F_MASK_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_0_MASK   0x00000400
#define BCHP_MEMC_L2_0_R5F_MASK_SET_MISSING_SOG_INTR_PFRI_0_SHIFT  10

/* MEMC_L2_0 :: R5F_MASK_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_MASK    0x00000200
#define BCHP_MEMC_L2_0_R5F_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT   9

/* MEMC_L2_0 :: R5F_MASK_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_SM_TIMEOUT_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_0_R5F_MASK_SET_SM_TIMEOUT_INTR_SHIFT          8

/* MEMC_L2_0 :: R5F_MASK_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_NO_REQ_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_0_R5F_MASK_SET_NO_REQ_INTR_SHIFT              7

/* MEMC_L2_0 :: R5F_MASK_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_CMD_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_CMD_INTR_SHIFT         6

/* MEMC_L2_0 :: R5F_MASK_SET :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_NMBX_INTR_MASK         0x00000020
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_NMBX_INTR_SHIFT        5

/* MEMC_L2_0 :: R5F_MASK_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_MSTART_INTR_MASK       0x00000010
#define BCHP_MEMC_L2_0_R5F_MASK_SET_INVALID_MSTART_INTR_SHIFT      4

/* MEMC_L2_0 :: R5F_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_3_INTR_MASK                0x00000008
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_3_INTR_SHIFT               3

/* MEMC_L2_0 :: R5F_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_2_INTR_MASK                0x00000004
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_2_INTR_SHIFT               2

/* MEMC_L2_0 :: R5F_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_1_INTR_MASK                0x00000002
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_1_INTR_SHIFT               1

/* MEMC_L2_0 :: R5F_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_0_INTR_MASK                0x00000001
#define BCHP_MEMC_L2_0_R5F_MASK_SET_ARC_0_INTR_SHIFT               0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0 :: R5F_MASK_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_RGR_BRIDGE_INTR_MASK         0x80000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_RGR_BRIDGE_INTR_SHIFT        31

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_reserved0_MASK               0x70000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_reserved0_SHIFT              28

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT 27

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_BSP_WRCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_BSP_WRCH_INTR_SHIFT          26

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_BSP_ARCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_BSP_ARCH_INTR_SHIFT          25

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT 24

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT 23

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT 22

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK  0x00200000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK  0x00100000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT 20

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT 19

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT 18

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK  0x00020000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK  0x00010000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT 16

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT 15

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT 14

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK  0x00002000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK  0x00001000
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT 12

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT 11

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT 10

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK  0x00000200
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_SM_TIMEOUT_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT        8

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_NO_REQ_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_NO_REQ_INTR_SHIFT            7

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_CMD_INTR_MASK        0x00000040
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_CMD_INTR_SHIFT       6

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_NMBX_INTR_MASK       0x00000020
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_NMBX_INTR_SHIFT      5

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_MSTART_INTR_MASK     0x00000010
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT    4

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_3_INTR_MASK              0x00000008
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_3_INTR_SHIFT             3

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_2_INTR_MASK              0x00000004
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_2_INTR_SHIFT             2

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_1_INTR_MASK              0x00000002
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_1_INTR_SHIFT             1

/* MEMC_L2_0 :: R5F_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_0_INTR_MASK              0x00000001
#define BCHP_MEMC_L2_0_R5F_MASK_CLEAR_ARC_0_INTR_SHIFT             0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_STATUS_RGR_BRIDGE_INTR_MASK             0x80000000
#define BCHP_MEMC_L2_0_PCI_STATUS_RGR_BRIDGE_INTR_SHIFT            31

/* MEMC_L2_0 :: PCI_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_STATUS_reserved0_MASK                   0x70000000
#define BCHP_MEMC_L2_0_PCI_STATUS_reserved0_SHIFT                  28

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_LAST_WRITE_INTR_MASK     0x08000000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_LAST_WRITE_INTR_SHIFT    27

/* MEMC_L2_0 :: PCI_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_STATUS_BSP_WRCH_INTR_MASK               0x04000000
#define BCHP_MEMC_L2_0_PCI_STATUS_BSP_WRCH_INTR_SHIFT              26

/* MEMC_L2_0 :: PCI_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_STATUS_BSP_ARCH_INTR_MASK               0x02000000
#define BCHP_MEMC_L2_0_PCI_STATUS_BSP_ARCH_INTR_SHIFT              25

/* MEMC_L2_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK      0x01000000
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT     24

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_3_MASK     0x00800000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT    23

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_3_MASK     0x00400000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT    22

/* MEMC_L2_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK      0x00200000
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT     21

/* MEMC_L2_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK      0x00100000
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT     20

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_2_MASK     0x00080000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT    19

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_2_MASK     0x00040000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT    18

/* MEMC_L2_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK      0x00020000
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT     17

/* MEMC_L2_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK      0x00010000
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT     16

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_1_MASK     0x00008000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT    15

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_1_MASK     0x00004000
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT    14

/* MEMC_L2_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK      0x00002000
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT     13

/* MEMC_L2_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK      0x00001000
#define BCHP_MEMC_L2_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT     12

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_0_MASK     0x00000800
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT    11

/* MEMC_L2_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_0_MASK     0x00000400
#define BCHP_MEMC_L2_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT    10

/* MEMC_L2_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK      0x00000200
#define BCHP_MEMC_L2_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT     9

/* MEMC_L2_0 :: PCI_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_STATUS_SM_TIMEOUT_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_0_PCI_STATUS_SM_TIMEOUT_INTR_SHIFT            8

/* MEMC_L2_0 :: PCI_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_STATUS_NO_REQ_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_PCI_STATUS_NO_REQ_INTR_SHIFT                7

/* MEMC_L2_0 :: PCI_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_CMD_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_CMD_INTR_SHIFT           6

/* MEMC_L2_0 :: PCI_STATUS :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_NMBX_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_NMBX_INTR_SHIFT          5

/* MEMC_L2_0 :: PCI_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_MSTART_INTR_MASK         0x00000010
#define BCHP_MEMC_L2_0_PCI_STATUS_INVALID_MSTART_INTR_SHIFT        4

/* MEMC_L2_0 :: PCI_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_3_INTR_MASK                  0x00000008
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_3_INTR_SHIFT                 3

/* MEMC_L2_0 :: PCI_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_2_INTR_MASK                  0x00000004
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_2_INTR_SHIFT                 2

/* MEMC_L2_0 :: PCI_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_1_INTR_MASK                  0x00000002
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_1_INTR_SHIFT                 1

/* MEMC_L2_0 :: PCI_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_0_INTR_MASK                  0x00000001
#define BCHP_MEMC_L2_0_PCI_STATUS_ARC_0_INTR_SHIFT                 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_SET_RGR_BRIDGE_INTR_MASK                0x80000000
#define BCHP_MEMC_L2_0_PCI_SET_RGR_BRIDGE_INTR_SHIFT               31

/* MEMC_L2_0 :: PCI_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_SET_reserved0_MASK                      0x70000000
#define BCHP_MEMC_L2_0_PCI_SET_reserved0_SHIFT                     28

/* MEMC_L2_0 :: PCI_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_LAST_WRITE_INTR_MASK        0x08000000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_LAST_WRITE_INTR_SHIFT       27

/* MEMC_L2_0 :: PCI_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_SET_BSP_WRCH_INTR_MASK                  0x04000000
#define BCHP_MEMC_L2_0_PCI_SET_BSP_WRCH_INTR_SHIFT                 26

/* MEMC_L2_0 :: PCI_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_SET_BSP_ARCH_INTR_MASK                  0x02000000
#define BCHP_MEMC_L2_0_PCI_SET_BSP_ARCH_INTR_SHIFT                 25

/* MEMC_L2_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_3_MASK         0x01000000
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT        24

/* MEMC_L2_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_3_MASK        0x00800000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_3_SHIFT       23

/* MEMC_L2_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_3_MASK        0x00400000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_3_SHIFT       22

/* MEMC_L2_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_3_MASK         0x00200000
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT        21

/* MEMC_L2_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_2_MASK         0x00100000
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT        20

/* MEMC_L2_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_2_MASK        0x00080000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_2_SHIFT       19

/* MEMC_L2_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_2_MASK        0x00040000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_2_SHIFT       18

/* MEMC_L2_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_2_MASK         0x00020000
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT        17

/* MEMC_L2_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_1_MASK         0x00010000
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT        16

/* MEMC_L2_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_1_MASK        0x00008000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_1_SHIFT       15

/* MEMC_L2_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_1_MASK        0x00004000
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_1_SHIFT       14

/* MEMC_L2_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_1_MASK         0x00002000
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT        13

/* MEMC_L2_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_0_MASK         0x00001000
#define BCHP_MEMC_L2_0_PCI_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT        12

/* MEMC_L2_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_0_MASK        0x00000800
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_EOG_INTR_PFRI_0_SHIFT       11

/* MEMC_L2_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_0_MASK        0x00000400
#define BCHP_MEMC_L2_0_PCI_SET_MISSING_SOG_INTR_PFRI_0_SHIFT       10

/* MEMC_L2_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_0_MASK         0x00000200
#define BCHP_MEMC_L2_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT        9

/* MEMC_L2_0 :: PCI_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_SET_SM_TIMEOUT_INTR_MASK                0x00000100
#define BCHP_MEMC_L2_0_PCI_SET_SM_TIMEOUT_INTR_SHIFT               8

/* MEMC_L2_0 :: PCI_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_SET_NO_REQ_INTR_MASK                    0x00000080
#define BCHP_MEMC_L2_0_PCI_SET_NO_REQ_INTR_SHIFT                   7

/* MEMC_L2_0 :: PCI_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_CMD_INTR_MASK               0x00000040
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_CMD_INTR_SHIFT              6

/* MEMC_L2_0 :: PCI_SET :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_NMBX_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_NMBX_INTR_SHIFT             5

/* MEMC_L2_0 :: PCI_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_MSTART_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_PCI_SET_INVALID_MSTART_INTR_SHIFT           4

/* MEMC_L2_0 :: PCI_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_SET_ARC_3_INTR_MASK                     0x00000008
#define BCHP_MEMC_L2_0_PCI_SET_ARC_3_INTR_SHIFT                    3

/* MEMC_L2_0 :: PCI_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_SET_ARC_2_INTR_MASK                     0x00000004
#define BCHP_MEMC_L2_0_PCI_SET_ARC_2_INTR_SHIFT                    2

/* MEMC_L2_0 :: PCI_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_SET_ARC_1_INTR_MASK                     0x00000002
#define BCHP_MEMC_L2_0_PCI_SET_ARC_1_INTR_SHIFT                    1

/* MEMC_L2_0 :: PCI_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_SET_ARC_0_INTR_MASK                     0x00000001
#define BCHP_MEMC_L2_0_PCI_SET_ARC_0_INTR_SHIFT                    0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_RGR_BRIDGE_INTR_MASK              0x80000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_RGR_BRIDGE_INTR_SHIFT             31

/* MEMC_L2_0 :: PCI_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_reserved0_MASK                    0x70000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_reserved0_SHIFT                   28

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_LAST_WRITE_INTR_MASK      0x08000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT     27

/* MEMC_L2_0 :: PCI_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_BSP_WRCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_BSP_WRCH_INTR_SHIFT               26

/* MEMC_L2_0 :: PCI_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_BSP_ARCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_BSP_ARCH_INTR_SHIFT               25

/* MEMC_L2_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK       0x01000000
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT      24

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK      0x00800000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT     23

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK      0x00400000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT     22

/* MEMC_L2_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK       0x00200000
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT      21

/* MEMC_L2_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK       0x00100000
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT      20

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK      0x00080000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT     19

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK      0x00040000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT     18

/* MEMC_L2_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK       0x00020000
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT      17

/* MEMC_L2_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK       0x00010000
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT      16

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK      0x00008000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT     15

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK      0x00004000
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT     14

/* MEMC_L2_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK       0x00002000
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT      13

/* MEMC_L2_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK       0x00001000
#define BCHP_MEMC_L2_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT      12

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK      0x00000800
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT     11

/* MEMC_L2_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK      0x00000400
#define BCHP_MEMC_L2_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT     10

/* MEMC_L2_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK       0x00000200
#define BCHP_MEMC_L2_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT      9

/* MEMC_L2_0 :: PCI_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_SM_TIMEOUT_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_0_PCI_CLEAR_SM_TIMEOUT_INTR_SHIFT             8

/* MEMC_L2_0 :: PCI_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_NO_REQ_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_0_PCI_CLEAR_NO_REQ_INTR_SHIFT                 7

/* MEMC_L2_0 :: PCI_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_CMD_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_CMD_INTR_SHIFT            6

/* MEMC_L2_0 :: PCI_CLEAR :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_NMBX_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_NMBX_INTR_SHIFT           5

/* MEMC_L2_0 :: PCI_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_MSTART_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_0_PCI_CLEAR_INVALID_MSTART_INTR_SHIFT         4

/* MEMC_L2_0 :: PCI_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_3_INTR_MASK                   0x00000008
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_3_INTR_SHIFT                  3

/* MEMC_L2_0 :: PCI_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_2_INTR_MASK                   0x00000004
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_2_INTR_SHIFT                  2

/* MEMC_L2_0 :: PCI_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_1_INTR_MASK                   0x00000002
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_1_INTR_SHIFT                  1

/* MEMC_L2_0 :: PCI_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_0_INTR_MASK                   0x00000001
#define BCHP_MEMC_L2_0_PCI_CLEAR_ARC_0_INTR_SHIFT                  0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_MASK_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_RGR_BRIDGE_INTR_MASK        0x80000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_RGR_BRIDGE_INTR_SHIFT       31

/* MEMC_L2_0 :: PCI_MASK_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_reserved0_MASK              0x70000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_reserved0_SHIFT             28

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27

/* MEMC_L2_0 :: PCI_MASK_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_BSP_WRCH_INTR_MASK          0x04000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_BSP_WRCH_INTR_SHIFT         26

/* MEMC_L2_0 :: PCI_MASK_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_BSP_ARCH_INTR_MASK          0x02000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_BSP_ARCH_INTR_SHIFT         25

/* MEMC_L2_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT 24

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22

/* MEMC_L2_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21

/* MEMC_L2_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT 20

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18

/* MEMC_L2_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17

/* MEMC_L2_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT 16

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14

/* MEMC_L2_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13

/* MEMC_L2_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT 12

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11

/* MEMC_L2_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10

/* MEMC_L2_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9

/* MEMC_L2_0 :: PCI_MASK_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_SM_TIMEOUT_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT       8

/* MEMC_L2_0 :: PCI_MASK_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_NO_REQ_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_NO_REQ_INTR_SHIFT           7

/* MEMC_L2_0 :: PCI_MASK_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_CMD_INTR_MASK       0x00000040
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_CMD_INTR_SHIFT      6

/* MEMC_L2_0 :: PCI_MASK_STATUS :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_NMBX_INTR_MASK      0x00000020
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_NMBX_INTR_SHIFT     5

/* MEMC_L2_0 :: PCI_MASK_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_MSTART_INTR_MASK    0x00000010
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_INVALID_MSTART_INTR_SHIFT   4

/* MEMC_L2_0 :: PCI_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_3_INTR_MASK             0x00000008
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_3_INTR_SHIFT            3

/* MEMC_L2_0 :: PCI_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_2_INTR_MASK             0x00000004
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_2_INTR_SHIFT            2

/* MEMC_L2_0 :: PCI_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_1_INTR_MASK             0x00000002
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_1_INTR_SHIFT            1

/* MEMC_L2_0 :: PCI_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_0_INTR_MASK             0x00000001
#define BCHP_MEMC_L2_0_PCI_MASK_STATUS_ARC_0_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_MASK_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_RGR_BRIDGE_INTR_MASK           0x80000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_RGR_BRIDGE_INTR_SHIFT          31

/* MEMC_L2_0 :: PCI_MASK_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_reserved0_MASK                 0x70000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_reserved0_SHIFT                28

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_LAST_WRITE_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_LAST_WRITE_INTR_SHIFT  27

/* MEMC_L2_0 :: PCI_MASK_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_BSP_WRCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_BSP_WRCH_INTR_SHIFT            26

/* MEMC_L2_0 :: PCI_MASK_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_BSP_ARCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_BSP_ARCH_INTR_SHIFT            25

/* MEMC_L2_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT   24

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_3_MASK   0x00800000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_3_SHIFT  23

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_3_MASK   0x00400000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_3_SHIFT  22

/* MEMC_L2_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_MASK    0x00200000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT   21

/* MEMC_L2_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_2_MASK    0x00100000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT   20

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_2_MASK   0x00080000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_2_SHIFT  19

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_2_MASK   0x00040000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_2_SHIFT  18

/* MEMC_L2_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_MASK    0x00020000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT   17

/* MEMC_L2_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_1_MASK    0x00010000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT   16

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_1_MASK   0x00008000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_1_SHIFT  15

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_1_MASK   0x00004000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_1_SHIFT  14

/* MEMC_L2_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_MASK    0x00002000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT   13

/* MEMC_L2_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_0_MASK    0x00001000
#define BCHP_MEMC_L2_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT   12

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_0_MASK   0x00000800
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_0_SHIFT  11

/* MEMC_L2_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_0_MASK   0x00000400
#define BCHP_MEMC_L2_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_0_SHIFT  10

/* MEMC_L2_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_MASK    0x00000200
#define BCHP_MEMC_L2_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT   9

/* MEMC_L2_0 :: PCI_MASK_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_SM_TIMEOUT_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_0_PCI_MASK_SET_SM_TIMEOUT_INTR_SHIFT          8

/* MEMC_L2_0 :: PCI_MASK_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_NO_REQ_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_0_PCI_MASK_SET_NO_REQ_INTR_SHIFT              7

/* MEMC_L2_0 :: PCI_MASK_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_CMD_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_CMD_INTR_SHIFT         6

/* MEMC_L2_0 :: PCI_MASK_SET :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_NMBX_INTR_MASK         0x00000020
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_NMBX_INTR_SHIFT        5

/* MEMC_L2_0 :: PCI_MASK_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_MSTART_INTR_MASK       0x00000010
#define BCHP_MEMC_L2_0_PCI_MASK_SET_INVALID_MSTART_INTR_SHIFT      4

/* MEMC_L2_0 :: PCI_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_3_INTR_MASK                0x00000008
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_3_INTR_SHIFT               3

/* MEMC_L2_0 :: PCI_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_2_INTR_MASK                0x00000004
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_2_INTR_SHIFT               2

/* MEMC_L2_0 :: PCI_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_1_INTR_MASK                0x00000002
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_1_INTR_SHIFT               1

/* MEMC_L2_0 :: PCI_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_0_INTR_MASK                0x00000001
#define BCHP_MEMC_L2_0_PCI_MASK_SET_ARC_0_INTR_SHIFT               0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0 :: PCI_MASK_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_RGR_BRIDGE_INTR_MASK         0x80000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_RGR_BRIDGE_INTR_SHIFT        31

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_reserved0_MASK               0x70000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_reserved0_SHIFT              28

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT 27

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_SHIFT          26

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_SHIFT          25

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT 24

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT 23

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT 22

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK  0x00200000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK  0x00100000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT 20

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT 19

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT 18

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK  0x00020000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK  0x00010000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT 16

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT 15

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT 14

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK  0x00002000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK  0x00001000
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT 12

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT 11

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT 10

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK  0x00000200
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT        8

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_NO_REQ_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_NO_REQ_INTR_SHIFT            7

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_CMD_INTR_MASK        0x00000040
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_CMD_INTR_SHIFT       6

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: INVALID_NMBX_INTR [05:05] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_NMBX_INTR_MASK       0x00000020
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_NMBX_INTR_SHIFT      5

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_MSTART_INTR_MASK     0x00000010
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT    4

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_3_INTR_MASK              0x00000008
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_3_INTR_SHIFT             3

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_2_INTR_MASK              0x00000004
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_2_INTR_SHIFT             2

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_1_INTR_MASK              0x00000002
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_1_INTR_SHIFT             1

/* MEMC_L2_0 :: PCI_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_0_INTR_MASK              0x00000001
#define BCHP_MEMC_L2_0_PCI_MASK_CLEAR_ARC_0_INTR_SHIFT             0

#endif /* #ifndef BCHP_MEMC_L2_0_H__ */

/* End of File */
