// Seed: 2346162478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_4[1'b0] = id_1;
  wire  id_4;
  logic id_5;
endmodule
