<profile>

<section name = "Vivado HLS Report for 'separate_complex_wlo'" level="0">
<item name = "Date">Sun Jul 31 13:35:40 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">dnn</item>
<item name = "Solution">wordlength_opt</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.482, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">54, 54, 54, 54, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- separation">52, 52, 2, 1, 1, 52, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 49, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 128, 42, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DNN_wlo_sptohp_32bkb_U1">DNN_wlo_sptohp_32bkb, 0, 0, 64, 21, 0</column>
<column name="DNN_wlo_sptohp_32bkb_U2">DNN_wlo_sptohp_32bkb, 0, 0, 64, 21, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln484_fu_154_p2">+, 0, 0, 15, 6, 7</column>
<column name="i_fu_111_p2">+, 0, 0, 15, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln480_fu_105_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="LS_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_0_phi_fu_89_p4">9, 2, 6, 12</column>
<column name="i_0_reg_85">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_85">6, 0, 6, 0</column>
<column name="i_reg_169">6, 0, 6, 0</column>
<column name="icmp_ln480_reg_165">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="LS_stream_TDATA">in, 64, axis, LS_stream_V_data, pointer</column>
<column name="LS_stream_TVALID">in, 1, axis, LS_stream_V_data, pointer</column>
<column name="LS_stream_TREADY">out, 1, axis, LS_stream_V_last_V, pointer</column>
<column name="LS_stream_TLAST">in, 1, axis, LS_stream_V_last_V, pointer</column>
<column name="sep_address0">out, 7, ap_memory, sep, array</column>
<column name="sep_ce0">out, 1, ap_memory, sep, array</column>
<column name="sep_we0">out, 1, ap_memory, sep, array</column>
<column name="sep_d0">out, 16, ap_memory, sep, array</column>
<column name="sep_address1">out, 7, ap_memory, sep, array</column>
<column name="sep_ce1">out, 1, ap_memory, sep, array</column>
<column name="sep_we1">out, 1, ap_memory, sep, array</column>
<column name="sep_d1">out, 16, ap_memory, sep, array</column>
</table>
</item>
</section>
</profile>
