
C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\dec_MIMD\solution1\sim\verilog>set PATH= 

C:\Users\lotto\Desktop\Alveare\M_AXI_ALU\M_AXI_ALU\dec_MIMD\dec_MIMD\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_dec_MIMD_top glbl -Oenable_linking_all_libraries  -prj dec_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s dec_MIMD  
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dec_MIMD_top glbl -Oenable_linking_all_libraries -prj dec_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s dec_MIMD 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dec_MIMD_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_data_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_data_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_data_result_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_data_result_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_106_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_106_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_35_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_35_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_45_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_45_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_99_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_99_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_load
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_store
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_write
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module dec_MIMD_gmem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_sdiv_32ns_32ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_MIMD_sdiv_32ns_32ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module dec_MIMD_sdiv_32ns_32ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dec_MIMD_data_a_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dec_MIMD_data_result_RAM_AUTO_1R...
Compiling module xil_defaultlib.dec_MIMD_flow_control_loop_pipe_...
Compiling module xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS...
Compiling module xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS...
Compiling module xil_defaultlib.dec_MIMD_mul_32s_32s_32_2_1(NUM_...
Compiling module xil_defaultlib.dec_MIMD_sdiv_32ns_32ns_32_36_1_...
Compiling module xil_defaultlib.dec_MIMD_sdiv_32ns_32ns_32_36_1(...
Compiling module xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS...
Compiling module xil_defaultlib.dec_MIMD_dec_MIMD_Pipeline_VITIS...
Compiling module xil_defaultlib.dec_MIMD_control_s_axi
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_burst_conve...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_throttle(CO...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_write(CONSE...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi_read(C_USER...
Compiling module xil_defaultlib.dec_MIMD_gmem0_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_burst_conve...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_throttle(CO...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_write(CONSE...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi_read(C_USER...
Compiling module xil_defaultlib.dec_MIMD_gmem1_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_burst_conve...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_throttle(CO...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_write(CONSE...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi_read(C_USER...
Compiling module xil_defaultlib.dec_MIMD_gmem2_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_burst_conve...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_throttle(CO...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_write(CONSE...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi_read(C_USER...
Compiling module xil_defaultlib.dec_MIMD_gmem3_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dec_MIMD
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dec_MIMD_top
Compiling module work.glbl
Built simulation snapshot dec_MIMD
ECHO disattivato.
ECHO disattivato.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/dec_MIMD/xsim_script.tcl
# xsim {dec_MIMD} -autoloadwcfg -tclbatch {dec_MIMD.tcl}
Time resolution is 1 ps
source dec_MIMD.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v: Read request address                   51 exceed AXI master gmem0 array depth:         50
$finish called at time : 1245 ns : File "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v" Line 689
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr 21 13:48:25 2024...
