RISCV_bd_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_clk_wiz_0_0/RISCV_bd_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_clk_wiz_0_0/RISCV_bd_clk_wiz_0_0.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_proc_sys_reset_0_0/sim/RISCV_bd_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_riscv_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_riscv_wrapper_0_0/sim/RISCV_bd_riscv_wrapper_0_0.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/sim/RISCV_bd.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
