<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.566 seconds; current allocated memory: 230.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;CalculateWeights.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;DelayAndSum.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 40.677 seconds; current allocated memory: 238.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 84,280 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,872 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 14,432 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,774 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,806 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,802 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,802 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,802 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,802 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,834 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 13,834 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,999 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,165 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,165 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,854 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,070 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_61_1&apos; is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_61_1&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;18, 3, 0&gt;&apos; completely with a factor of 18 (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_61_1&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;18, 3, 0&gt;&apos; has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_61_1&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;10, 3, 0&gt;&apos; completely with a factor of 10 (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_61_1&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:61:22) in function &apos;cordic_apfixed::cordic_circ_apfixed&lt;10, 3, 0&gt;&apos; has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:53:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::circ_range_redux&lt;8, 3, 9&gt;(ap_ufixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;2&gt;&amp;, ap_ufixed&lt;9, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;void cordic_apfixed::generic_sincos&lt;8, 3&gt;(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.63)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::generic_sincos&lt;8, 3&gt;(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.63)&apos; into &apos;ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;8, 3&gt;(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:1941:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::circ_range_redux&lt;16, 1, 17&gt;(ap_ufixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;2&gt;&amp;, ap_ufixed&lt;17, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;void cordic_apfixed::generic_sincos&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.47)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::generic_sincos&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.47)&apos; into &apos;ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:1941:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void cordic_apfixed::generic_sincos&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;) (.47)&apos; into &apos;ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::sin&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\hls_math.h:1922:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (CalculateWeights.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;((16) - (1)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::sin&lt;16, 1&gt;(ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (CalculateWeights.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;CalculateWeights(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (DelayAndSum.cpp:33:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:40:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:41:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:42:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;CalculateElement(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:43:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;8, 3&gt;(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:13:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;void cordic_apfixed::cordic_circ_apfixed&lt;18, 3, 0&gt;(ap_fixed&lt;18, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;18, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;18, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:240:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;ap_fixed&lt;((8) - (3)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::cos&lt;8, 3&gt;(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (CalculateWeights.cpp:14:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;void cordic_apfixed::cordic_circ_apfixed&lt;10, 3, 0&gt;(ap_fixed&lt;10, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;10, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;10, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;DelayAndSum(ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;26&gt;*, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0ul, 0ul, 0ul, (unsigned char)17, true&gt;, 0&gt;&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:240:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.302 seconds; current allocated memory: 239.832 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 239.832 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 259.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 264.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (DelayAndSum.cpp:64:9) to (DelayAndSum.cpp:99:8) in function &apos;DelayAndSum&apos;... converting 781 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 309.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 309.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;DelayAndSum&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DelayAndSum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln42) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln129) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln129) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln128) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln128) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln127) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln126) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln125_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln125) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln124_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln124) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln123_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln123) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln122) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;DelayAndSum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 35, function &apos;DelayAndSum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 346.004 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 346.004 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DelayAndSum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/phi&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/fc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/xpos1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/xpos2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/xpos3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/xpos4&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/axis_packet_size&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in1_real&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in1_imag&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in2_real&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in2_imag&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in3_real&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in3_imag&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in4_real&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/in4_imag&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/out_real_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/out_real_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/out_imag_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;DelayAndSum/out_imag_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;DelayAndSum&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;count&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DelayAndSum&apos; pipeline &apos;DelayAndSum&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;phi&apos;, &apos;fc&apos;, &apos;xpos1&apos;, &apos;xpos2&apos;, &apos;xpos3&apos;, &apos;xpos4&apos;, &apos;axis_packet_size&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1552]" key="HLS 200-1552" tag="" content="Enabling free running pipeline (frp) architecture on pipeline &apos;DelayAndSum&apos; in module &apos;DelayAndSum&apos;. Estimated max control fanout for pipeline is 13510." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;DelayAndSum&apos; is 10668 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_16s_31ns_31_4_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_16s_31s_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8ns_3ns_10ns_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_16s_16s_31ns_31_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_16s_16s_31s_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16ns_19ns_34_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_31_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_63_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_63s_7s_69_3_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_69s_32s_85_3_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_13ns_20_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_17_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_7_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DelayAndSum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 365.766 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 12.065 seconds; current allocated memory: 425.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.189 seconds; current allocated memory: 447.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for DelayAndSum." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for DelayAndSum." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 278.48 MHz" resolution=""/>
</Messages>
