

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Tue Jan 18 02:37:19 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.577 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 15 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 16 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 18 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 21 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 22 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 23 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 24 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 25 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 26 'read' 'p_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 27 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 28 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 29 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 30 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 31 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 32 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 33 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 34 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 35 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 36 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 37 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 38 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 39 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 40 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 41 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 42 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 46 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 47 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 48 'read' 'tmp' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (3.17ns)   --->   "%mul_ln153 = mul i32 %tmp, i32 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 49 'mul' 'mul_ln153' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln153 = add i32 %mul_ln153, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 50 'add' 'add_ln153' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln216)   --->   "%or_ln216 = or i32 %s_read, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 51 'or' 'or_ln216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln216 = icmp_eq  i32 %or_ln216, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 52 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_eq  i32 %add_ln153, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 53 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.lr.ph.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 54 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32"   --->   Operation 55 'alloca' 'empty_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32"   --->   Operation 56 'alloca' 'empty_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32"   --->   Operation 57 'alloca' 'empty_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32"   --->   Operation 58 'alloca' 'empty_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 59 'alloca' 'empty_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 60 'alloca' 'empty_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32"   --->   Operation 61 'alloca' 'empty_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32"   --->   Operation 62 'alloca' 'empty_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 63 'alloca' 'empty_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 64 'alloca' 'empty_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 65 'alloca' 'empty_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 66 'alloca' 'empty_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_regfile315_load_cast_i_i = sext i8 %p_read_1"   --->   Operation 67 'sext' 'weight_regfile315_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_regfile314_load_cast_i_i = sext i8 %p_read_2"   --->   Operation 68 'sext' 'weight_regfile314_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_regfile313_load_cast_i_i = sext i8 %p_read_3"   --->   Operation 69 'sext' 'weight_regfile313_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile312_load_cast_i_i = sext i8 %p_read_4"   --->   Operation 70 'sext' 'weight_regfile312_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile211_load_cast_i_i = sext i8 %p_read_5"   --->   Operation 71 'sext' 'weight_regfile211_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile210_load_cast_i_i = sext i8 %p_read_6"   --->   Operation 72 'sext' 'weight_regfile210_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile29_load_cast_i_i = sext i8 %p_read_7"   --->   Operation 73 'sext' 'weight_regfile29_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile28_load_cast_i_i = sext i8 %p_read_8"   --->   Operation 74 'sext' 'weight_regfile28_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile17_load_cast_i_i = sext i8 %p_read_9"   --->   Operation 75 'sext' 'weight_regfile17_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_regfile16_load_cast_i_i = sext i8 %p_read_10"   --->   Operation 76 'sext' 'weight_regfile16_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_regfile15_load_cast_i_i = sext i8 %p_read_11"   --->   Operation 77 'sext' 'weight_regfile15_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_regfile14_load_cast_i_i = sext i8 %p_read_12"   --->   Operation 78 'sext' 'weight_regfile14_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_regfile3_load_cast_i_i = sext i8 %p_read_13"   --->   Operation 79 'sext' 'weight_regfile3_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_regfile2_load_cast_i_i = sext i8 %p_read_14"   --->   Operation 80 'sext' 'weight_regfile2_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weight_regfile1_load_cast_i_i = sext i8 %p_read_15"   --->   Operation 81 'sext' 'weight_regfile1_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weight_regfile_load_cast_i_i = sext i8 %p_read93"   --->   Operation 82 'sext' 'weight_regfile_load_cast_i_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.60ns)   --->   "%br_ln54 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 83 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln54, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln54_1 = icmp_eq  i32 %i, i32 %add_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 85 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln54 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 86 'add' 'add_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void %.split6.i.i_ifconv, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 87 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 88 'zext' 'zext_ln66' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%data_l1buf_017_addr = getelementptr i8 %data_l1buf_017, i64, i64 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 89 'getelementptr' 'data_l1buf_017_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.15ns)   --->   "%data_l1buf_017_load = load i9 %data_l1buf_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 90 'load' 'data_l1buf_017_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_load140 = load i8 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 91 'load' 'p_load140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_load136 = load i8 %empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 92 'load' 'p_load136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_load129 = load i8 %empty_38"   --->   Operation 93 'load' 'p_load129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load129, i8 %empty_34, i8 %p_load136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 94 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load136, i8 %empty_30, i8 %p_load140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 95 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 96 'load' 'p_load' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 97 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%data_l1buf_017_load = load i9 %data_l1buf_017_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 98 'load' 'data_l1buf_017_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 99 [1/1] (0.72ns)   --->   "%add_ln63 = add i10, i10 %trunc_ln66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 99 'add' 'add_ln63' <Predicate = (!icmp_ln54_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i10 %add_ln63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 100 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1buf_118_addr = getelementptr i8 %data_l1buf_118, i64, i64 %zext_ln66_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 101 'getelementptr' 'data_l1buf_118_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.15ns)   --->   "%data_l1buf_118_load = load i9 %data_l1buf_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 102 'load' 'data_l1buf_118_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln98 = store i8 %data_l1buf_017_load, i8 %empty_38, i8 %p_load, i8 %p_load129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 103 'store' 'store_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln92_6 = sext i8 %p_load140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 104 'sext' 'sext_ln92_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln92_9 = sext i8 %p_load136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 105 'sext' 'sext_ln92_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln92_12 = sext i8 %p_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 106 'sext' 'sext_ln92_12' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i8 %data_l1buf_017_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 107 'sext' 'sext_ln93_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_3 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_2)   --->   "%mul_ln93_6 = mul i16 %sext_ln92_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 108 'mul' 'mul_ln93_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_5)   --->   "%mul_ln93_9 = mul i16 %sext_ln92_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 109 'mul' 'mul_ln93_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_8)   --->   "%mul_ln93_12 = mul i16 %sext_ln92_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 110 'mul' 'mul_ln93_12' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_11)   --->   "%mul_ln93_15 = mul i16 %sext_ln93_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 111 'mul' 'mul_ln93_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_load141 = load i8 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 112 'load' 'p_load141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_load137 = load i8 %empty_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 113 'load' 'p_load137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_load131 = load i8 %empty_37"   --->   Operation 114 'load' 'p_load131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load131, i8 %empty_33, i8 %p_load137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 115 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load137, i8 %empty_29, i8 %p_load141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 116 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_load130 = load i8 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 117 'load' 'p_load130' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 118 'zext' 'zext_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 119 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln54_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (1.15ns)   --->   "%data_l1buf_118_load = load i9 %data_l1buf_118_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 120 'load' 'data_l1buf_118_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln65 = select i1 %icmp_ln65, i8, i8 %data_l1buf_118_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 121 'select' 'select_ln65' <Predicate = (!icmp_ln54_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.72ns)   --->   "%add_ln63_2 = add i10, i10 %trunc_ln66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 122 'add' 'add_ln63_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i10 %add_ln63_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 123 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%data_l1buf_219_addr = getelementptr i8 %data_l1buf_219, i64, i64 %zext_ln66_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 124 'getelementptr' 'data_l1buf_219_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.15ns)   --->   "%data_l1buf_219_load = load i9 %data_l1buf_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 125 'load' 'data_l1buf_219_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 126 [1/1] (0.88ns)   --->   "%add_ln63_4 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 126 'add' 'add_ln63_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i32 %add_ln63_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 127 'zext' 'zext_ln66_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln66_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 128 'getelementptr' 'output_l1_local_3_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 129 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln66_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 130 'getelementptr' 'output_l1_local_2_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 131 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln66_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 132 'getelementptr' 'output_l1_local_1_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 133 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 134 'getelementptr' 'output_l1_local_0_addr' <Predicate = (!icmp_ln54_1 & !icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 135 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln54_1 & !icmp_ln216)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 136 [1/1] (0.88ns)   --->   "%add_ln98_1 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 136 'add' 'add_ln98_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.85ns)   --->   "%icmp_ln98 = icmp_ult  i32 %add_ln98_1, i32 %mul_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 137 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln98 = store i8 %select_ln65, i8 %empty_37, i8 %p_load130, i8 %p_load131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 138 'store' 'store_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln98_3 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 139 'add' 'add_ln98_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.85ns)   --->   "%icmp_ln98_1 = icmp_ult  i32 %add_ln98_3, i32 %mul_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 140 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.88ns)   --->   "%add_ln98_5 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 141 'add' 'add_ln98_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.85ns)   --->   "%icmp_ln98_2 = icmp_ult  i32 %add_ln98_5, i32 %mul_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 142 'icmp' 'icmp_ln98_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln98_3 = icmp_ult  i32 %add_ln63_4, i32 %mul_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 143 'icmp' 'icmp_ln98_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln92_5 = sext i8 %p_load141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 144 'sext' 'sext_ln92_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln92_8 = sext i8 %p_load137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 145 'sext' 'sext_ln92_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln92_11 = sext i8 %p_load130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 146 'sext' 'sext_ln92_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln92_14 = sext i8 %select_ln65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 147 'sext' 'sext_ln92_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_4 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln93_5 = mul i16 %sext_ln92_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 148 'mul' 'mul_ln93_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_2)   --->   "%mul_ln93_6 = mul i16 %sext_ln92_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 149 'mul' 'mul_ln93_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_4)   --->   "%mul_ln93_8 = mul i16 %sext_ln92_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 150 'mul' 'mul_ln93_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_5)   --->   "%mul_ln93_9 = mul i16 %sext_ln92_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 151 'mul' 'mul_ln93_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_7)   --->   "%mul_ln93_11 = mul i16 %sext_ln92_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 152 'mul' 'mul_ln93_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_8)   --->   "%mul_ln93_12 = mul i16 %sext_ln92_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 153 'mul' 'mul_ln93_12' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_10)   --->   "%mul_ln93_14 = mul i16 %sext_ln92_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 154 'mul' 'mul_ln93_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_11)   --->   "%mul_ln93_15 = mul i16 %sext_ln93_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 155 'mul' 'mul_ln93_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_load142 = load i8 %empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 156 'load' 'p_load142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_load138 = load i8 %empty_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 157 'load' 'p_load138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_load133 = load i8 %empty_36"   --->   Operation 158 'load' 'p_load133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load133, i8 %empty_32, i8 %p_load138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 159 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load138, i8 %empty_28, i8 %p_load142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 160 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%p_load132 = load i8 %empty_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 161 'load' 'p_load132' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.88ns)   --->   "%add_ln63_1 = add i33, i33 %zext_ln54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 162 'add' 'add_ln63_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln63_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 163 'bitselect' 'tmp_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (1.15ns)   --->   "%data_l1buf_219_load = load i9 %data_l1buf_219_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 164 'load' 'data_l1buf_219_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 165 [1/1] (0.30ns)   --->   "%select_ln65_1 = select i1 %tmp_2, i8, i8 %data_l1buf_219_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 165 'select' 'select_ln65_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.88ns)   --->   "%add_ln63_3 = add i33, i33 %zext_ln54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 166 'add' 'add_ln63_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln63_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 167 'bitselect' 'tmp_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.12ns)   --->   "%xor_ln65 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 168 'xor' 'xor_ln65' <Predicate = (!icmp_ln54_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%data_l1buf_320_addr = getelementptr i8 %data_l1buf_320, i64, i64 %zext_ln66_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 169 'getelementptr' 'data_l1buf_320_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (1.15ns)   --->   "%data_l1buf_320_load = load i9 %data_l1buf_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 170 'load' 'data_l1buf_320_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln63_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 171 'bitselect' 'tmp_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%or_ln74 = or i1 %tmp_4, i1 %icmp_ln216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 172 'or' 'or_ln74' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 173 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 174 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_3 = select i1 %or_ln74, i32, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 174 'select' 'psum_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln63_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 175 'bitselect' 'tmp_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%or_ln74_1 = or i1 %tmp_5, i1 %icmp_ln216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 176 'or' 'or_ln74_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 177 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 178 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_7 = select i1 %or_ln74_1, i32, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 178 'select' 'psum_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.88ns)   --->   "%add_ln72 = add i33, i33 %zext_ln54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 179 'add' 'add_ln72' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln72, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 180 'bitselect' 'tmp_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%or_ln74_2 = or i1 %tmp_6, i1 %icmp_ln216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 181 'or' 'or_ln74_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 182 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 183 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_11 = select i1 %or_ln74_2, i32, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 183 'select' 'psum_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:75->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 184 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln54_1 & !icmp_ln216)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 185 [1/1] (0.22ns)   --->   "%psum_15 = select i1 %icmp_ln216, i32, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 185 'select' 'psum_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln98 = store i8 %select_ln65_1, i8 %empty_36, i8 %p_load132, i8 %p_load133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 186 'store' 'store_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.12ns)   --->   "%and_ln98_3 = and i1 %icmp_ln98_3, i1 %xor_ln65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 187 'and' 'and_ln98_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_3, void %.split4._crit_edge.3.i.i, void %bb.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 188 'br' 'br_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln92_4 = sext i8 %p_load142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 189 'sext' 'sext_ln92_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln92_7 = sext i8 %p_load138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 190 'sext' 'sext_ln92_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln92_10 = sext i8 %p_load132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 191 'sext' 'sext_ln92_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln92_13 = sext i8 %select_ln65_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 192 'sext' 'sext_ln92_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln92)   --->   "%mul_ln93_4 = mul i16 %sext_ln92_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 193 'mul' 'mul_ln93_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln93_5 = mul i16 %sext_ln92_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 194 'mul' 'mul_ln93_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_2)   --->   "%mul_ln93_6 = mul i16 %sext_ln92_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 195 'mul' 'mul_ln93_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_2)   --->   "%sext_ln93_7 = sext i16 %mul_ln93_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 196 'sext' 'sext_ln93_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_3)   --->   "%mul_ln93_7 = mul i16 %sext_ln92_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 197 'mul' 'mul_ln93_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_4)   --->   "%mul_ln93_8 = mul i16 %sext_ln92_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 198 'mul' 'mul_ln93_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_5)   --->   "%mul_ln93_9 = mul i16 %sext_ln92_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 199 'mul' 'mul_ln93_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_5)   --->   "%sext_ln93_10 = sext i16 %mul_ln93_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 200 'sext' 'sext_ln93_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_6)   --->   "%mul_ln93_10 = mul i16 %sext_ln92_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 201 'mul' 'mul_ln93_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_7)   --->   "%mul_ln93_11 = mul i16 %sext_ln92_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 202 'mul' 'mul_ln93_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_8)   --->   "%mul_ln93_12 = mul i16 %sext_ln92_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 203 'mul' 'mul_ln93_12' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_8)   --->   "%sext_ln93_13 = sext i16 %mul_ln93_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 204 'sext' 'sext_ln93_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 205 [3/3] (0.99ns) (grouped into DSP with root node add_ln92_9)   --->   "%mul_ln93_13 = mul i16 %sext_ln92_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 205 'mul' 'mul_ln93_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_10)   --->   "%mul_ln93_14 = mul i16 %sext_ln92_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 206 'mul' 'mul_ln93_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_11)   --->   "%mul_ln93_15 = mul i16 %sext_ln93_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 207 'mul' 'mul_ln93_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_11)   --->   "%sext_ln92_15 = sext i16 %mul_ln93_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 208 'sext' 'sext_ln92_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_5 : Operation 209 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_2 = add i32 %psum_3, i32 %sext_ln93_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 209 'add' 'add_ln92_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_5 = add i32 %psum_7, i32 %sext_ln93_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 210 'add' 'add_ln92_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_8 = add i32 %psum_11, i32 %sext_ln93_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 211 'add' 'add_ln92_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_11 = add i32 %psum_15, i32 %sext_ln92_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 212 'add' 'add_ln92_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%psum_14 = phi i32 %add_ln92_11, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 213 'phi' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%psum_13 = phi i32 %add_ln92_10, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 214 'phi' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%psum_12 = phi i32 %add_ln92_9, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 215 'phi' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%psum_10 = phi i32 %add_ln92_8, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 216 'phi' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%psum_9 = phi i32 %add_ln92_7, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 217 'phi' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%psum_8 = phi i32 %add_ln92_6, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 218 'phi' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%psum_6 = phi i32 %add_ln92_5, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 219 'phi' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%psum_5 = phi i32 %add_ln92_4, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 220 'phi' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%psum_4 = phi i32 %add_ln92_3, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 221 'phi' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%psum_2 = phi i32 %add_ln92_2, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 222 'phi' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%psum_1 = phi i32 %add_ln92_1, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 223 'phi' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%psum = phi i32 %add_ln92, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 224 'phi' 'psum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%p_load143 = load i8 %empty_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 225 'load' 'p_load143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%p_load139 = load i8 %empty_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 226 'load' 'p_load139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%p_load135 = load i8 %empty_35"   --->   Operation 227 'load' 'p_load135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load135, i8 %empty_31, i8 %p_load139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 228 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln54 = store i8 %p_load139, i8 %empty_27, i8 %p_load143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 229 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%p_load134 = load i8 %empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 230 'load' 'p_load134' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 231 [1/2] (1.15ns)   --->   "%data_l1buf_320_load = load i9 %data_l1buf_320_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 231 'load' 'data_l1buf_320_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 232 [1/1] (0.30ns)   --->   "%select_ln65_2 = select i1 %tmp_3, i8, i8 %data_l1buf_320_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 232 'select' 'select_ln65_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i8 %p_load143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 233 'sext' 'sext_ln93' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 234 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln93 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 234 'mul' 'mul_ln93' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i8 %p_load139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 235 'sext' 'sext_ln93_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 236 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln93_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 236 'mul' 'mul_ln93_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln93_2 = sext i8 %p_load134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 237 'sext' 'sext_ln93_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 238 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln93_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 238 'mul' 'mul_ln93_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln93_3 = sext i8 %select_ln65_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 239 'sext' 'sext_ln93_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 240 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln93_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 240 'mul' 'mul_ln93_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln98 = store i8 %select_ln65_2, i8 %empty_35, i8 %p_load134, i8 %p_load135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 241 'store' 'store_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 242 [2/3] (0.99ns) (grouped into DSP with root node add_ln92)   --->   "%mul_ln93_4 = mul i16 %sext_ln92_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 242 'mul' 'mul_ln93_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln93_5 = mul i16 %sext_ln92_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 243 'mul' 'mul_ln93_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%sext_ln93_6 = sext i16 %mul_ln93_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 244 'sext' 'sext_ln93_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 245 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_3)   --->   "%mul_ln93_7 = mul i16 %sext_ln92_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 245 'mul' 'mul_ln93_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_4)   --->   "%mul_ln93_8 = mul i16 %sext_ln92_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 246 'mul' 'mul_ln93_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_4)   --->   "%sext_ln93_9 = sext i16 %mul_ln93_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 247 'sext' 'sext_ln93_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 248 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_6)   --->   "%mul_ln93_10 = mul i16 %sext_ln92_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 248 'mul' 'mul_ln93_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_7)   --->   "%mul_ln93_11 = mul i16 %sext_ln92_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 249 'mul' 'mul_ln93_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_7)   --->   "%sext_ln93_12 = sext i16 %mul_ln93_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 250 'sext' 'sext_ln93_12' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 251 [2/3] (0.99ns) (grouped into DSP with root node add_ln92_9)   --->   "%mul_ln93_13 = mul i16 %sext_ln92_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 251 'mul' 'mul_ln93_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_10)   --->   "%mul_ln93_14 = mul i16 %sext_ln92_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 252 'mul' 'mul_ln93_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_10)   --->   "%sext_ln93_15 = sext i16 %mul_ln93_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 253 'sext' 'sext_ln93_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_1 = add i32 %psum_2, i32 %sext_ln93_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 254 'add' 'add_ln92_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_2 = add i32 %psum_3, i32 %sext_ln93_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 255 'add' 'add_ln92_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_4 = add i32 %psum_6, i32 %sext_ln93_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 256 'add' 'add_ln92_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_5 = add i32 %psum_7, i32 %sext_ln93_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 257 'add' 'add_ln92_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_7 = add i32 %psum_10, i32 %sext_ln93_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 258 'add' 'add_ln92_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_8 = add i32 %psum_11, i32 %sext_ln93_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 259 'add' 'add_ln92_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_10 = add i32 %psum_14, i32 %sext_ln93_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 260 'add' 'add_ln92_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_11 = add i32 %psum_15, i32 %sext_ln92_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 261 'add' 'add_ln92_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln93 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 262 'mul' 'mul_ln93' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 263 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln93_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 263 'mul' 'mul_ln93_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln93_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 264 'mul' 'mul_ln93_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln93_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 265 'mul' 'mul_ln93_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln92)   --->   "%mul_ln93_4 = mul i16 %sext_ln92_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 266 'mul' 'mul_ln93_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node add_ln92)   --->   "%sext_ln93_5 = sext i16 %mul_ln93_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 267 'sext' 'sext_ln93_5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_3)   --->   "%mul_ln93_7 = mul i16 %sext_ln92_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 268 'mul' 'mul_ln93_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_3)   --->   "%sext_ln93_8 = sext i16 %mul_ln93_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 269 'sext' 'sext_ln93_8' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_6)   --->   "%mul_ln93_10 = mul i16 %sext_ln92_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 270 'mul' 'mul_ln93_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_6)   --->   "%sext_ln93_11 = sext i16 %mul_ln93_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 271 'sext' 'sext_ln93_11' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_9)   --->   "%mul_ln93_13 = mul i16 %sext_ln92_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 272 'mul' 'mul_ln93_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_9)   --->   "%sext_ln93_14 = sext i16 %mul_ln93_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 273 'sext' 'sext_ln93_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92 = add i32 %psum_1, i32 %sext_ln93_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 274 'add' 'add_ln92' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_1 = add i32 %psum_2, i32 %sext_ln93_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 275 'add' 'add_ln92_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_3 = add i32 %psum_5, i32 %sext_ln93_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 276 'add' 'add_ln92_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_4 = add i32 %psum_6, i32 %sext_ln93_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 277 'add' 'add_ln92_4' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_6 = add i32 %psum_9, i32 %sext_ln93_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 278 'add' 'add_ln92_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_7 = add i32 %psum_10, i32 %sext_ln93_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 279 'add' 'add_ln92_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_9 = add i32 %psum_13, i32 %sext_ln93_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 280 'add' 'add_ln92_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_10 = add i32 %psum_14, i32 %sext_ln93_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 281 'add' 'add_ln92_10' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln93 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 282 'mul' 'mul_ln93' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln92 = sext i16 %mul_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 283 'sext' 'sext_ln92' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 284 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 284 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln93_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 285 'mul' 'mul_ln93_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln92_1 = sext i16 %mul_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 286 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 287 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln92_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 287 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln93_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 288 'mul' 'mul_ln93_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln92_2 = sext i16 %mul_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 289 'sext' 'sext_ln92_2' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln92_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 290 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln93_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 291 'mul' 'mul_ln93_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln92_3 = sext i16 %mul_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 292 'sext' 'sext_ln92_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 293 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln92_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 293 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92 = add i32 %psum_1, i32 %sext_ln93_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 294 'add' 'add_ln92' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_3 = add i32 %psum_5, i32 %sext_ln93_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 295 'add' 'add_ln92_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_6 = add i32 %psum_9, i32 %sext_ln93_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 296 'add' 'add_ln92_6' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln92_9 = add i32 %psum_13, i32 %sext_ln93_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 297 'add' 'add_ln92_9' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.37>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 299 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 300 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 301 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i33 %add_ln63_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 302 'zext' 'zext_ln63' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 303 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 303 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 304 'store' 'store_ln91' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 305 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln92_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 305 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 306 'store' 'store_ln91' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln92_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 307 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 308 'store' 'store_ln91' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln92_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 309 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 310 'store' 'store_ln91' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.88ns)   --->   "%add_ln98 = add i33, i33 %zext_ln54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 311 'add' 'add_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i33 %add_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 312 'zext' 'zext_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln98)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln98, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 313 'bitselect' 'tmp_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln98)   --->   "%xor_ln98 = xor i1 %tmp_7, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 314 'xor' 'xor_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98 = and i1 %icmp_ln98, i1 %xor_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 315 'and' 'and_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98, void %.split4.1.i.i, void %bb.0.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 316 'br' 'br_ln98' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr_1 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 317 'getelementptr' 'output_l1_local_3_addr_1' <Predicate = (and_ln98)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %output_reg_3_3_1, i10 %output_l1_local_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 318 'store' 'store_ln102' <Predicate = (and_ln98)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %zext_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 319 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (and_ln98)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (1.15ns)   --->   "%store_ln104 = store i32 %output_reg_3_3_1, i10 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 320 'store' 'store_ln104' <Predicate = (and_ln98)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split4.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 321 'br' 'br_ln105' <Predicate = (and_ln98)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.88ns)   --->   "%add_ln98_2 = add i33 %zext_ln54, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 322 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i33 %add_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 323 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln98_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 324 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_1 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 325 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %icmp_ln98_1, i1 %xor_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 326 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_1, void %.split4.2.i.i, void %bb.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 327 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr_1 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 328 'getelementptr' 'output_l1_local_2_addr_1' <Predicate = (and_ln98_1)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %output_reg_2_3_1, i10 %output_l1_local_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 329 'store' 'store_ln102' <Predicate = (and_ln98_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %zext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 330 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (and_ln98_1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (1.15ns)   --->   "%store_ln104 = store i32 %output_reg_2_3_1, i10 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 331 'store' 'store_ln104' <Predicate = (and_ln98_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split4.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 332 'br' 'br_ln105' <Predicate = (and_ln98_1)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.88ns)   --->   "%add_ln98_4 = add i33 %zext_ln54, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 333 'add' 'add_ln98_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i33 %add_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 334 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln98_4, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 335 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%xor_ln98_2 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 336 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_2 = and i1 %icmp_ln98_2, i1 %xor_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 337 'and' 'and_ln98_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98_2, void %.split4.3.i.i, void %bb.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 338 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr_1 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 339 'getelementptr' 'output_l1_local_1_addr_1' <Predicate = (and_ln98_2)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %output_reg_1_3_1, i10 %output_l1_local_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 340 'store' 'store_ln102' <Predicate = (and_ln98_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %zext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 341 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (and_ln98_2)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (1.15ns)   --->   "%store_ln104 = store i32 %output_reg_1_3_1, i10 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 342 'store' 'store_ln104' <Predicate = (and_ln98_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split4.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 343 'br' 'br_ln105' <Predicate = (and_ln98_2)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr_1 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 344 'getelementptr' 'output_l1_local_0_addr_1' <Predicate = (and_ln98_3)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %output_reg_0_3_1, i10 %output_l1_local_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 345 'store' 'store_ln102' <Predicate = (and_ln98_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %zext_ln63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 346 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (and_ln98_3)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (1.15ns)   --->   "%store_ln104 = store i32 %output_reg_0_3_1, i10 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:104->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 347 'store' 'store_ln104' <Predicate = (and_ln98_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split4._crit_edge.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 348 'br' 'br_ln105' <Predicate = (and_ln98_3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 349 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_1, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 350 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_2, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 351 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_4, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 352 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_5, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 353 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_6, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 354 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_8, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 355 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_9, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 356 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_10, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 357 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_12, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 358 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_13, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 359 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %psum_14, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 360 'store' 'store_ln90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln108 = br void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 361 'br' 'br_ln108' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln216 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216]   --->   Operation 362 'ret' 'ret_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.58ns
The critical path consists of the following:
	fifo read on port 'empty' [70]  (1.46 ns)
	'mul' operation ('mul_ln153', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [71]  (3.17 ns)
	'add' operation ('add_ln153', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [72]  (0.88 ns)
	'icmp' operation ('icmp_ln54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [75]  (0.859 ns)
	blocking operation 0.21 ns on control path)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:63->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) with incoming values : ('add_ln54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:54->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [108]  (0 ns)
	'getelementptr' operation ('data_l1buf_017_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [155]  (0 ns)
	'load' operation ('data_l1buf_017_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) on array 'data_l1buf_017' [156]  (1.16 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_l1buf_017_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) on array 'data_l1buf_017' [156]  (1.16 ns)
	'mul' operation of DSP[324] ('mul_ln93_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [311]  (0.996 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1buf_118_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) on array 'data_l1buf_118' [161]  (1.16 ns)
	'select' operation ('select_ln65', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [162]  (0.303 ns)
	'mul' operation of DSP[323] ('mul_ln93_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [309]  (0.996 ns)

 <State 5>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1buf_219_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) on array 'data_l1buf_219' [168]  (1.16 ns)
	'select' operation ('select_ln65_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [169]  (0.303 ns)
	'mul' operation of DSP[322] ('mul_ln93_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [307]  (0.996 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1buf_320_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) on array 'data_l1buf_320' [177]  (1.16 ns)
	'select' operation ('select_ln65_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [178]  (0.303 ns)
	'mul' operation of DSP[216] ('mul_ln93_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [214]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[201] ('mul_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [199]  (0.996 ns)

 <State 8>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[313] ('add_ln92', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [313]  (0.645 ns)

 <State 9>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln98_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [237]  (0.88 ns)
	'getelementptr' operation ('output_l1_local_2_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) [246]  (0 ns)
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216) of variable 'output_reg[2][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:216 on array 'output_l1_local_2' [247]  (1.16 ns)
	blocking operation 0.332 ns on control path)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
