// Seed: 3521785796
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wor id_2,
    output supply0 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    output tri1 id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    output wor id_11,
    output uwire id_12,
    output supply1 id_13
);
  tri id_15, id_16;
  assign module_1.id_1 = 0;
  always id_9 = id_15;
  wire id_17;
  always id_7 = (id_4 ? 1 : id_4) && 1;
  assign id_16 = 1;
  wire id_18, id_19;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
