{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474558887773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474558887777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 23:41:27 2016 " "Processing started: Thu Sep 22 23:41:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474558887777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474558887777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Tube_Demo -c Digital_Tube_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Tube_Demo -c Digital_Tube_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474558887777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1474558888069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/digital_tube/smg_encoder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/digital_tube/smg_encoder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encoder_module " "Found entity 1: smg_encoder_module" {  } { { "../smg_encoder_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/smg_encoder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/digital_tube/row_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/digital_tube/row_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_scan_module " "Found entity 1: row_scan_module" {  } { { "../row_scan_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/row_scan_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/digital_tube/number_mod_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/digital_tube/number_mod_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_mod_module " "Found entity 1: number_mod_module" {  } { { "../number_mod_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/number_mod_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902059 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Digital_Tube.v(22) " "Verilog HDL syntax warning at Digital_Tube.v(22): extra block comment delimiter characters /* within block comment" {  } { { "../Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 22 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1474558902061 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Digital_Tube.v(33) " "Verilog HDL syntax warning at Digital_Tube.v(33): extra block comment delimiter characters /* within block comment" {  } { { "../Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 33 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1474558902061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/digital_tube/digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/digital_tube/digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Tube " "Found entity 1: Digital_Tube" {  } { { "../Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/digital_tube/column_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/digital_tube/column_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_scan_module " "Found entity 1: column_scan_module" {  } { { "../column_scan_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/column_scan_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902063 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Digital_Tube_Demo.v(20) " "Verilog HDL syntax warning at Digital_Tube_Demo.v(20): extra block comment delimiter characters /* within block comment" {  } { { "Digital_Tube_Demo.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/demo/Digital_Tube_Demo.v" 20 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1474558902064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_tube_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_tube_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Tube_Demo " "Found entity 1: Digital_Tube_Demo" {  } { { "Digital_Tube_Demo.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/demo/Digital_Tube_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474558902064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474558902064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Tube_Demo " "Elaborating entity \"Digital_Tube_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474558902093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digital_Tube Digital_Tube:U1 " "Elaborating entity \"Digital_Tube\" for hierarchy \"Digital_Tube:U1\"" {  } { { "Digital_Tube_Demo.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/demo/Digital_Tube_Demo.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474558902099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_mod_module Digital_Tube:U1\|number_mod_module:U1 " "Elaborating entity \"number_mod_module\" for hierarchy \"Digital_Tube:U1\|number_mod_module:U1\"" {  } { { "../Digital_Tube.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474558902101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encoder_module Digital_Tube:U1\|smg_encoder_module:U2 " "Elaborating entity \"smg_encoder_module\" for hierarchy \"Digital_Tube:U1\|smg_encoder_module:U2\"" {  } { { "../Digital_Tube.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474558902103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_scan_module Digital_Tube:U1\|column_scan_module:U3 " "Elaborating entity \"column_scan_module\" for hierarchy \"Digital_Tube:U1\|column_scan_module:U3\"" {  } { { "../Digital_Tube.v" "U3" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474558902104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_scan_module Digital_Tube:U1\|row_scan_module:U4 " "Elaborating entity \"row_scan_module\" for hierarchy \"Digital_Tube:U1\|row_scan_module:U4\"" {  } { { "../Digital_Tube.v" "U4" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/Digital_Tube.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474558902106 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../column_scan_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/column_scan_module.v" 45 -1 0 } } { "../smg_encoder_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/smg_encoder_module.v" 34 -1 0 } } { "../number_mod_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Digital_Tube/number_mod_module.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1474558902680 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1474558902680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474558902804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474558903434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474558903434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474558903464 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474558903464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474558903464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474558903464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474558903477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 23:41:43 2016 " "Processing ended: Thu Sep 22 23:41:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474558903477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474558903477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474558903477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474558903477 ""}
