--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3613 paths analyzed, 306 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.370ns.
--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/contador_14 (SLICE_X2Y12.G2), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_10 (FF)
  Destination:          Inst_control_hc_sr04/contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.014 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_10 to Inst_control_hc_sr04/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.YQ       Tcko                  0.596   Inst_control_hc_sr04/contador<11>
                                                       Inst_control_hc_sr04/contador_10
    SLICE_X5Y10.F1       net (fanout=7)        1.510   Inst_control_hc_sr04/contador<10>
    SLICE_X5Y10.COUT     Topcyf                1.026   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y12.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y12.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_mux0001<3>1
                                                       Inst_control_hc_sr04/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (3.726ns logic, 3.627ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_15 (FF)
  Destination:          Inst_control_hc_sr04/contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_15 to Inst_control_hc_sr04/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.XQ       Tcko                  0.521   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_15
    SLICE_X5Y10.G4       net (fanout=7)        1.142   Inst_control_hc_sr04/contador<15>
    SLICE_X5Y10.COUT     Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y12.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y12.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_mux0001<3>1
                                                       Inst_control_hc_sr04/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (3.634ns logic, 3.259ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_4 (FF)
  Destination:          Inst_control_hc_sr04/contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.840ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.014 - 0.050)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_4 to Inst_control_hc_sr04/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.YQ        Tcko                  0.596   Inst_control_hc_sr04/contador<5>
                                                       Inst_control_hc_sr04/contador_4
    SLICE_X5Y9.G4        net (fanout=5)        0.884   Inst_control_hc_sr04/contador<4>
    SLICE_X5Y9.COUT      Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.COUT     Tbyp                  0.130   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y12.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y12.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_mux0001<3>1
                                                       Inst_control_hc_sr04/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (3.839ns logic, 3.001ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/contador_16 (SLICE_X2Y13.G2), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_10 (FF)
  Destination:          Inst_control_hc_sr04/contador_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.014 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_10 to Inst_control_hc_sr04/contador_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.YQ       Tcko                  0.596   Inst_control_hc_sr04/contador<11>
                                                       Inst_control_hc_sr04/contador_10
    SLICE_X5Y10.F1       net (fanout=7)        1.510   Inst_control_hc_sr04/contador<10>
    SLICE_X5Y10.COUT     Topcyf                1.026   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y13.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y13.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<17>
                                                       Inst_control_hc_sr04/contador_mux0001<1>1
                                                       Inst_control_hc_sr04/contador_16
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (3.726ns logic, 3.627ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_15 (FF)
  Destination:          Inst_control_hc_sr04/contador_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.893ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_15 to Inst_control_hc_sr04/contador_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.XQ       Tcko                  0.521   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_15
    SLICE_X5Y10.G4       net (fanout=7)        1.142   Inst_control_hc_sr04/contador<15>
    SLICE_X5Y10.COUT     Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y13.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y13.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<17>
                                                       Inst_control_hc_sr04/contador_mux0001<1>1
                                                       Inst_control_hc_sr04/contador_16
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (3.634ns logic, 3.259ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_4 (FF)
  Destination:          Inst_control_hc_sr04/contador_16 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.840ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.014 - 0.050)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_4 to Inst_control_hc_sr04/contador_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.YQ        Tcko                  0.596   Inst_control_hc_sr04/contador<5>
                                                       Inst_control_hc_sr04/contador_4
    SLICE_X5Y9.G4        net (fanout=5)        0.884   Inst_control_hc_sr04/contador<4>
    SLICE_X5Y9.COUT      Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.COUT     Tbyp                  0.130   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.F1        net (fanout=13)       0.700   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X6Y8.X         Tilo                  0.601   Inst_control_hc_sr04/contador_mux0001<0>19
                                                       Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.G1        net (fanout=1)        0.121   Inst_control_hc_sr04/contador_mux0001<0>19
    SLICE_X6Y9.Y         Tilo                  0.616   Inst_control_hc_sr04/contador<8>
                                                       Inst_control_hc_sr04/contador_mux0001<0>136
    SLICE_X2Y13.G2       net (fanout=18)       1.296   Inst_control_hc_sr04/N01
    SLICE_X2Y13.CLK      Tgck                  0.671   Inst_control_hc_sr04/contador<17>
                                                       Inst_control_hc_sr04/contador_mux0001<1>1
                                                       Inst_control_hc_sr04/contador_16
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (3.839ns logic, 3.001ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/sumador_4 (SLICE_X14Y20.G2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_10 (FF)
  Destination:          Inst_control_hc_sr04/sumador_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.210 - 0.298)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_10 to Inst_control_hc_sr04/sumador_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.YQ       Tcko                  0.596   Inst_control_hc_sr04/contador<11>
                                                       Inst_control_hc_sr04/contador_10
    SLICE_X5Y10.F1       net (fanout=7)        1.510   Inst_control_hc_sr04/contador<10>
    SLICE_X5Y10.COUT     Topcyf                1.026   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.G1      net (fanout=13)       1.711   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.Y       Tilo                  0.616   Inst_control_hc_sr04/sumador<0>
                                                       Inst_control_hc_sr04/sumador_mux0001<0>11
    SLICE_X14Y20.G2      net (fanout=9)        0.722   Inst_control_hc_sr04/N11
    SLICE_X14Y20.CLK     Tgck                  0.671   Inst_control_hc_sr04/sumador<5>
                                                       Inst_control_hc_sr04/sumador_mux0001<4>1
                                                       Inst_control_hc_sr04/sumador_4
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (3.125ns logic, 3.943ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_15 (FF)
  Destination:          Inst_control_hc_sr04/sumador_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.210 - 0.283)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_15 to Inst_control_hc_sr04/sumador_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.XQ       Tcko                  0.521   Inst_control_hc_sr04/contador<15>
                                                       Inst_control_hc_sr04/contador_15
    SLICE_X5Y10.G4       net (fanout=7)        1.142   Inst_control_hc_sr04/contador<15>
    SLICE_X5Y10.COUT     Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.G1      net (fanout=13)       1.711   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.Y       Tilo                  0.616   Inst_control_hc_sr04/sumador<0>
                                                       Inst_control_hc_sr04/sumador_mux0001<0>11
    SLICE_X14Y20.G2      net (fanout=9)        0.722   Inst_control_hc_sr04/N11
    SLICE_X14Y20.CLK     Tgck                  0.671   Inst_control_hc_sr04/sumador<5>
                                                       Inst_control_hc_sr04/sumador_mux0001<4>1
                                                       Inst_control_hc_sr04/sumador_4
    -------------------------------------------------  ---------------------------
    Total                                      6.608ns (3.033ns logic, 3.575ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_hc_sr04/contador_4 (FF)
  Destination:          Inst_control_hc_sr04/sumador_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.107ns (0.210 - 0.317)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_hc_sr04/contador_4 to Inst_control_hc_sr04/sumador_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.YQ        Tcko                  0.596   Inst_control_hc_sr04/contador<5>
                                                       Inst_control_hc_sr04/contador_4
    SLICE_X5Y9.G4        net (fanout=5)        0.884   Inst_control_hc_sr04/contador<4>
    SLICE_X5Y9.COUT      Topcyg                1.009   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_lut<1>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y10.COUT     Tbyp                  0.130   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<2>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.CIN      net (fanout=1)        0.000   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X5Y11.XB       Tcinxb                0.216   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
                                                       Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.G1      net (fanout=13)       1.711   Inst_control_hc_sr04/Mcompar_estado_cmp_gt0000_cy<4>
    SLICE_X14Y18.Y       Tilo                  0.616   Inst_control_hc_sr04/sumador<0>
                                                       Inst_control_hc_sr04/sumador_mux0001<0>11
    SLICE_X14Y20.G2      net (fanout=9)        0.722   Inst_control_hc_sr04/N11
    SLICE_X14Y20.CLK     Tgck                  0.671   Inst_control_hc_sr04/sumador<5>
                                                       Inst_control_hc_sr04/sumador_mux0001<4>1
                                                       Inst_control_hc_sr04/sumador_4
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (3.238ns logic, 3.317ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/DATA_5 (SLICE_X15Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04/distancia_5 (FF)
  Destination:          Inst_control_hc_sr04/DATA_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.251 - 0.207)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04/distancia_5 to Inst_control_hc_sr04/DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.XQ      Tcko                  0.417   Inst_control_hc_sr04/distancia<5>
                                                       Inst_control_hc_sr04/distancia_5
    SLICE_X15Y12.BX      net (fanout=4)        0.329   Inst_control_hc_sr04/distancia<5>
    SLICE_X15Y12.CLK     Tckdi       (-Th)    -0.062   Inst_control_hc_sr04/DATA<5>
                                                       Inst_control_hc_sr04/DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/DATA_2 (SLICE_X15Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04/distancia_2 (FF)
  Destination:          Inst_control_hc_sr04/DATA_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.261 - 0.209)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04/distancia_2 to Inst_control_hc_sr04/DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.XQ      Tcko                  0.417   Inst_control_hc_sr04/distancia<2>
                                                       Inst_control_hc_sr04/distancia_2
    SLICE_X15Y10.BY      net (fanout=5)        0.347   Inst_control_hc_sr04/distancia<2>
    SLICE_X15Y10.CLK     Tckdi       (-Th)    -0.122   Inst_control_hc_sr04/DATA<3>
                                                       Inst_control_hc_sr04/DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.539ns logic, 0.347ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_hc_sr04/DATA_6 (SLICE_X14Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_hc_sr04/distancia_6 (FF)
  Destination:          Inst_control_hc_sr04/DATA_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.251 - 0.207)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_hc_sr04/distancia_6 to Inst_control_hc_sr04/DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.XQ      Tcko                  0.417   Inst_control_hc_sr04/distancia<6>
                                                       Inst_control_hc_sr04/distancia_6
    SLICE_X14Y12.BY      net (fanout=4)        0.384   Inst_control_hc_sr04/distancia<6>
    SLICE_X14Y12.CLK     Tckdi       (-Th)    -0.137   Inst_control_hc_sr04/DATA<7>
                                                       Inst_control_hc_sr04/DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.554ns logic, 0.384ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_control_hc_sr04/estado_FSM_FFd3/CLK
  Logical resource: Inst_control_hc_sr04/estado_FSM_FFd3/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_control_hc_sr04/estado_FSM_FFd3/CLK
  Logical resource: Inst_control_hc_sr04/estado_FSM_FFd3/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_control_hc_sr04/distancia<0>/CLK
  Logical resource: Inst_control_hc_sr04/distancia_0/CK
  Location pin: SLICE_X10Y15.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3613 paths, 0 nets, and 659 connections

Design statistics:
   Minimum period:   7.370ns{1}   (Maximum frequency: 135.685MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 20 16:48:02 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



