{"vcs1":{"timestamp_begin":1746713728.175576706, "rt":7.46, "ut":7.15, "st":0.23}}
{"vcselab":{"timestamp_begin":1746713735.714529918, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746713736.057143240, "rt":0.32, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746713727.858598403}
{"VCS_COMP_START_TIME": 1746713727.858598403}
{"VCS_COMP_END_TIME": 1746713736.447851031}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374996}}
{"vcselab": {"peak_mem": 174920}}
