`timescale 1ns / 1ps


module inv(
    input a,
    input b,
    input c,
    output d,
    output e
    );
    assign d = ~(a & b);
    assign e = ~(c & d);
    
endmodule