// Seed: 1254588758
module module_0;
  wire [-1 : -1] id_1;
  parameter id_2 = 1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd94,
    parameter id_2  = 32'd54,
    parameter id_4  = 32'd23,
    parameter id_8  = 32'd37
) (
    output supply1 id_0,
    output tri0 id_1,
    input supply1 _id_2,
    output tri1 id_3,
    input supply1 _id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri id_7,
    input tri1 _id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input uwire id_12
    , id_17,
    input wor id_13,
    input uwire _id_14,
    input tri0 id_15
);
  assign id_17 = 1;
  module_0 modCall_1 ();
  wire [id_8 : id_14] id_18;
  logic [-1 : id_2] id_19, id_20;
  assign id_20 = -1;
  wire [id_4 : -1] id_21;
  always_latch id_19 <= 1'b0;
endmodule
