// BMM LOC annotation file.
//
// Release 14.6 -  P.20160913, build 3.0.10 Apr 3, 2013
// Copyright (c) 1995-2020 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'lmb_bram_combined' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE lmb_bram_combined RAMB16 [0x00000000:0x00003FFF]
        BUS_BLOCK
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_0 RAMB16 [31:28] [0:4095] INPUT = lmb_bram_combined_0.mem PLACED = X3Y36;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_1 RAMB16 [27:24] [0:4095] INPUT = lmb_bram_combined_1.mem PLACED = X3Y38;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_2 RAMB16 [23:20] [0:4095] INPUT = lmb_bram_combined_2.mem PLACED = X5Y38;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_3 RAMB16 [19:16] [0:4095] INPUT = lmb_bram_combined_3.mem PLACED = X5Y42;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_4 RAMB16 [15:12] [0:4095] INPUT = lmb_bram_combined_4.mem PLACED = X5Y40;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_5 RAMB16 [11:8] [0:4095] INPUT = lmb_bram_combined_5.mem PLACED = X5Y36;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_6 RAMB16 [7:4] [0:4095] INPUT = lmb_bram_combined_6.mem PLACED = X3Y40;
            dacs_i/Inst_Processor/lmb_bram/lmb_bram/ramb16bwer_7 RAMB16 [3:0] [0:4095] INPUT = lmb_bram_combined_7.mem PLACED = X2Y38;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

