// Seed: 1538116594
module module_0;
  reg id_1 = -1;
  assign id_1 = -1 ^ id_1;
  initial begin : LABEL_0
    id_1 <= id_1 - -1'b0;
  end
  assign id_1 = !id_1;
  wire id_3, id_4;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_8 = id_1 == 1;
  assign id_6 = -1;
  wor id_9 = -1;
  module_0 modCall_1 ();
endmodule
