module gencon (
    input logic clk,                // Clock signal
    input logic reset,              // Reset signal
    input logic [3:0] keypad_input, // Keypad input (4 bits representing a digit or operator)
    input logic operator_input,     // Operator input (e.g., '+' or '-')
    input logic equal_input,        // Equal input to trigger calculation
    output logic [15:0] mem_1,      // Memory 1 for storing first number
    output logic [15:0] mem_2,      // Memory 2 for storing second number
    output logic [15:0] result,     // Final result
    output logic complete,          // Completion signal (indicates calculation is done)
    output logic [15:0] display_output // Output to display (after calculation)
);
