$date
	Thu Jan 27 09:26:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! t2 $end
$var wire 1 " t1 $end
$var wire 1 # t0 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module n $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # t0 $end
$var wire 1 " t1 $end
$var wire 1 ! t2 $end
$scope module e1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & r $end
$var wire 1 ' s $end
$var wire 1 ( t $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
1#
1"
0!
$end
#20
1!
1(
0"
1&
1%
#40
1'
0&
0%
1$
#60
0!
0(
0'
0#
1%
#80
