// Seed: 2598735512
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_1.type_37 = 0;
  reg id_2, id_3, id_4;
  wire id_5;
  assign id_3 = 1;
  always begin : LABEL_0
    #1 begin : LABEL_0
      id_2 <= id_2;
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    input logic id_7,
    output tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14,
    input wand id_15,
    output tri0 id_16,
    input tri id_17,
    input tri id_18,
    input wire id_19,
    output logic id_20,
    output uwire id_21,
    input wor id_22,
    input wor id_23,
    output tri id_24,
    input uwire id_25,
    input tri0 id_26
);
  always id_20 <= id_7 ? 1 <-> 1 : id_7;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_22,
      id_23,
      id_25,
      id_26,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  assign id_16 = 1;
  module_0 modCall_1 ();
  wor id_28 = id_23;
endmodule
