[["Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences.", ["Sriram Vajapeyam", "Tulika Mitra"], "https://doi.org/10.1145/264107.264119"], ["Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups.", ["Ravi Nair", "Martin E. Hopkins"], "https://doi.org/10.1145/264107.264125"], ["DAISY: Dynamic Compilation for 100% Architectural Compatibility.", ["Kemal Ebcioglu", "Erik R. Altman"], "https://doi.org/10.1145/264107.264126"], ["On Deadlocks in Interconnection Networks.", ["Timothy Mark Pinkston", "Sugath Warnakulasuriya"], "https://doi.org/10.1145/264107.264127"], ["Implementing Multidestination Worms in Switch-Based Parallel Systems: Architectural Alternatives and their Impact.", ["Craig B. Stunkel", "Rajeev Sivaram", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/264107.264129"], ["Tolerating Multiple Failures in RAID Architectures with Optimal Storage and Uniform Declustering.", ["Guillermo A. Alvarez", "Walter A. Burkhard", "Flaviu Cristian"], "https://doi.org/10.1145/264107.264132"], ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors.", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141"], ["Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture.", ["Richard P. Martin", "Amin Vahdat", "David E. Culler", "Thomas E. Anderson"], "https://doi.org/10.1145/264107.264146"], ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers.", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149"], ["The Design and Analysis of a Cache Architecture for Texture Mapping.", ["Ziyad S. Hakura", "Anoop Gupta"], "https://doi.org/10.1145/264107.264152"], ["Designing High Bandwidth On-Chip Caches.", ["Kenneth M. Wilson", "Kunle Olukotun"], "https://doi.org/10.1145/264107.264153"], ["Memory-System Design Considerations for Dynamically-Scheduled Processors.", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1145/264107.264156"], ["The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems.", ["Parthasarathy Ranganathan", "Vijay S. Pai", "Hazim Abdel-Shafi", "Sarita V. Adve"], "https://doi.org/10.1145/264107.264158"], ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks.", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163"], ["Efficient Synchronization: Let Them Eat QOLB.", ["Alain Kagi", "Doug Burger", "James R. Goodman"], "https://doi.org/10.1145/264107.264166"], ["Dynamic Speculation and Synchronization of Data Dependences.", ["Andreas Moshovos", "Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264189"], ["Dynamic Instruction Reuse.", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264200"], ["Complexity-Effective Superscalar Processors.", ["Subbarao Palacharla", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/264107.264201"], ["Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors.", ["Maged M. Michael", "Ashwini K. Nanda", "Beng-Hong Lim", "Michael L. Scott"], "https://doi.org/10.1145/264107.264203"], ["Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA.", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1145/264107.264205"], ["The SGI Origin: A ccNUMA Highly Scalable Server.", ["James Laudon", "Daniel Lenoski"], "https://doi.org/10.1145/264107.264206"], ["Prefetching Using Markov Predictors.", ["Doug Joseph", "Dirk Grunwald"], "https://doi.org/10.1145/264107.264207"], ["Data Prefetching on the HP PA-8000.", ["Vatsa Santhanam", "Edward H. Gornish", "Wei-Chung Hsu"], "https://doi.org/10.1145/264107.264208"], ["Target Prediction for Indirect Jumps.", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1145/264107.264209"], ["The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference.", ["Eric Sprangle", "Robert S. Chappell", "Mitch Alsup", "Yale N. Patt"], "https://doi.org/10.1145/264107.264210"], ["Trading Conflict and Capacity Aliasing in Conditional Branch Predictors.", ["Pierre Michaud", "Andre Seznec", "Richard Uhlig"], "https://doi.org/10.1145/264107.264211"], ["A Language for Describing Predictors and Its Application to Automatic Synthesis.", ["Joel S. Emer", "Nicholas C. Gloy"], "https://doi.org/10.1145/264107.264212"], ["Run-Time Adaptive Cache Hierarchy Management via Reference Analysis.", ["Teresa L. Johnson", "Wen-mei W. Hwu"], "https://doi.org/10.1145/264107.264213"], ["The Energy Efficiency of IRAM Architectures.", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214"], ["DataScalar Architectures.", ["Doug Burger", "Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/264107.264215"]]