<map id="include/llvm/CodeGen/MIRYamlMapping.h" name="include/llvm/CodeGen/MIRYamlMapping.h">
<area shape="rect" id="node1" title=" " alt="" coords="1839,5,1989,47"/>
<area shape="rect" id="node2" href="$MIRParser_8cpp.html" title=" " alt="" coords="1415,95,1576,136"/>
<area shape="rect" id="node3" href="$MIRPrinter_8cpp.html" title=" " alt="" coords="1600,102,1785,129"/>
<area shape="rect" id="node4" href="$AArch64MachineFunctionInfo_8h.html" title=" " alt="" coords="1810,95,2018,136"/>
<area shape="rect" id="node21" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="6826,95,7029,136"/>
<area shape="rect" id="node48" href="$WebAssemblyMachineFunctionInfo_8h.html" title="This file declares WebAssembly&#45;specific per&#45;machine&#45;function information." alt="" coords="9914,95,10157,136"/>
<area shape="rect" id="node5" href="$AArch64AsmPrinter_8cpp.html" title=" " alt="" coords="5,191,172,233"/>
<area shape="rect" id="node6" href="$AArch64BranchTargets_8cpp.html" title=" " alt="" coords="196,191,381,233"/>
<area shape="rect" id="node7" href="$AArch64CleanupLocalDynamicTLSPass_8cpp.html" title=" " alt="" coords="405,184,612,240"/>
<area shape="rect" id="node8" href="$AArch64CollectLOH_8cpp.html" title=" " alt="" coords="636,191,805,233"/>
<area shape="rect" id="node9" href="$AArch64CompressJumpTables_8cpp.html" title=" " alt="" coords="829,191,1060,233"/>
<area shape="rect" id="node10" href="$AArch64ExpandPseudoInsts_8cpp.html" title=" " alt="" coords="1085,191,1303,233"/>
<area shape="rect" id="node11" href="$AArch64FrameLowering_8cpp.html" title=" " alt="" coords="1327,191,1517,233"/>
<area shape="rect" id="node12" href="$AArch64InstrInfo_8cpp.html" title=" " alt="" coords="1541,191,1690,233"/>
<area shape="rect" id="node13" href="$AArch64ISelDAGToDAG_8cpp.html" title=" " alt="" coords="1714,191,1906,233"/>
<area shape="rect" id="node14" href="$AArch64ISelLowering_8cpp.html" title=" " alt="" coords="1931,191,2105,233"/>
<area shape="rect" id="node15" href="$AArch64MachineFunctionInfo_8cpp.html" title="This file implements AArch64&#45;specific per&#45;machine&#45;function information." alt="" coords="2129,191,2352,233"/>
<area shape="rect" id="node16" href="$AArch64RegisterInfo_8cpp.html" title=" " alt="" coords="2377,191,2547,233"/>
<area shape="rect" id="node17" href="$AArch64StackTaggingPreRA_8cpp.html" title=" " alt="" coords="2571,191,2790,233"/>
<area shape="rect" id="node18" href="$AArch64TargetMachine_8cpp.html" title=" " alt="" coords="2814,191,3001,233"/>
<area shape="rect" id="node19" href="$AArch64CallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3025,191,3235,233"/>
<area shape="rect" id="node20" href="$AArch64InstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AArch64." alt="" coords="3260,191,3507,233"/>
<area shape="rect" id="node22" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="3531,191,3756,233"/>
<area shape="rect" id="node23" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3781,191,4002,233"/>
<area shape="rect" id="node24" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="4027,191,4308,233"/>
<area shape="rect" id="node25" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="4332,191,4592,233"/>
<area shape="rect" id="node26" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="4616,191,4839,233"/>
<area shape="rect" id="node27" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="4863,191,5085,233"/>
<area shape="rect" id="node28" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="5110,191,5361,233"/>
<area shape="rect" id="node29" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="5385,199,5689,225"/>
<area shape="rect" id="node30" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="5713,191,5960,233"/>
<area shape="rect" id="node31" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5984,199,6263,225"/>
<area shape="rect" id="node32" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="6287,191,6522,233"/>
<area shape="rect" id="node33" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="6547,191,6764,233"/>
<area shape="rect" id="node34" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6788,199,7067,225"/>
<area shape="rect" id="node35" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="7091,191,7286,233"/>
<area shape="rect" id="node36" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="7310,191,7518,233"/>
<area shape="rect" id="node37" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7542,191,7721,233"/>
<area shape="rect" id="node38" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled." alt="" coords="7745,191,7929,233"/>
<area shape="rect" id="node39" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7953,191,8144,233"/>
<area shape="rect" id="node40" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8168,191,8356,233"/>
<area shape="rect" id="node41" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8380,191,8560,233"/>
<area shape="rect" id="node42" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="8584,191,8761,233"/>
<area shape="rect" id="node43" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="8785,191,8973,233"/>
<area shape="rect" id="node44" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="8998,191,9201,233"/>
<area shape="rect" id="node45" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="9225,191,9446,233"/>
<area shape="rect" id="node46" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="9471,191,9672,233"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="9697,191,9899,233"/>
<area shape="rect" id="node49" href="$WebAssemblyInstPrinter_8cpp.html" title="Print MCInst instructions to wasm format." alt="" coords="9924,184,10147,240"/>
<area shape="rect" id="node50" href="$WebAssemblyArgumentMove_8cpp.html" title="This file moves ARGUMENT instructions after ScheduleDAG scheduling." alt="" coords="10171,191,10393,233"/>
</map>
