# do Jogo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Jun 11,2019
# vcom -reportprogress 300 -93 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decod7seg
# -- Compiling architecture decod of Decod7seg
# End time: 23:53:12 on Jun 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
