Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,27185
design__instance__area,168480
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,38
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,914
design__max_cap_violation__count__corner:nom_tt_025C_1v80,22
power__internal__total,0.0010844875359907746
power__switching__total,0.0005184535402804613
power__leakage__total,1.7757464831902325E-7
power__total,0.001603118609637022
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.405218509105883
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.405218509105883
timing__hold__ws__corner:nom_tt_025C_1v80,0.2917047796989941
timing__setup__ws__corner:nom_tt_025C_1v80,57.0286589649013
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.291705
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,84.802414
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,506
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,914
design__max_cap_violation__count__corner:nom_ss_100C_1v60,26
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5033216208501666
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5033216208501666
timing__hold__ws__corner:nom_ss_100C_1v60,0.8313057144623983
timing__setup__ws__corner:nom_ss_100C_1v60,53.880066378016075
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.831306
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,69.697296
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,914
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,20
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3707534106884948
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3707534106884948
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09381995446087069
timing__setup__ws__corner:nom_ff_n40C_1v95,58.08292677890208
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.093820
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.385887
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,618
design__max_fanout_violation__count,914
design__max_cap_violation__count,57
clock__skew__worst_hold,-0.351237854298545
clock__skew__worst_setup,0.351237854298545
timing__hold__ws,0.09171175189978593
timing__setup__ws,53.826765013185565
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.091712
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,68.814987
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 300.0
design__core__bbox,5.52 10.88 794.42 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,240000
design__core__area,218872
design__instance__count__stdcell,27185
design__instance__area__stdcell,168480
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.769765
design__instance__utilization__stdcell,0.769765
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,51104031
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,479734
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1602
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,13505
route__net__special,2
route__drc_errors__iter:1,15181
route__wirelength__iter:1,631051
route__drc_errors__iter:2,6804
route__wirelength__iter:2,625434
route__drc_errors__iter:3,6354
route__wirelength__iter:3,624109
route__drc_errors__iter:4,1479
route__wirelength__iter:4,623290
route__drc_errors__iter:5,309
route__wirelength__iter:5,623177
route__drc_errors__iter:6,138
route__wirelength__iter:6,623183
route__drc_errors__iter:7,53
route__wirelength__iter:7,623227
route__drc_errors__iter:8,6
route__wirelength__iter:8,623236
route__drc_errors__iter:9,0
route__wirelength__iter:9,623221
route__drc_errors,0
route__wirelength,623221
route__vias,122573
route__vias__singlecut,122573
route__vias__multicut,0
design__disconnected_pin__count,133
design__critical_disconnected_pin__count,0
route__wirelength__max,983.03
timing__unannotated_net__count__corner:nom_tt_025C_1v80,345
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,345
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,345
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,26
design__max_fanout_violation__count__corner:min_tt_025C_1v80,914
design__max_cap_violation__count__corner:min_tt_025C_1v80,5
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3838421633628834
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3838421633628834
timing__hold__ws__corner:min_tt_025C_1v80,0.28850833649839425
timing__setup__ws__corner:min_tt_025C_1v80,57.06786671416941
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.288508
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,85.279884
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,345
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,417
design__max_fanout_violation__count__corner:min_ss_100C_1v60,914
design__max_cap_violation__count__corner:min_ss_100C_1v60,8
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.47263927442926484
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.47263927442926484
timing__hold__ws__corner:min_ss_100C_1v60,0.8220004909406353
timing__setup__ws__corner:min_ss_100C_1v60,53.95461297124667
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.822001
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,70.568123
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,345
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,914
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.351237854298545
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.351237854298545
timing__hold__ws__corner:min_ff_n40C_1v95,0.09171175189978593
timing__setup__ws__corner:min_ff_n40C_1v95,58.11027556957496
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.091712
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.710045
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,345
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,46
design__max_fanout_violation__count__corner:max_tt_025C_1v80,914
design__max_cap_violation__count__corner:max_tt_025C_1v80,47
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.44101343269977716
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.44101343269977716
timing__hold__ws__corner:max_tt_025C_1v80,0.29404013389734146
timing__setup__ws__corner:max_tt_025C_1v80,56.9957750461603
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.294040
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.312004
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,345
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,618
design__max_fanout_violation__count__corner:max_ss_100C_1v60,914
design__max_cap_violation__count__corner:max_ss_100C_1v60,57
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5536335990800247
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5536335990800247
timing__hold__ws__corner:max_ss_100C_1v60,0.8375300690036936
timing__setup__ws__corner:max_ss_100C_1v60,53.826765013185565
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.837530
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,68.814987
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,345
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,914
design__max_cap_violation__count__corner:max_ff_n40C_1v95,46
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3992838117599045
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3992838117599045
timing__hold__ws__corner:max_ff_n40C_1v95,0.09294920651803075
timing__setup__ws__corner:max_ff_n40C_1v95,58.057531980807795
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.092949
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.047684
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,345
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,345
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000662266
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000835626
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000142322
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000835626
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013699999999999999274170013607854201609370647929608821868896484375
ir__drop__worst,0.000066199999999999996369050292432945070686400867998600006103515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
