iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out