library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity adder8numeric is 
    port
	 (
	 input1, input2 : in std_logic_vector(7 downto 0); 
    carry_in : in std_logic; 
    sum : out std_logic_vector(7 downto 0); 
    carry_out : out std_logic
	 ); 
end adder8numeric;

architecture behavior of adder8numeric is
variable temp : unsigned(8 downto 0);
begin
    temp := unsigned("0"&in1)+unsigned("0"&in2);    
    sum   <= std_logic_vector(temp(7 downto 0));    
    carry <= temp(8);
	 carry_out <= temp(8);
	 sum <= std_logic_vector(temp(7 downto 0));
end behavior;