Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri Aug  1 14:04:14 2025
| Host         : DESKTOP-PTSELLH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_uart_display_timing_summary_routed.rpt -pb top_uart_display_timing_summary_routed.pb -rpx top_uart_display_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_display
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  89          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  253          inf        0.000                      0                  253           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_idx_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 4.502ns (38.892%)  route 7.074ns (61.108%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDCE                         0.000     0.000 r  scan_idx_reg[1]/C
    SLICE_X2Y154         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  scan_idx_reg[1]/Q
                         net (fo=18, routed)          1.202     1.720    scan_idx_reg_n_0_[1]
    SLICE_X0Y154         LUT3 (Prop_lut3_I0_O)        0.152     1.872 r  digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.872     7.744    digit_OBUF[6]
    AA9                  OBUF (Prop_obuf_I_O)         3.832    11.577 r  digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.577    digit[6]
    AA9                                                               r  digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.077ns  (logic 4.395ns (39.677%)  route 6.682ns (60.323%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDCE                         0.000     0.000 r  scan_idx_reg[2]/C
    SLICE_X2Y154         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  scan_idx_reg[2]/Q
                         net (fo=13, routed)          0.860     1.338    scan_idx_reg_n_0_[2]
    SLICE_X0Y154         LUT3 (Prop_lut3_I2_O)        0.295     1.633 r  digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.822     7.455    digit_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         3.622    11.077 r  digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.077    digit[4]
    AB11                                                              r  digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_idx_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.800ns  (logic 4.623ns (42.805%)  route 6.177ns (57.195%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDCE                         0.000     0.000 r  scan_idx_reg[2]/C
    SLICE_X2Y154         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  scan_idx_reg[2]/Q
                         net (fo=13, routed)          0.876     1.354    scan_idx_reg_n_0_[2]
    SLICE_X0Y154         LUT3 (Prop_lut3_I2_O)        0.323     1.677 r  digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.301     6.978    digit_OBUF[5]
    AB12                 OBUF (Prop_obuf_I_O)         3.822    10.800 r  digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.800    digit[5]
    AB12                                                              r  digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/rx_shift_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 1.940ns (19.455%)  route 8.032ns (80.545%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  rst_IBUF_inst/O
                         net (fo=87, routed)          6.669     8.131    uart_inst/rst_IBUF
    SLICE_X5Y153         LUT3 (Prop_lut3_I0_O)        0.152     8.283 r  uart_inst/rx_shift[6]_i_2/O
                         net (fo=3, routed)           0.888     9.172    uart_inst/rx_shift[6]_i_2_n_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I4_O)        0.326     9.498 r  uart_inst/rx_shift[2]_i_1/O
                         net (fo=1, routed)           0.474     9.972    uart_inst/rx_shift[2]_i_1_n_0
    SLICE_X5Y154         FDRE                                         r  uart_inst/rx_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/rx_shift_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 1.940ns (19.705%)  route 7.905ns (80.295%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  rst_IBUF_inst/O
                         net (fo=87, routed)          6.669     8.131    uart_inst/rst_IBUF
    SLICE_X5Y153         LUT3 (Prop_lut3_I0_O)        0.152     8.283 r  uart_inst/rx_shift[6]_i_2/O
                         net (fo=3, routed)           0.695     8.979    uart_inst/rx_shift[6]_i_2_n_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I4_O)        0.326     9.305 r  uart_inst/rx_shift[4]_i_1/O
                         net (fo=1, routed)           0.540     9.845    uart_inst/rx_shift[4]_i_1_n_0
    SLICE_X5Y152         FDRE                                         r  uart_inst/rx_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_idx_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            digit[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.506ns (46.086%)  route 5.272ns (53.914%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDCE                         0.000     0.000 r  scan_idx_reg[1]/C
    SLICE_X2Y154         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  scan_idx_reg[1]/Q
                         net (fo=18, routed)          1.017     1.535    scan_idx_reg_n_0_[1]
    SLICE_X0Y154         LUT3 (Prop_lut3_I1_O)        0.154     1.689 r  digit_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.255     5.944    digit_OBUF[7]
    AB10                 OBUF (Prop_obuf_I_O)         3.834     9.778 r  digit_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.778    digit[7]
    AB10                                                              r  digit[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/rx_shift_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.678ns  (logic 1.940ns (20.045%)  route 7.738ns (79.955%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  rst_IBUF_inst/O
                         net (fo=87, routed)          6.669     8.131    uart_inst/rst_IBUF
    SLICE_X5Y153         LUT3 (Prop_lut3_I0_O)        0.152     8.283 r  uart_inst/rx_shift[6]_i_2/O
                         net (fo=3, routed)           0.690     8.973    uart_inst/rx_shift[6]_i_2_n_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I4_O)        0.326     9.299 r  uart_inst/rx_shift[6]_i_1/O
                         net (fo=1, routed)           0.379     9.678    uart_inst/rx_shift[6]_i_1_n_0
    SLICE_X4Y153         FDRE                                         r  uart_inst/rx_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[6][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.896ns (54.414%)  route 4.102ns (45.586%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDCE                         0.000     0.000 r  display_buf_reg[6][3]/C
    SLICE_X1Y155         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_buf_reg[6][3]/Q
                         net (fo=2, routed)           1.397     1.853    display_buf_reg[6][3]
    SLICE_X1Y155         LUT6 (Prop_lut6_I1_O)        0.124     1.977 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.977    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y155         MUXF7 (Prop_muxf7_I1_O)      0.217     2.194 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.837     3.031    sel0[3]
    SLICE_X1Y156         LUT4 (Prop_lut4_I0_O)        0.329     3.360 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.228    seg_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.770     8.998 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.998    seg[0]
    D20                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/rx_shift_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 1.586ns (17.710%)  route 7.369ns (82.290%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  rst_IBUF_inst/O
                         net (fo=87, routed)          6.602     8.064    uart_inst/rst_IBUF
    SLICE_X3Y153         LUT6 (Prop_lut6_I4_O)        0.124     8.188 r  uart_inst/rx_shift[8]_i_1/O
                         net (fo=1, routed)           0.767     8.955    uart_inst/rx_shift[8]_i_1_n_0
    SLICE_X3Y153         FDRE                                         r  uart_inst/rx_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.904ns (56.134%)  route 3.832ns (43.866%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDCE                         0.000     0.000 r  display_buf_reg[5][2]/C
    SLICE_X3Y156         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_buf_reg[5][2]/Q
                         net (fo=2, routed)           1.277     1.733    display_buf_reg[5][2]
    SLICE_X3Y156         LUT6 (Prop_lut6_I3_O)        0.124     1.857 r  seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.857    seg_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y156         MUXF7 (Prop_muxf7_I1_O)      0.217     2.074 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.829     2.903    sel0[2]
    SLICE_X1Y156         LUT4 (Prop_lut4_I1_O)        0.327     3.230 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.956    seg_OBUF[3]
    B22                  OBUF (Prop_obuf_I_O)         3.780     8.736 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.736    seg[3]
    B22                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/rx_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE                         0.000     0.000 r  uart_inst/rx_shift_reg[8]/C
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/rx_shift_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    uart_inst/p_0_in[7]
    SLICE_X2Y153         FDCE                                         r  uart_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/rx_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDRE                         0.000     0.000 r  uart_inst/rx_shift_reg[7]/C
    SLICE_X3Y155         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/rx_shift_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    uart_inst/p_0_in[6]
    SLICE_X3Y154         FDCE                                         r  uart_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE                         0.000     0.000 r  uart_inst/data_out_reg[1]/C
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/data_out_reg[1]/Q
                         net (fo=2, routed)           0.112     0.253    rx_data[1]
    SLICE_X0Y154         FDCE                                         r  display_buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDCE                         0.000     0.000 r  uart_inst/data_out_reg[0]/C
    SLICE_X0Y153         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    rx_data[0]
    SLICE_X0Y154         FDCE                                         r  display_buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/rx_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE                         0.000     0.000 r  uart_inst/rx_shift_reg[1]/C
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/rx_shift_reg[1]/Q
                         net (fo=1, routed)           0.121     0.262    uart_inst/p_0_in[0]
    SLICE_X0Y153         FDCE                                         r  uart_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[6][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.585%)  route 0.135ns (51.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDCE                         0.000     0.000 r  display_buf_reg[6][1]/C
    SLICE_X0Y156         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  display_buf_reg[6][1]/Q
                         net (fo=2, routed)           0.135     0.263    display_buf_reg[6][1]
    SLICE_X0Y157         FDCE                                         r  display_buf_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDCE                         0.000     0.000 r  display_buf_reg[1][1]/C
    SLICE_X0Y155         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_buf_reg[1][1]/Q
                         net (fo=2, routed)           0.125     0.266    display_buf_reg[1][1]
    SLICE_X1Y156         FDCE                                         r  display_buf_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.381%)  route 0.128ns (47.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDCE                         0.000     0.000 r  display_buf_reg[2][2]/C
    SLICE_X4Y156         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_buf_reg[2][2]/Q
                         net (fo=2, routed)           0.128     0.269    display_buf_reg[2][2]
    SLICE_X3Y156         FDCE                                         r  display_buf_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[6][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE                         0.000     0.000 r  display_buf_reg[6][0]/C
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  display_buf_reg[6][0]/Q
                         net (fo=2, routed)           0.121     0.285    display_buf_reg[6][0]
    SLICE_X2Y156         FDCE                                         r  display_buf_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_buf_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_buf_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.972%)  route 0.124ns (43.028%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE                         0.000     0.000 r  display_buf_reg[2][0]/C
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  display_buf_reg[2][0]/Q
                         net (fo=2, routed)           0.124     0.288    display_buf_reg[2][0]
    SLICE_X2Y156         FDCE                                         r  display_buf_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





