*******************************************************************

  Device    [DDRPHY_IOCLK_DIV]

  Author    [xiexin]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of DDRPHY_IOCLK_DIV // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 10 # 10 );
    //
    // Poloygon declaration
    //
    shape
    [0, 0]  ->  [0, 10]
                        <
                            RST                 @[ ,4],
                            CLKIN               @[ ,6]
                        >
            ->  [10, 10]
            ->  [10, 0]
                        <
                            CLKOUT              @[ ,4],
                            CLKOUTN             @[ ,6]
                        >
            ->  [0, 0] ;
              
}; // symbol logsym of DDRPHY_IOCLK_DIV

/*******************************************************************************

  Device    [DDRPHY_IOCLK_DIV]

  Author    [ ]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of DDRPHY_IOCLK_DIV // pragma PAP_ARC_COLOR="106:64:128"
{
    // The bounding box
    generate ( 100 # 240 );

    shape
    [ 0, 0 ]  ->  [ , 240 ]
              ->  [ 100,240]
              ->  [ , 0 ]
              ->  [ 0, ];


    "DDRPHY_IOCLK_DIV" @ [50,120];


}; // end of symbol fpsym of DDRPHY_IOCLK_DIV
