// Seed: 1145169565
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output logic id_5
);
  assign id_5 = id_0;
  logic id_6;
  logic id_7;
  logic id_8 = 1'd0;
  assign id_5 = id_0;
  type_16(
      id_5, id_3, id_4
  );
  logic id_9;
  assign id_7 = 1;
endmodule
