Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 23 14:29:53 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.987        0.000                      0                  174        0.170        0.000                      0                  174        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.987        0.000                      0                  174        0.170        0.000                      0                  174        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.806ns (28.330%)  route 2.039ns (71.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y49         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.361     4.968 r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/Q
                         net (fo=8, routed)           0.976     5.944    PmodJSTK_Int/SerialClock/clkCount[1]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.206     6.150 f  PmodJSTK_Int/SerialClock/clkCount[8]_i_2/O
                         net (fo=4, routed)           1.063     7.213    PmodJSTK_Int/SerialClock/clkCount[8]_i_2_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.239     7.452 r  PmodJSTK_Int/SerialClock/clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     7.452    PmodJSTK_Int/SerialClock/clkCount_0[5]
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.112    14.191    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                         clock pessimism              0.253    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)        0.030    14.439    PmodJSTK_Int/SerialClock/clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.806ns (29.267%)  route 1.948ns (70.733%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y49         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.361     4.968 r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/Q
                         net (fo=8, routed)           0.976     5.944    PmodJSTK_Int/SerialClock/clkCount[1]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.206     6.150 f  PmodJSTK_Int/SerialClock/clkCount[8]_i_2/O
                         net (fo=4, routed)           0.749     6.899    PmodJSTK_Int/SerialClock/clkCount[8]_i_2_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I2_O)        0.239     7.138 r  PmodJSTK_Int/SerialClock/clkCount[7]_i_1/O
                         net (fo=1, routed)           0.223     7.361    PmodJSTK_Int/SerialClock/clkCount_0[7]
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.112    14.191    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                         clock pessimism              0.253    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.026    14.383    PmodJSTK_Int/SerialClock/clkCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.451ns (48.845%)  route 1.520ns (51.155%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  genSndRec/clkCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.579    genSndRec/clkCount0_carry__2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.760 r  genSndRec/clkCount0_carry__3/O[2]
                         net (fo=1, routed)           0.587     7.348    genSndRec/clkCount0_carry__3_n_5
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.230     7.578 r  genSndRec/clkCount[19]_i_1/O
                         net (fo=1, routed)           0.000     7.578    genSndRec/clkCount[19]
    SLICE_X41Y46         FDRE                                         r  genSndRec/clkCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y46         FDRE                                         r  genSndRec/clkCount_reg[19]/C
                         clock pessimism              0.369    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.064    14.610    genSndRec/clkCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.419ns (48.137%)  route 1.529ns (51.863%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.724 r  genSndRec/clkCount0_carry__2/O[3]
                         net (fo=1, routed)           0.597     7.321    genSndRec/clkCount0_carry__2_n_4
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.234     7.555 r  genSndRec/clkCount[16]_i_1/O
                         net (fo=1, routed)           0.000     7.555    genSndRec/clkCount[16]
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[16]/C
                         clock pessimism              0.395    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.032    14.604    genSndRec/clkCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.423ns (48.338%)  route 1.521ns (51.662%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  genSndRec/clkCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.579    genSndRec/clkCount0_carry__2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.738 r  genSndRec/clkCount0_carry__3/O[0]
                         net (fo=1, routed)           0.589     7.327    genSndRec/clkCount0_carry__3_n_7
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.224     7.551 r  genSndRec/clkCount[17]_i_1/O
                         net (fo=1, routed)           0.000     7.551    genSndRec/clkCount[17]
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[17]/C
                         clock pessimism              0.395    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.032    14.604    genSndRec/clkCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 1.406ns (47.812%)  route 1.535ns (52.188%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.720 r  genSndRec/clkCount0_carry__2/O[1]
                         net (fo=1, routed)           0.602     7.323    genSndRec/clkCount0_carry__2_n_6
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.225     7.548 r  genSndRec/clkCount[14]_i_1/O
                         net (fo=1, routed)           0.000     7.548    genSndRec/clkCount[14]
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[14]/C
                         clock pessimism              0.395    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.030    14.602    genSndRec/clkCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.508ns (51.486%)  route 1.421ns (48.514%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  genSndRec/clkCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.579    genSndRec/clkCount0_carry__2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.813 r  genSndRec/clkCount0_carry__3/O[3]
                         net (fo=1, routed)           0.489     7.302    genSndRec/clkCount0_carry__3_n_4
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.234     7.536 r  genSndRec/clkCount[20]_i_1/O
                         net (fo=1, routed)           0.000     7.536    genSndRec/clkCount[20]
    SLICE_X41Y47         FDRE                                         r  genSndRec/clkCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y47         FDRE                                         r  genSndRec/clkCount_reg[20]/C
                         clock pessimism              0.369    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.064    14.610    genSndRec/clkCount_reg[20]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.526ns (52.175%)  route 1.399ns (47.825%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  genSndRec/clkCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.490    genSndRec/clkCount0_carry__1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  genSndRec/clkCount0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.579    genSndRec/clkCount0_carry__2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.668 r  genSndRec/clkCount0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.668    genSndRec/clkCount0_carry__3_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.827 r  genSndRec/clkCount0_carry__4/O[0]
                         net (fo=1, routed)           0.466     7.294    genSndRec/clkCount0_carry__4_n_7
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.238     7.532 r  genSndRec/clkCount[21]_i_1/O
                         net (fo=1, routed)           0.000     7.532    genSndRec/clkCount[21]
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[21]/C
                         clock pessimism              0.395    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.064    14.636    genSndRec/clkCount_reg[21]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.317ns (46.061%)  route 1.542ns (53.939%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.275     4.607    genSndRec/CLK
    SLICE_X41Y48         FDRE                                         r  genSndRec/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.341     4.948 r  genSndRec/clkCount_reg[0]/Q
                         net (fo=26, routed)          0.932     5.880    genSndRec/clkCount_reg_n_0_[0]
    SLICE_X40Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     6.312 r  genSndRec/clkCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    genSndRec/clkCount0_carry_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  genSndRec/clkCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    genSndRec/clkCount0_carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.631 r  genSndRec/clkCount0_carry__1/O[1]
                         net (fo=1, routed)           0.610     7.241    genSndRec/clkCount0_carry__1_n_6
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.225     7.466 r  genSndRec/clkCount[10]_i_1/O
                         net (fo=1, routed)           0.000     7.466    genSndRec/clkCount[10]
    SLICE_X41Y45         FDRE                                         r  genSndRec/clkCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    genSndRec/CLK
    SLICE_X41Y45         FDRE                                         r  genSndRec/clkCount_reg[10]/C
                         clock pessimism              0.369    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.030    14.576    genSndRec/clkCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/shiftCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.680ns (25.933%)  route 1.942ns (74.067%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.332 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.273     4.605    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  DispCtrl/BtoBCD/shiftCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.341     4.946 r  DispCtrl/BtoBCD/shiftCount_reg[0]/Q
                         net (fo=6, routed)           0.611     5.557    DispCtrl/BtoBCD/shiftCount_reg_n_0_[0]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.099     5.656 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           0.934     6.590    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.240     6.830 r  DispCtrl/BtoBCD/tmpSR[23]_i_1__0/O
                         net (fo=4, routed)           0.397     7.227    DispCtrl/BtoBCD/tmpSR[23]_i_1__0_n_0
    SLICE_X47Y46         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.751    13.007    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.079 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.133    14.212    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/C
                         clock pessimism              0.340    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X47Y46         FDRE (Setup_fdre_C_CE)      -0.150    14.367    DispCtrl/BtoBCD/tmpSR_reg[22]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.872%)  route 0.315ns (60.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.673    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y49         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.837 f  PmodJSTK_Int/SerialClock/clkCount_reg[0]/Q
                         net (fo=12, routed)          0.315     2.152    PmodJSTK_Int/SerialClock/clkCount[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.197 r  PmodJSTK_Int/SerialClock/clkCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.197    PmodJSTK_Int/SerialClock/clkCount_0[6]
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.825     2.192    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X47Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.092     2.027    PmodJSTK_Int/SerialClock/clkCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.097%)  route 0.118ns (38.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.673    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=36, routed)          0.118     1.932    DispCtrl/BtoBCD/STATE[1]
    SLICE_X46Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  DispCtrl/BtoBCD/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    DispCtrl/BtoBCD/FSM_sequential_STATE[0]_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     2.197    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                         clock pessimism             -0.511     1.686    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.120     1.806    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.863%)  route 0.091ns (39.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.671    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  DispCtrl/BtoBCD/tmpSR_reg[16]/Q
                         net (fo=6, routed)           0.091     1.903    DispCtrl/BtoBCD/tmpSR_reg_n_0_[16]
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     2.196    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/C
                         clock pessimism             -0.512     1.684    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.047     1.731    DispCtrl/BtoBCD/BCDOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.525%)  route 0.150ns (51.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.562     1.672    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  DispCtrl/BtoBCD/tmpSR_reg[20]/Q
                         net (fo=6, routed)           0.150     1.963    DispCtrl/BtoBCD/tmpSR_reg_n_0_[20]
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     2.196    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[8]/C
                         clock pessimism             -0.490     1.706    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.076     1.782    DispCtrl/BtoBCD/BCDOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.823%)  route 0.136ns (49.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.562     1.672    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  DispCtrl/BtoBCD/tmpSR_reg[27]/Q
                         net (fo=3, routed)           0.136     1.949    DispCtrl/BtoBCD/tmpSR_reg_n_0_[27]
    SLICE_X48Y46         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     2.196    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[15]/C
                         clock pessimism             -0.509     1.687    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.075     1.762    DispCtrl/BtoBCD/BCDOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.468%)  route 0.102ns (32.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.673    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     1.837 r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          0.102     1.939    DispCtrl/BtoBCD/STATE[0]
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.048     1.987 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.987    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     2.197    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/C
                         clock pessimism             -0.511     1.686    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.107     1.793    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.245ns (41.431%)  route 0.346ns (58.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.673    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y49         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.821 r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/Q
                         net (fo=8, routed)           0.346     2.167    PmodJSTK_Int/SerialClock/clkCount[1]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.097     2.264 r  PmodJSTK_Int/SerialClock/clkCount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.264    PmodJSTK_Int/SerialClock/clkCount_0[3]
    SLICE_X46Y50         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.825     2.192    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y50         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[3]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.131     2.066    PmodJSTK_Int/SerialClock/clkCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.626%)  route 0.149ns (51.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.671    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  DispCtrl/BtoBCD/tmpSR_reg[17]/Q
                         net (fo=5, routed)           0.149     1.961    DispCtrl/BtoBCD/tmpSR_reg_n_0_[17]
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     2.196    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/C
                         clock pessimism             -0.509     1.687    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.075     1.762    DispCtrl/BtoBCD/BCDOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.292ns (50.217%)  route 0.289ns (49.783%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.673    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y49         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.821 f  PmodJSTK_Int/SerialClock/clkCount_reg[1]/Q
                         net (fo=8, routed)           0.169     1.990    PmodJSTK_Int/SerialClock/clkCount[1]
    SLICE_X46Y50         LUT3 (Prop_lut3_I2_O)        0.099     2.089 r  PmodJSTK_Int/SerialClock/clkCount[9]_i_2/O
                         net (fo=3, routed)           0.120     2.209    PmodJSTK_Int/SerialClock/clkCount[9]_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.254 r  PmodJSTK_Int/SerialClock/clkCount[9]_i_1/O
                         net (fo=1, routed)           0.000     2.254    PmodJSTK_Int/SerialClock/clkCount_0[9]
    SLICE_X46Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.825     2.192    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X46Y51         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     2.055    PmodJSTK_Int/SerialClock/clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.862%)  route 0.142ns (50.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.562     1.672    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  DispCtrl/BtoBCD/tmpSR_reg[23]/Q
                         net (fo=4, routed)           0.142     1.955    DispCtrl/BtoBCD/tmpSR_reg_n_0_[23]
    SLICE_X48Y46         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     2.196    DispCtrl/BtoBCD/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[11]/C
                         clock pessimism             -0.490     1.706    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.047     1.753    DispCtrl/BtoBCD/BCDOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y50    PmodJSTK_Int/SerialClock/clkCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y50    PmodJSTK_Int/SerialClock/clkCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y50    PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y51    PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y51    PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y51    PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y51    PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y51    PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45    DispCtrl/BtoBCD/BCDOUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46    DispCtrl/BtoBCD/BCDOUT_reg[3]/C



