
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v' to AST representation.
Generating RTLIL representation for module `\mode1_max_tree'.
Generating RTLIL representation for module `\comparator'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: comparator          
root of   1 design levels: mode1_max_tree      
Automatically selected mode1_max_tree as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mode1_max_tree
Used module:     \comparator

2.3. Analyzing design hierarchy..
Top module:  \mode1_max_tree
Used module:     \comparator
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24 in module comparator.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:122$13 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:59$1 in module mode1_max_tree.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24'.
     1/30: $10\eq[0:0]
     2/30: $10\gt[0:0]
     3/30: $10\lt[0:0]
     4/30: $9\eq[0:0]
     5/30: $9\gt[0:0]
     6/30: $9\lt[0:0]
     7/30: $8\gt[0:0]
     8/30: $8\eq[0:0]
     9/30: $8\lt[0:0]
    10/30: $7\eq[0:0]
    11/30: $7\gt[0:0]
    12/30: $7\lt[0:0]
    13/30: $6\eq[0:0]
    14/30: $6\gt[0:0]
    15/30: $6\lt[0:0]
    16/30: $5\gt[0:0]
    17/30: $5\eq[0:0]
    18/30: $5\lt[0:0]
    19/30: $4\eq[0:0]
    20/30: $4\gt[0:0]
    21/30: $4\lt[0:0]
    22/30: $3\gt[0:0]
    23/30: $3\eq[0:0]
    24/30: $3\lt[0:0]
    25/30: $2\gt[0:0]
    26/30: $2\lt[0:0]
    27/30: $2\eq[0:0]
    28/30: $1\gt[0:0]
    29/30: $1\eq[0:0]
    30/30: $1\lt[0:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:122$13'.
     1/1: $0\cmp0_out_stage1_reg[15:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8'.
     1/2: $0\cmp1_out_stage2_reg[15:0]
     2/2: $0\cmp0_out_stage2_reg[15:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:59$1'.
     1/1: $0\outp[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\comparator.\lt' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24': $auto$proc_dlatch.cc:427:proc_dlatch$459
Latch inferred for signal `\comparator.\eq' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24': $auto$proc_dlatch.cc:427:proc_dlatch$462
Latch inferred for signal `\comparator.\gt' from process `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24': $auto$proc_dlatch.cc:427:proc_dlatch$465

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mode1_max_tree.\cmp0_out_stage1_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:122$13'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp0_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp1_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\mode1_max_tree.\outp' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:59$1'.
  created $dff cell `$procdff$469' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `\comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24'.
Removing empty process `comparator.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:177$24'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:122$13'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:122$13'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:108$8'.
Found and cleaned up 2 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:59$1'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:59$1'.
Cleaned up 16 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
<suppressed ~110 debug messages>
Optimizing module mode1_max_tree.
<suppressed ~4 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
Optimizing module mode1_max_tree.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparator'.
<suppressed ~33 debug messages>
Finding identical cells in module `\mode1_max_tree'.
<suppressed ~6 debug messages>
Removed a total of 13 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparator.
  Optimizing cells in module \mode1_max_tree.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparator'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mode1_max_tree'.
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$469 ($dff) from module mode1_max_tree (D = $procmux$372_Y, Q = \outp, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$470 ($sdff) from module mode1_max_tree (D = \cmp0_out_stage1_reg, Q = \outp).
Adding SRST signal on $procdff$468 ($dff) from module mode1_max_tree (D = $procmux$362_Y, Q = \cmp1_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$476 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:106$7_Y, Q = \cmp1_out_stage2_reg).
Adding SRST signal on $procdff$467 ($dff) from module mode1_max_tree (D = $procmux$367_Y, Q = \cmp0_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$478 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:103$5_Y, Q = \cmp0_out_stage2_reg).
Adding SRST signal on $procdff$466 ($dff) from module mode1_max_tree (D = $procmux$357_Y, Q = \cmp0_out_stage1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$480 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v:120$12_Y, Q = \cmp0_out_stage1_reg).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \mode1_max_tree..
Removed 10 unused cells and 287 unused wires.
<suppressed ~15 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
Optimizing module mode1_max_tree.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \comparator.
  Optimizing cells in module \mode1_max_tree.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\comparator'.
Finding identical cells in module `\mode1_max_tree'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \mode1_max_tree..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module comparator.
Optimizing module mode1_max_tree.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== comparator ===

   Number of wires:                 63
   Number of wire bits:            247
   Number of public wires:          14
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add                           64
     $and                            9
     $dlatch                         3
     $gt                            32
     $logic_and                      4
     $lt                            32
     $mux                           21
     $ne                            16
     $not                           71
     $or                             2

=== mode1_max_tree ===

   Number of wires:                 50
   Number of wire bits:            215
   Number of public wires:          44
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $logic_and                      3
     $mux                           48
     $not                            2
     $reduce_and                     2
     $sdffe                         64

=== design hierarchy ===

   mode1_max_tree                    1
     comparator                      0

   Number of wires:                 50
   Number of wire bits:            215
   Number of public wires:          44
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $logic_and                      3
     $mux                           48
     $not                            2
     $reduce_and                     2
     $sdffe                         64

End of script. Logfile hash: 6b82c44338, CPU: user 0.09s system 0.00s, MEM: 12.75 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 4x opt_expr (0 sec), 17% 2x read_verilog (0 sec), ...
