---
title: "M41-1101 - Â© SEMI 2000, 20018..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M41-1101 - Â© SEMI 2000, 20018..."
sidebar_position: 106
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-106.pdf'
  chapter: 106
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/106.pdf"
  pdfSize="N/A"
  title="M41-1101 - Â© SEMI 2000, 20018..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/106.pdf">

---
title: "M41-1101 - Â© SEMI 2000, 20018..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M41-1101 - Â© SEMI 2000, 20018..."
sidebar_position: 106
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-106.pdf'
  chapter: 106
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI M41-1101 Â© SEMI 2000, 2001 8 Table 4 Silicon-on-Insulator (SOI) Specifications for Medium Voltage (150250V) Power Device Parameters (Units) Value ASTM Test Method orMeasurement ProcedureAcceptance Wafer(Overall)Diameter (mm) 125, 150, 200 F613-93 Note AThickness (m) (Value of regular siliconwafer) + (SOI thickness) +(Box thickness) F533-96, F1530-94 Note A Total Thickness Variation (m) Note C F1530-94 Note CLTV (m) Note C F1530-94 Note CWarp (m) â‰¤ 100 (Note B, C, G) F1390-92 Note C, or Certified byWafer ManufacturesNon-SOI Edge Area (mm) â‰¤ 3 (Note C) Optical Metrology Note C, or Certified byWafer ManufacturesEdge Profile/Edge ProfileSurface FinishNote C F928-93 Note C, or Certified byWafer ManufacturesTop Silicon FilmThickness (m) 210 Note D(F399-88)Note C, E,Must be measured on eachwaferSurface Orientation Note C X-ray Diffraction(F26-87a)Note C, or Certified byWafer ManufacturesResistivity (ohm-cm) Note C F43-93, F84-93,F1527-94Note C, or Certified byWafer ManufacturesConductivity Type Note C F42-93 Note C, or Certified byWafer ManufacturesOxygen Concentration (/cm3) Note C F1188-93a,F1619-95Note C, or Certified byWafer ManufacturesCarbon Concentration (/cm3) Note C F1391-93 Note C, or Certified byWafer ManufacturesSurface Cleanliness: MetalContamination (/cm2)Note A, C AAS, ICP-MS,TXRF (F1526-95),SIMS (F1617-98) Note A, C Surface Cleanliness: ParticleDensity (/wafer)Note A, C Light ScatteringTomography (F1620-96)(SEMI M34) Note A, C Surface Roughness (nm) Note A, C AFM(SEMI M34)Note A, C Carrier Lifetime (sec) Note C -PCD Method(F1535-94)Note C Crystalline Alignment of TopSilicon Film to Base Wafer(Â°)Note C X-ray Diffraction(F847-94)Note C Surface Feature(Haze, Scratch, etc)None F154-94, F523-93, F1726-97 Must be measured on eachwaferOSF Density (/cm2) Note C Optical Metrology(F1727-97)Note C, or Certified byWafer ManufacturesBuried Oxide (BOX)Thickness (m) 0.53 Ellipsometry (F576-95)orReflective Spectroscopy(SEMI M34) Tolerance is Â± 5%;Note C, or Certified byWafer Manufactures

&lt;!-- Page 2 --&gt;

SEMI M41-1101 Â© SEMI2000, 20019 Parameters (Units) Value ASTM Test Method orMeasurement ProcedureAcceptance Location of Bonded Interface Lower Surface, orInside OxideTEM Certified by WaferManufacturesVoid Density (/cm2) None Scanning AcousticTomography, Optical DefectInspection Note C Oxide Defect Density (/cm2) Note C I-V on Capacitor,Cu Decoration(SEMI M34) Note C Dielectric Breakdown Voltage(V)Note C I-V on Capacitor Note C Interface States (/cm2) Note C, H C-V Technique Note CFixed Charge Density (/cm2) Note C, H C-V Technique(F1153-92)Note C Bonding Strength (kg/cm2) Note C Tensile Strength Note C, or Certified byWafer ManufacturesBase Silicon WaferSurface Orientation Note C F26-87a Note CResistivity (ohm-cm) Note C F43-93, F84-93,F1527-94Note C Conductivity Type Note C F42-93 Note CFiducial Axis Orientation(Flat/Notch)Note C F671-90, F1152-93 Note C To-be-bonded SurfaceCleanliness: Metals (/cm2)Note C AAS, ICP-MS,TXRF (F1526-95),SIMS (F1617-98) Note C Back Surface Finish Note C Optical Metrology Note C Table 5 Silicon-on-Insulator (SOI) Specifications for High Voltage (500600V) Power Device Parameters (Units) Value ASTM Test Method orMeasurement ProcedureAcceptance Wafer(Overall)Diameter (mm) 125, 150, 200 F613-93 Note AThickness (m) (Value of regular siliconwafer) + (SOI thickness) +(Box thickness) F533-96, F1530-94 Note A Total Thickness Variation (m) Note C F1530-94 Note CLTV (m) Note C F1530-94 Note CWarp (m) â‰¤ 100 (Note B,C,G) F1390-92 Note C, or Certified byWafer ManufacturesNon-SOI Edge Area (mm) â‰¤ 3 (Note C) Optical Metrology Note C, or Certified byWafer ManufacturesEdge Profile / Edge ProfileSurface FinishNote C F928-93 Note C, or Certified byWafer ManufacturesTop Silicon FilmThickness (m) 317 Note D(F399-88)Note C, E,Must be measured on eachwaferSurface Orientation Note C X-ray Diffraction(F26-87a)Note C, or Certified byWafer Manufactures

&lt;!-- Page 3 --&gt;

SEMI M41-1101 Â© SEMI 2000, 2001 10 Parameters (Units) Value ASTM Test Method orMeasurement ProcedureAcceptance Resistivity (ohm-cm) Note C F43-93, F84-93,F1527-94Note C, or Certified byWafer ManufacturesConductivity Type Note C F42-93 Note C, or Certified byWafer ManufacturesOxygen Concentration (/cm3) Note C F1188-93a,F1619-95Note C, or Certified byWafer ManufacturesCarbon Concentration (/cm3) Note C F1391-93 Note C, or Certified byWafer ManufacturesSurface Cleanliness: MetalContamination (/cm2)Note A, C AAS, ICP-MS,TXRF (F1526-95),SIMS (F1617-98) Note A, C Surface Cleanliness: ParticleDensity (/wafer)Note A, C Light ScatteringTomography (F1620-96)(SEMI M34) Note A, C Surface Roughness (nm) Note A, C AFM(SEMI M34)Note A, C Carrier Lifetime (sec) Note C -PCD Method(F1535-94)Note C Crystalline Alignment of TopSilicon Film to Base Wafer (o )Note C X-ray Diffraction(F847-94)Note C Surface Feature(Haze, Scratch, etc)None F154-94, F523-93, F1726-97Must be measured on eachwaferOSF Density (/cm2) Note C Optical Metrology(F1727-97)Note C, or Certified byWafer ManufacturesBuried Oxide (BOX)Thickness (m) 35 Ellipsometry (F576-95)orReflective Spectroscopy(SEMI M34) Tolerance is Â± 5%;Note C, or Certified byWafer Manufactures Location of Bonded Interface Inside Oxide(Lower Surface)TEM Certified by WaferManufacturesVoid Density (/cm2) None Scanning AcousticTomography, Optical DefectInspection Note C Oxide Defect Density (/cm2) Note C I-V on Capacitor,Cu Decoration(SEMI M34) Note C Dielectric Breakdown Voltage(V)Note C I-V on Capacitor Note C Interface States (/cm2) Note C, H CV Technique Note CFixed Charge Density (/cm2) Note C, H CV Technique (F1153-92) Note CBonding Strength (kg/cm2) Note C Tensile Strength Note C, or Certified byWafer ManufacturesBase Silicon WaferSurface Orientation Note C F26-87a Note CResistivity (ohm-cm) Note C F43-93, F84-93, F1527-94 Note CConductivity Type Note C F42-93 Note CFiducial Axis Orientation(Flat/Notch)Note C F671-90, F1152-93 Note C

&lt;!-- Page 4 --&gt;

SEMI M41-1101 Â© SEMI2000, 200111 Parameters (Units) Value ASTM Test Method orMeasurement ProcedureAcceptance To-be-bonded SurfaceCleanliness: Metals (/cm2)Note C AAS, ICP-MS,TXRF (F1526-95),SIMS (F1617-98) Note C Back Surface Finish Note C Optical Metrology Note CNote A: Same as the standard of regular silicon waferNote B: The value is of 150 mm wafers, and is determined according to wafer diameter.Note C: To be determined by negotiation between wafer users and suppliersNote D: Reflective spectroscopy or FT-IR is recommended for top silicon film of less than several m (about 7 m), and FT-IR for top siliconfilm of more than several m (about 7 m).Note E: Tolerance of Â± 0.5 m is recommended for top silicon film of less than several m (about 7 m), and Â± 1.0 m for top silicon film ofmore than several m (about 7 m).Note F: The value is without the compensation method by backside oxide.Note G: The value is with the compensation method by backside oxide.Note H: This item can be neglected if the bonding interface is between BOX and base wafer. 7 Sampling Plan7.1 Unless otherwise specified, ASTM Practice E 122shall be used. When so specified, appropriate samplesizes shall be selected from each lot in accordance withANSI/ASQC Z1.4. Each quality characteristic shall beassigned an acceptable quality level (AQL) of lottolerance percent defective (LTPD) value in accordancewith ANSI/ASQC Z1.4 definitions for critical, major,and minor classifications. If desired and so specified inthe contact or order, each of these classifications mayalternatively be assigned cumulative AQL or LTPDvalues. Inspection levels shall be agreed upon betweenthe users and the suppliers. 8 Test Methods - DimensionsNOTE 3: Detailed test procedures of each item should bedetermined between the users and the suppliers.8.1 Thickness of Top Silicon Film  The followingtwo methods are available for thickness measurement.8.1.1 Reflective Spectroscopy  The light of visualwavelength (400800 nm) is introduced into top siliconfilm by varying its wavelength continuously, and thenthe reflective spectra is measured. When the light isintroduced into multi-layers of SOI wafers, reflectionoccurs on the surface of top silicon film and the frontand backside of BOX. In such a case, the phase varies.The final intensities of the light that reflects from topsilicon film surface are the sum of the intensity of lightthat reflects from each layer. The thickness of topsilicon film and BOX makes optical path difference andthen results in phase difference that is dependent on itswave length. The reflective light intensities, dependingon its wavelength, are measured. The reflective spectraare defined as the ratio of reflective light intensity toincident intensity. This spectra curve varies by thethickness of top silicon film and BOX. The top siliconfilm thickness is derived from the obtained spectracurve by approximate calculation based on simulation or by comparing with the database.8.1.1.1 Reference: J.-P. Colinge, Silicon-On-InsulatorTechnology, Kluwer Academic Publisher, 1991.NOTE 4: Thickness of top silicon film and BOX layer arelimited to measure because of using visual light.Example: Nanospec/AFT model : 210LCW, SP-FSC15Top silicon film thickness: 0.0115 mBOX thickness: 0.0043 mNOTE 5: Optical constant is already known in each ofmultilayers, and it should be constant in the whole layer.8.1.2 FT-IR (Fourier Transform Infra-Red Spectro-metry)  The reflectance spectrum of the specimen,which exhibits successive maxima and minimacharacteristics of optical interference phenomena, ismeasured as a function of wavelength using an infraredspectrophotometer. These maxima and minima areobserved when the optical path lengths of the infraredbeam, reflected from both the top silicon film surfaceand the top silicon filmburied oxide interface, differby an integral number of half wavelengths.Consequently, the thickness of top silicon film iscalculated using the wavelength of the extrememaximum and minimum in reflectance spectrum, therefractive index of Silicon and Silicon dioxide, and theangle of incidence of the infrared beam upon the SOIwafer.Reference: F95  Standard Test Method for Thicknessof Lightly Doped Silicon Epitaxial Layers on HeavilyDoped Silicon Substrates Using an Infrared DispersiveSpectrophotometer8.1.3 Definition of top silicon film thickness tolerance Thickness tolerance is defined below.8.1.3.1 After top silicon film thickness is measured atpredetermined number of points within an SOI wafer,the maximum and the minimum values are chosen, andthen the tolerance is defined as;

&lt;!-- Page 5 --&gt;

SEMI M41-1101 Â© SEMI 2000, 2001 12 Tolerance = Maximum value  Minimum valueNOTE 6: The location and numbers of measuring pointsshould be determined between users and suppliers.8.1.3.2 In case of multi-points measurements (ex. afew hundreds) within an SOI wafer, the tolerance isdefined as;Tolerance = 3 (3 times of the standard deviation)8.1.3.3 Measurement exclusion area such as waferedge should be determined between users and suppliers.NOTE 7: Recommendable metrologya) Reflective spectroscopy or FT-IR is recommended for top silicon film of less than several m (about 7 m), and FT-IR for top silicon film of more than several m(about 7 m)b) Tolerance is defined as the difference between themaximum and the minimum value after measuring several(ex. 9) points.c) It is not necessary to measure the BOX thickness of SOIwafer after bonding. It is OK to measure it before waferbonding.d) In case of the above 1) ~ 3), the number of measurementpoints and their location should be specified in case of severalpoints measuring, and the measurement exclusion area shouldbe specified in case of multi-points measuring.8.2 Crystal Defect of Top Silicon Film8.2.1 OSF (Oxidation induced Stacking Fault)  Thistechnique is applicable to the top silicon film of thickerthan 1.5 m. OSF density is measured by preferentialchemical etching and microscopic observation.Preparation of samples and measurement of OSFdensity are as follows:8.2.1.1 Sample Preparation  SOI wafers are oxidizedat 1,100Â°C, 1 h, in H 2 / O ambient after the SC-1 andSC-2 cleaning. Oxide is removed by ca. 25 % HF andthen the SOI wafers are preferentially etched by 1 m,applying JIS H 0609:1994(B), and then rinsedthoroughly in distilled water and blown dry. JIS H0609 defines the chromium-free preferential solution,which is composed of HF, HNO 3, CH 3COOH and H 2O.8.2.1.2 Measurement of OSF Density  Samples areexamined by an optical microscope. The samplesurface is observed by magnification of 200 X, andOSF is counted on SOI wafer within the scope alongthe two lines, which are parallel and perpendicular tothe orientation flat (so called cross scanning). OSFdensity is calculated from the count number andscanning area.8.3 Buried Oxide Defect8.3.1 Cu Decoration Method  In case of Bonded SOI, the buried oxide is usually formed by thermaloxidation. Therefore, the defect of buried oxide istaken into consideration only for the thin oxide cases.Buried oxide defect such as pinholes can be evaluatedby Cu decoration method. This method has beenapplied to the buried oxide film of less than 400 nmthickness. Sample preparation and Cu decoration areconducted by the following procedure. The top siliconfilm on the buried oxide is removed by KOH solution,and then cleaned and rinsed. The sample is set on agold-plated brass (Cathode) in the methanol solution.On the other side, a copper plate (Anode) is placed 5mm above the sample surface. Positive constant bias of13 MV/cm (ex. 40120 V for 400 nm oxide) is appliedto the copper plate for 5 minutes. Small leakage currentpasses through the buried oxide defect, andconsequently copper precipitates on the defects.Typical allowable defect density is &lt; 0.1/cm2.8.4 Metal Contamination8.4.1 The surface metal contamination can bemeasured by TXRF, AAS and ICP-MS methods.8.4.2 TXRF (Total X-Ray Fluorescence)  Total X-rayFluorescence uses a low angle incident, and a tightlycollimated X-ray beam excites the characteristic X-raysfrom impurity atoms near the sample surface. Usually,the angle of X-ray incident is less than 0.1 degree. Theelement identification and the amount of the elementcan be obtained by measuring energy and intensities offluorescence X-ray. The instrument provides a map ofimpurity element distribution. The surface metalcontamination (typically from Na to Zn) shall be lessthan 10 11 cm-2 in total.NOTE 8: This TXRF method is conveniently used to detectthe metals on the SOI wafer surface.8.4.3 AAS (Atomic Absorption Spectrophotometry) The elemental characteristic absorption of the atom ismeasured by introducing sample solution as aerosolinto the flame and then spectral absorption through theflame from the light source is detected by thespectroscope. The flameless method, superior to theflame method in the sensitivity, is now broadly used.8.4.3.1 Sample Preparation  Careful samplepreparation is necessary for the precise measurement.SOI wafer surface is exposed to HF vapor, and themetals on the surface are collected as droplet. Toimprove the sensitivity, the volume of collectivesolution should be as tiny as possible and the HF dropsare rolled all over the surface in collective operation. Incase of precious metals, it is better to use other kinds ofcollective solutions instead, since they are not dissolvedor collected by HF solution itself.

&lt;!-- Page 6 --&gt;

SEMI M41-1101 Â© SEMI2000, 200113 Examples:For Cu; HF-H2 O 2 (HF : H 2 O 2: H 2 O = 1 : 17 : 82)For Au and Pt; aqua regia (HNO 3 : HCl = 1 : 3)8.4.4 ICP-MS (Inductively Coupled Plasma MassSpectrometry)  ICP-MS is composed of ICP(Inductively Coupled Plasma) part as an ion source andMS (Mass Spectrometer) part, which measures the ionsgenerated at ICP part. Usually, sample solution isvaporized in the nebulizer and then finally introducedinto Argon plasma in the silica tube called torchthrough the spray chamber. The sample is decomposed,evaporated, atomized and then ionized in the Argonplasma. Except for few atoms that have relatively highionization potential, most of the elements (&gt; 90%) canbe ionized. Ions are identified and measured in amountby the mass spectrometer.8.4.4.1 Sample Preparation  The same method asAAS method is applicable. In case of quantitativemeasurement of Fe, since its mass weight is close tothat of ArO +, it is necessary to pay attention to thedegradation of detection sensitivity.8.5 Particle Density (LPD : Light Point Defect )8.5.1 Light Scattering Tomography  The particlelarger than 0.2 m on the thick SOI wafers is countedby Automated particle counter. The particles in theorder of 0.1 m can be detected if top silicon film issufficiently thick.8.5.2 Principle of measurement  By scanning thelaser beam on the wafer surface, the light scattered bythe particles on the wafer is detected. The scatteredlight and the noise from the wafer surface is detected asa direct current, on the other hand, the scattered light bythe particles can be detected as pulse components. Theparticle size can be calibrated with standard polystyrenelatex spheres. Multi-layers of SOI wafers usually havescattering noise from the layer interface. In case of lessthan 1 m of the top silicon film thickness, it isnecessary to reduce incident angle of the laser beam toincrease the reflective component from the surface. Forexample, S/N ratio is improved when using S-polarizedlight of 10 degree incident, 85% of its component isreflected from silicon surface.NOTE 9: In case of SOI wafer (Thickness &gt; 1 m)Particle counter with a vertical incident laser, which is thesame one used for the bulk wafer, is applied. It should benoted that bypass filter to erase the interference signals due tothickness dispersion, and adjustment of photo-multipliersensitivity are necessary. By this technique, it is capable ofdetecting particles (&gt; 0.1m) as much as on the bulk wafer.NOTE 10: In case of SOI wafer (Thickness &lt; 0.5 m) It is recommended to use S - polarized light or normal lightwith low incident angle because of high scattering noise.However, the adjustment of photo-multiplier sensitivity isnecessary to reduce the noise component. The sensitivitydepends on the magnitude of the noise and it is usuallypossible to detect particles of around more than 0.5m (inbulk wafer, &gt; 0.2 m).8.5.3 Visual Inspection  SOI wafer can be visuallyinspected in accordance with ASTM F523. Theautomatic inspection equipment is also used whenavailable. For visual inspection, the collimated highintensity bright light (ex. 500,000 lux) is used. Underusing this light, SOI wafer is inspected for haze, slip,scratches, chips, cracks, pits, dimples, mound, orangepeel, LPD and contamination.8.6 Surface Roughness8.6.1 AFM (Atomic Force Microscope)  Bycontacting the probe equipped with the cantilever ontothe wafer surface of the sample, and by scanning thecantilever and detecting the variation by i.e., opticalmethod, the roughness information is obtained.NOTE 11: It is expected to set the observation area as &gt; 20m  20 m to increase reliability of the data.NOTE 12: Height calibration of concave and convex: Refer toUC standard (Calibration method of 1 m order height inAFM, \[Ultra Clean Technology, Vol. 7, No. 2, pp. 43,1995\]).8.7 Inclusions8.7.1 In bonded SOI wafer, there exists thecontaminants at the bonding Si/SiO2 or SiO 2/SiO 2interface such as particles, metals, boron, andhydrocarbon. Here, inclusions means the contaminants.Although there has been no report on the influence ofcontaminants to the device characteristics, theimprovement of the contamination level is required.8.8 Void8.8.1 Scanning Acoustic Topography  The void canbe detected by means of the traveling time difference ofthe acoustic waves. The void mapping can be made byscanning an ultrasonic wave and detecting the reflectingwave from the both surfaces of the void. Measuring inwater improves the resolving power of location sincethe ultrasonic wave can be tightened by acoustic lenses.NOTE 13: It is not suitable to measure SOI wafer that is notbonded firmly because measurement is conducted in water.NOTE 14: It is not suitable to measure top silicon film (&lt; 7m) because it is impossible to separate reflective waves bothfrom top silicon film surface and the bonding interface.NOTE 15: Detectable void gap depends on acoustic wavefrequency. Detectable void diameter depends on the size ofthe acoustic source and the receiver. For example, if using 75

&lt;!-- Page 7 --&gt;

SEMI M41-1101 Â© SEMI 2000, 2001 14 MHz frequency, 5 nm void gap and 50 m void diameter canbe detected.NOTE 16: Void is defined as empty space that is due to theimperfect bonding at Si/SiO2 and SiO2/ SiO2 interface. Thisvoid should be discriminated from the splitting at bondingstrength test.NOTE 17: Void can be only evaluated during SOI waferprocessing, not at the shipping. 8.9 Bonding Strength8.9.1 Tensile Testing Method  Bonding strength isdefined and evaluated by tensile strength (kgf/cm2)which is needed to split the bonding interface vertically.Details of the test structure and the test method shouldbe determined by negotiation between wafer users andwafer suppliers. Table 6 Test Summary Table Parameter Reference MethodWafer Diameter F613-93 Optical ComparatorWafer Thickness F533-96, F1530-94 Thick. Gage, Auto. Noncontact Scan.Total Thickness VariationLTVF1530-94 Automated Noncontact Scanning Warp F1390-92 Automated Noncontact ScanningCrystal OrientationTop Silicon Film (SOI)Base Wafer F26-87a (1993) X-ray Diffraction Substrate Type / Dopant F42-93 Hot-Probe (Test Method A)Substrate Resistivity F43-93, F84-93, F1527-94 4 Point ProbeSubstrate RRG F81-95 4 Point ProbeTop Si Film Thickness Section 8.1 Reflective Spectroscopy or FTIRCrystal Defect (OSF) Section 8.2, (JIS H 0609 :1994 B) Cr-free Etch / Optical MicroscopyBuried Ox defects Section 8.3, (SEMI M34) (a) Cu Decoration, (b) BOX CapacitorMetal Contamination(per unit area)Section 8.4, (F1526-95) TXRF, AAS/ICP-MS Particle Density ( LPD ) Section 8.5 (F1620-96) Light Scattering Tomography( Automated Particle Counter )Haze F523-93 (see NOTE 1), F154-94 Visual InspectionSlip F523-93 (see NOTE 1), F154-94 Visual InspectionScratches F523-93 (see NOTE 1), F154-94 Visual InspectionChips / Cracks F523-93 (see NOTE 1), F154-94 Visual InspectionPits and Dimples F523-93 (see NOTE 1), F154-94 Visual InspectionMounds F523-93 (see NOTE 1), F154-94 Visual InspectionOrange peel F523-93 (see NOTE 1), F154-94 Visual InspectionParticle Density ( LPD ) F523-93 (see NOTE 1), F154-94 Visual InspectionContamination ( Both Side ) F523-93 (see NOTE 1), F154-94 Visual InspectionSurface Roughness Section 8.6 AFMInclusions Section 8.7 SIMSVoids Section 8.8 Scanning Acoustic TomographyBonding Strength Section 8.9 Tensile StrengthNOTE 1: Users and suppliers may agree on the non-SOI edge area for these specifications. For example the area within 6 mm proximity of thewafer edge may be excluded.

&lt;!-- Page 8 --&gt;

SEMI M41-1101 Â© SEMI2000, 200115 Table 7 Example: Soi Wafer Surface Visual Inspection Criteria Criterion Items Allowed Quantity ( Per 150 mm Wafer ) DescriptionHaze NONESlip &lt; 42 mm width and &lt; 15 mm lengthScratches NONEChips / Cracks &lt; 3 for @ 0.5 mm circumferential x 0.3 mm length Edge : Base WaferPits and Dimples NONEParticle Density ( LPD ) &lt; 30 for @ &gt; 0.2 m &lt;0.17 / cm2 for 150 mm WaferContamination NONE Both Surface and BacksideNOTE 1: The surface visual inspection is conducted under the collimated bright light.NOTE 2: Non-SOI edge area (E.E. ) of 6 mm is applied to the criterion items except for edge chips/cracks.NOTE 3: The whole wafer (Top silicon film and Base wafer) is inspected except for edge chips/cracks. Table 8 Soi Electrical Parameters Parameters Reference Value MethodPhoto-conductivity Lifetime Section 9.1 To be determined -PCDBOX Breakdown Section 9.2 To be determined I-VBOX Charge Section 9.3 To be determined C-VBOX Surface States Section 9.4 To be determined C-VDoping DensityTop silicon film, Base waferSection 9.5 To be determined SIMS or 4 pt. probe 9 Electrical Parameters9.1 Photo-conductivity Lifetime9.1.1 Test Method: -PCD method9.1.1.1 Excess carriers that are created in the wafer by a light pulse increases the conductivity of the sample. Whenthe light is turned off, the conductivity is decreased by the carrier recombination. This phenom-enon is monitoredby means of microwave reflectance. The microwave detects an exponential decay in conduc-tivity, from which adecay constant is determined.9.1.2 The effective recombination lifetime eff is given by the following expression:1/eff = 1/B + 1/(S + D )S = d/(SSi/Box + S Si), D = d/2DWhere B is bulk recombination lifetime, S is surface recombination lifetime, D is diffusion lifetime, SSi/Box isrecombination velocity at the Box interface, SSi is recombination velocity at the silicon surface, D is diffusioncoefficient and d is top silicon film thickness.9.1.3 The wavelength of the light has to be selected, depending on the top silicon film thickness (see Table 9).9.2 Box Breakdown Voltage9.2.1 Test Structure  Box capacitor having an area (Ex. 1 cm2).9.2.2 Test Method: Staircase I-V Measurement  Voltage is stepwise increased in one-volt increments from zero tothe (+/-) specified voltage. Details of the test structure and the test method are determined by negotiation betweenwafer users and wafer suppliers.9.3 Box Charge9.3.1 Test Structure  Box capacitor having an area (Ex. 1 cm2).

&lt;!-- Page 9 --&gt;

SEMI M41-1101 Â© SEMI 2000, 2001 16 9.3.2 Test method  MOS high-frequency C-V measurement of a Box capacitor normally yields a flat bandvoltage. Details of the test structure and the test method are determined by negotiation between wafer users andwafer suppliers.9.4 Buried Oxide Fast Interfaces State Density9.4.1 Test Structure  Box capacitor having an area. (Ex. 1 cm2)9.4.2 Test Method  High-Low Frequency MOS C-V.9.4.3 If care is taken in their fabrication to minimize oxide surface damage and contamination during siliconetching, good quality quasi-static MOS C-V curves can be measured. From comparison of high and low frequencyC-V curves, midgap interface state density can be determined. Details of the test structure and the test method aredetermined by negotiation between wafer users and wafer suppliers.9.5 Doping Density9.5.1 Test Method  SIMS9.5.1.1 Be careful of electrical charging up of test pieces due to the existence of BOX, the difference of detectingsensitivity between silicon and silicon dioxide, and the existence of disturbance ions such as Si30H 1 in case of P 31measurement.Table 9 Relationship Between Wavelength of the Light and Penetration DepthWavelength \[nm\] 450 532 635 670 780 820 850Depth \[m\] ~ 0.8 ~ 1.4 ~ 3.0 ~ 4.0 ~ 10.0 ~ 14.0 ~ 18.0 9.5.2 Test Method  Four point probe9.5.2.1 By contacting the equally spaced four point probes with a wafer and by supplying current between the outertwo probes, the voltage difference between the inner two probes is measured. The silicon resistivity  is determinedby the following equation (JIS H0602):= V/ln2Id\[Î©cm\] if probe interval &gt;&gt; top silicon film thickness: d9.5.3 The specific test method should be determined between wafer users and wafer suppliers. 10 Packing and Marking10.1 Special packing requirements shall be subject to agreement between the users and the suppliers. Otherwise allwafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches and contamination,and in accordance with the best industry practices to provide sample protection against damage during shipment.10.2 The wafer supplied under these specifications shall be identified by appropriately labeling on the outside ofeach box or other container and each subdivision thereof in which it may be reasonably expected that the wafers willbe stored prior to further processing. Identification marks, codes, symbols and content shall be agreed upon betweenusers and suppliers. NOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 10 --&gt;

SEMI M42-1000 Â© SEMI 20001 SEMI M42-1000SPECIFICATION FOR COMPOUND SEMICONDUCTOR EPITAXIALWAFERS This specification was technically approved by the Global Compound Semiconductor Committee and is thedirect responsibility of the North American Compound Semiconductor Committee. Current edition approvedby the North American Regional Standards Committee on August 28, 2000. Initially available atwww.semi.org September 2000; to be published October 2000. 1 Purpose1.1 Compound semiconductor epi taxial layers havebeen extensively used for many years as the basis ofhigh speed electronics and optoelectronic devices.There are suppliers of epitaxial layers who will growmaterial to the customers specification. There is aneed to define standardized descriptive terms, toleranceschedules and recommended test methods to reduceambiguity in the interpretation of specifications forsuch wafers. Special emphasis is placed on thedefinitions pertaining to uniformity. This proposeddocument addresses only the basic requirements.Further clarification may be required between supplierand purchaser for the particular layers required. 2 Scope2.1 These specifications cover the requirements forepitaxial layers of the generic composition Aa B bCc ...N ngrown on monocrystalline wafers of GaAs or InP (othersubstrates may be considered where appropriatedocuments exist to describe the specification of thesubstrate). This document may only cover a portion ofthe properties considered to be part of the purchasespecification.2.2 This specification does not pur port to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this specification toestablish appropriate safety and health practices anddetermine the applicability of regulatory limitationsprior to use. 3 Referenced Standards3.1 SEMI StandardSEMI M1  Specifications for PolishedMonocrystalline Silicon Wafers 3.2 ASTM Test Methods 1ASTM F76  Standard Test Methods for MeasuringResistivity and Hall Coefficient and Determining HallMobility in Single-Crystal Semiconductors. 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, PA 19428-2959 ASTM F673  Standard Test Methods for MeasuringResistivity of Semiconductor Slices or Sheet Resistanceof Semiconductor Films with a Noncontact EddyCurrent Gage. 3.3 DIN Standard2DIN 50447  Contactless Determination of theElectrical Sheet Resistance of Semiconductor Layerswith the Eddy Current Method 4 Terminology4.1 epitaxy  the growth of a sing le crystal layer on asubstrate of the same material, homoepitaxy; or on asubstrate of different material with compatible crystalstructure, heteroepitaxy4.2 fixed quality area (FQA)  (r efer to Figure 1 ofSEMI M1) the central area of the wafer surface, definedby a nominal edge exclusion, X, over which thespecified values of a parameter apply.4.3 mismatch  the ratio, mc , defi ned by the latticeconstant of the epitaxial layer perpendicular to thesurface, c, minus that of the substrate, a o divided by thesubstrate lattice constant.mc = (c  a o)/a o4.4 mole fraction  the normalize d fraction of aparticular element occupying the same lattice site in acompound. E.g. in the compound Aa B bCc D d, a, b, c andd are the mole fractions of the elements A, B, C and Drespectively. If, in this example, A and B share thesame lattice site, and C and D share the other latticesite, then by definition the sum of a and b, and the sumof c and d each must be 1.4.5 graded layer  a layer whose properties varysmoothly in the direction perpendicular to the surface.The properties of a graded layer are specified in termsof the parameters at the top (last to grow surface) andbottom (first to grow surface) of the layer and unlessotherwise specified, are expected to vary linearlybetween these two end values. 2 Deutsches Institut fr Normung e.V., available from Beuth VerlagGmbH, Burggrafenstrasse 4-10, D-10787 Berlin, Germany

&lt;!-- Page 11 --&gt;

SEMI M42-1000 Â© SEMI 2000 2 5 Wafer Ordering Informatio n5.1 Purchase orders for epitaxial la yers must includethe following items:5.1.1 The substrate (as described by the relevant SEMIStandard).5.1.2 The epitaxy growth method.5.1.3 The nominal edge exclusion u sed to define theFQA.5.1.4 The composition of each layer in terms of molefraction(s) and a description of the test method used tomeasure it and/or calibrate the growth conditions of thatlayer. Note that in the case of a ternary compound, thepurchaser may require that the specification formismatch or bandgap energy take precedence over thatfor nominal composition. Similarly in the case of aquaternary compound, a specification of mismatch andbandgap energy may be preferred. This is because themismatch and bandgap energy, which depend on thecomposition, are often easier to measure than thecomposition directly.5.1.5 The thickness of each layer an d a description ofthe test method used to measure it and/or calibrate thegrowth conditions of that layer.5.1.6 The dopant used for each layer .5.1.7 The carrier concentration of ea ch layer and adescription of the test method used to measure it and/orcalibrate the growth conditions of that layer. In thecase of layers with significant interface or surfacedepletion, the carrier concentration refers to the valuethat would be observed in thicker layers, once theappropriate correction is applied for interface andsurface depletion effects. 5.1.8 Optional Criteria  The follo wing items mayalso be specified in addition to those listed above.5.1.8.1 The mobility of each layer.5.1.8.2 The sheet resistance of the epi taxial layers.5.1.8.3 The mismatch for each layer. The test methodmust be described.5.1.8.4 The bandgap energy for each l ayer. The testmethod must be described.5.1.8.5 The sheet carrier concentration and mobility ofthe whole structure. This is relevant to those structureswhere the carriers are expected to redistribute to anadjacent material or interface.5.1.8.6 The surface defect density.5.1.8.7 The end values and thickness o f each gradedlayer.5.1.8.8 The surface roughness. The tes t method mustbe described.5.1.8.9 The growth and test methods o f a calibrationstructure along with a schedule for the growth of such astructure. 6 Tolerance Requirements6.1 The tolerance requirements for the specifiedparameter, unless otherwise agreed to between thesupplier and purchaser, are as in Table 1. Tolerance isdefined as the allowed range of values permissiblewithin the FQA and includes variations due to non-uniformity and deviation from the customers targetvalue. The measurement point schedule (map ofmeasurement points) should be agreed upon betweenthe supplier and purchaser. Three classifications aregiven for products of varying control needs. Table 1 Parameter and Tolerance Requirements Parameter Tolerance A Tolerance B Tolerance Ccomposition\[mole fraction (s)\] Â± 0.05 Â± 0.01 Â± 0.005thickness\[percent of nominal\] Â± 20% Â± 10% Â± 5%carrier concentration\[percent of nominal\] Â± 20% Â± 10% Â± 5%sheet resistance\[percent of nominal\] Â± 20% Â± 10% Â± 5%

&lt;!-- Page 12 --&gt;

SEMI M42-1000 Â© SEMI 20003 Table 2 Parameter and Recommended Measurement Technique Parameter Technique Test Methodcomposition infer from bandgap energy measured byphotoluminescence, or photo reflectanceand/or from mismatch measured by high resolution X-raydiffractometry under development none as yet thickness cleaved cross sections measured by optical or scanningelectron microscopyand/or profilometry of selectively etched layers needs revision none as yetcarrier concentration Hall effector C-V profiling (electrochemical or mercury probe)ASTM F 76- needs revisionnone as yetsheet resistance Van der Pauw techniqueand/or eddy currentASTM F 76ASTM F 673 or DIN 50447mobility Hall effect ASTM F 76 7 Test Methods7.1 Measurements shall be carried out according to themethods outlined in Table 2. Where no methods arespecified, or where choices are given, the supplier andpurchaser shall agree in advance on the means formaking the measurement.7.2 Given the state of developmen t for therecommended test methods and the lack of standardreference materials, it is advisable that the vendor andpurchaser exchange samples to cross calibrate theirmeasurement instruments and procedures. 8 Marking8.1 In addition to the requirements set out in thespecification for the substrates, a unique numbertraceable to the growth run shall be identified on thesuppliers certificate. 9 Certification9.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.9.2 The user and supplier may agr ee that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 7; however, if the userperforms the test and the material fails to meet therequirement, the material may be subject to rejection. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standard setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 13 --&gt;

SEMI M43-0301 Â© SEMI 20011 SEMI M43-0301GUIDE FOR REPORTING WAFER NANOTOPOGRAPHY This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibilityof the North American Silicon Wafer Committee. Current edition approved by the North American RegionalStandards Committee on November 22, 2000. Initially available at www.semi.org December 2000; to bepublished March 2001. 1 Purpose1.1 This guide provides a framewo rk for reporting ofnanotopography surface features on silicon wafers. 2 Scope2.1 This guide addresses reporting the characterizationof nanotopography surface features found on wafersurfaces. Nanotopography is the non-planar deviationof the whole front wafer surface within a spatialwavelength range of approximately 0.2 to 20 mm andwithin the fixed quality area (FQA). Typical examplesinclude dips, bumps or waves on the wafer surface thatvary in peak to valley height from a few nanometers toa several hundred nanometers.2.2 This guide provides a framewo rk for communi-cating specific values limiting feature levels and/ordensities as agreed upon between suppliers and users.2.2.1 Discussion  Nanotopograph y measurementshave not been needed for 0.25 m generation devices,but are expected to be required for smaller feature sizesto meet CMP requirements. Nanotopography on a wafersurface prior to CMP processes can result in variationsin post-CMP dielectric thickness with potential negativeconsequences for circuit performance and yield;features as small as 20 nm (peak to valley) can result inpost CMP discoloration of dielectrics as a result of localthickness variation of the remaining dielectric 11. Heightvariations over specified distances (determined by CMPissues and/or lithography systems) need to be properlycontrolled to assure that wafers are acceptable forselected process steps. In the case of CMP, the issue iscontrol of film thickness variation introduced bynanotopography. The metrology industry is buildingtools that will measure and map surface features atnanotopography amplitudes and spatial wavelengths.Nanotopography features are characterized by theirheight variation within an area, and are discriminatedfrom other features of similar height by their spatialwavelength range.2.3 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establish 1 K. V. Ravi, Wafer Flatness Requirements for FutureTechnologies, Future Fab International, July 1999. appropriate safety health practices and determine theapplicability or regulatory limitations prior to use. 3 Limitations3.1 The reported surface features w ill be influenced bylimitations and parameters of the measurement tool.These include:3.1.1 The finite surface spatial band width of the tooland the applied filtering will prevent surface variationsoutside the bandwidth of operation from beingmeasured. Also, the finite bandwidth of filteringproduces non-physical artifacts that may be apparent inregions where the power in the rejected bands is high.3.1.2 Bandwidth edges are not alwa ys well defined.Measurement results do not always agree well betweensystems, because different tool designs employ differ-ent geometries and operate them over different spatialbandwidths.3.1.3 All surface profiling measurem ent systems havea minimum height variation sensitivity that will distortsignals near the noise floor.3.1.4 The reported shape of some fe atures may alsodepend on the pixel grid orientation employed by theinstrument.3.1.5 The pixel size and sampled are a will affect thebandwidth limits.3.2 Reported profiles also vary wi th interactionsbetween wafer and tool. These limitations include:3.2.1 Measurements made near the w afer edge mayresult in false readings. Under certain conditions, thismay cause incorrect height measurement within theFQA.3.2.2 Closely spaced features may b e counted as asingle feature, or as no feature, if the pixel size is largerthan the feature, or is larger than the spacing betweenfeatures. Reported features may result from thecombination of the actual surface features, the mannerin which the wafer is chucked, or be caused by particlestrapped between the wafer back surface and the chuck.3.2.3 High-pass (spatial frequency) filtering istypically used with these measurements to remove the(long-spatial wavelength) effects of wafer shape (such

&lt;!-- Page 14 --&gt;

SEMI M43-0301 Â© SEMI 2001 2 as bow, warp and sori). This filtering may affect thereported results.3.3 Nanotopography characterizat ion does not includemicroroughness, which applies to a shorter spatialwavelength range.3.4 The location of defective areas as calculated insection 6 may not coincide with the location of thesurface features that lead to those values. This maycause lack of spatial correlation between reporteddefective areas and device process defect areas.3.5 The height map used to create n anotopographyreports may be affected by wafer shape andmeasurement chuck effects. 4 Referenced Standards4.1 SEMI StandardsSEMI M1  Specification for MonocrystallinePolished Silicon WafersNOTE 1: As listed or revised, all documents cited shall be thelatest publications of adopted standards. 5 Terminology5.1 fixed quality area (FQA) \[SEM I M1\]  thecentral area of a wafer surface, defined by a nominaledge exclusion, X over which the specified values of aparameter apply.Discussion: The boundary of the FQA is at all pointsthe distance X away from the periphery of a wafer ofnominal dimensions. (See Figure 1). The size of theFQA is independent of the wafer diameter and flatlength tolerances. For the purpose of defining the FQA,the wafer periphery at locations with notch fiducials isassumed to follow the circumference of a circle withdiameter equal to the nominal wafer diameter. 5.2 nanotopography, of a wafer su rface  the non-planar deviation of a surface within a spatialwavelength range of approximately 0.2 to 20 mm.5.3 nanotopology, of a wafer surfa ce  seenanotopography.5.4 roughness \[SEMI M1\]  the m ore narrowlyspaced components of surface texture.Discussion: These components are considered withindefined limits of spatial wavelength (or frequency). 5.5 spatial wavelength  the spac ing betweenadjacent peaks of a purely sinusoidal profile. 6 Measurements6.1 The height map is obtained fro m a front-surface measurement. An explicit reference plane is not usedfor calculating and assigning values.NOTE 2: Other methods of analyzing nanotopography mayrequire the use of an explicit reference plane. 6.2 The high-pass filter removes lo ng spatialwavelength wafer tilt and topography effects,effectively creating a global reference surface.6.3 Calculation  The calculation determines thepeak to valley height (P-V) variation among the pixelsincluded in the analysis area, and assigns that variationin nanometers to the center of the analysis area. Thecalculation is performed for every analysis area withinthe FQA of the wafer. These calculations may berepeated for analysis areas of different dimension D.NOTE 3: This calculation describes the full-analysis areamethod. There is another calculation, the partial analysisarea method, where the calculation is performed for everyanalysis area whose center pixel is within the FQA of thewafer. The partial analysis area method, not defined in thisdocument, is being addressed by SEMI for inclusion in astandard. 6.4 The following measurement el ements should bereported:6.4.1 Filteringa) Spatial cutoff of high pass filterb) Type of Filterc) Pixel spacingFiltering is used to remove long wavelength shapecomponents from the raw height data. 6.4.2 Analysis Area  Specify this analysis areas:a) Shape, e.g., square, circle, andb) Dimension D of the analysis areaAn analysis area contains a pixel at its center (Figure1). The pixels within the surrounding analysis area ofdimension D, and within the FQA, are used to deter-mine the value assigned to the center pixel location. 6.4.3 Data Report  Report one or more of thefollowing:6.4.3.1 Statistical Representation by T hreshold Curve Plot, for each D, % area vs. threshold T, innanometers, where % area is the ratio ofa) the number of analysis areas whose assigned value(calculated per Section 6.3) exceeds the thresholdT, tob) the number of pixels within the FQA.The ratio is expressed as a percentage.

&lt;!-- Page 15 --&gt;

SEMI M43-0301 Â© SEMI 20013 6.4.3.2 Tabular Representation by % A rea Sorted  Specify a threshold T for each D and report the % area.6.4.3.3 Tabular Representation by Thr eshold  Specify a % area for each D and report the Threshold, T.6.4.3.4 Spatial Representation by Heig ht Map  Generate a whole wafer height map of the surface.6.4.3.5 Spatial Representation by Defe ct Map  Generate a whole wafer height map of the surface. Analysis areaswhose assigned values (calculated per Section 6.3) exceed the threshold in Section 6.4.3.2 are flagged for each D.6.4.3.6 Spatial Representation by PV Analysis Map  Generate a whole wafer map of the values assigned inSection 6.3. Pixel grid center linesCenter pixel, included Included pixelsIncluded pixels, square D Pixel grid center linesCenter pixel, included Included pixelsIncluded pixels, square D Figure 1The Analysis Area Of Dimension D, Center And Included Pixels Are Indicated NOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility.

&lt;!-- Page 16 --&gt;

SEMI M43-0301 Â© SEMI 2001 4 RELATED INFORMATION 1 NOTE: This related information is not an official part of SEMI M43 and is not intended to modify or supercede the proposedstandard. It is provided for information purposes. The proposed standard should be referred to in all cases.R1-1 SEMI M43 describes reporting wafer nanotopography. The figure below illustrates the flow of data frommeasurement through reporting referenced to the document sections.Height Map(6.1) FilteredHeight Map(6.2) PV AnalysisMap (6.3) Threshold Curve (6.4.3.1) % Area Sorted (6.4.3.2) Threshold @ % Area (6.4.3.3) Height Map (6.4.3.4) Defect Map (6.4.3.5) PV Analysis Map (6.4.3.6) 1. Acquire Data 2. High Pass Filter 3. Perform Calculation(for each dimension D) 4. Report Results Figure R1-1Nanotopography Reporting Flow NOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 17 --&gt;

SEMI M44-0305 Â© SEMI 2001, 20051 SEMI M44-0305GUIDE TO CONVERSION FACTORS FOR INTERSTITIAL OXYGEN INSILICON This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibilityof the Japanese Silicon Wafer Committee. Current edition approved for publication by the Japan RegionalStandards Committee on January 11, 2005. Initially available at www.semi.org January 2005; to bepublished March 2005. Originally published March 2001; previously published July 2002. 1 Purpose1.1 Over the years numerous calibration factors used to calculate the interstitial oxygen content of silicon from thepeak room-temperature infrared absorption at 1107 cm1 have been standardized by several standards developmentorganizations in various parts of the world. All such standards have since been revised to use the IOC-88 calibrationfactor1,2 that more correctly relates the true oxygen content of silicon to the absorption peak. Nevertheless, many ofthe old calibration factors remain in common use throughout the industry.1.2 This guide is a compilation of the conversion and calibration factors used in standards established by variousorganizations since 1970 for the measurement of interstitial oxygen in silicon. 2 Scope2.1 This guide allows the user of the guide to convert quantitative values obtained from one standard to another.2.2 Two tables are included in the guide.2.2.1 Table 1 gives the calibration factors to relate peak absorption coefficient (cm1) to interstitial oxygen contentin both parts per million atomic (ppma) and atoms/cm3 for various standards, all of which have been replaced bynewer revisions.2.2.1.1 These calibration factors are at times referred to by common names as indicated in column 1 of the tablesand at other times by the designation of the (obsolete) standard in which they were standardized (as indicated in thefootnotes to Table 1). Despite the fact that there is a test method associated with each calibration factor, the detailedprocedures in these test methods are usually ignored in common practice and measurements are most frequentlymade with automated (black-box) instruments that have internal algorithms. Thus, reference to a particular standardmost often indicates only the value of the calibration factor to be used.2.2.2 Table 2 gives the conversion factors to convert oxygen concentration of one standard to oxygen concentrationof another standard.NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is theresponsibility of the user of this standard to establish appropriate safety and health guides and determine theapplicability of regulatory or other limitations prior to use. 3 Referenced Standards3.1 SEMI StandardsSEMI M59  Terminology for Silicon TechnologySEMI MF1188  Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption with ShortBaseline 1 Baghdadi, A., Bullis, W. M., Croarkin, M. C., Li Yue-zhen, Scace, R. I., Series, R. W., Stallhofer, P., and Watanabe, M., InterlaboratoryDetermination of the Calibration Factor for the Measurement of the Interstitial Oxygen Content of Silicon by Infrared Absorption, J.Electrochem. Soc. 136, 20152034 (1989).2 Baghdadi, A., Scace, R. I., and Walters, E. J., Semiconductor Measurement Technology: Database for and Statistical Analysis of theInterlaboratory Determination of the Calibration Factor for the Measurement of the Interstitial Oxygen Content of Silicon by InfraredAbsorption, NIST Special Publication 400-82, July 1989.

&lt;!-- Page 18 --&gt;

SEMI M44-0305 Â© SEMI 2001, 2005 2 3.2 ASTM StandardsF 121-70 through F 121-79  Test Method for Interstitial Atomic Oxygen Content of Silicon by InfraredAbsorption3 F 121-80 through F 121-83  Test Method for Interstitial Atomic Oxygen Content of Silicon by InfraredAbsorption4 3.3 JEITA (formerly JEIDA) StandardEM-3504 (61)  Standard Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption 5,6 3.4 DIN StandardsDIN 50438 Part 1 \[1978\]  Determination of Impurity Content in Silicon by Infrared Absorption: Oxygen7 DIN 50438 Part 1 \[1994, 1995\]  Determination of Impurity Content in Silicon by Infrared Absorption; Part 1Oxygen8 3.5 Guo Biao StandardGB/T 1557-1989  Test Method for Interstitial Oxygen Content in Silicon Crystals by Infrared AbsorptionSpectroscopy (in Chinese)9 NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions. 4 Terminology4.1 Many terms relating to silicon technology are defined in SEMI M59. 5 Other Techniques5.1 Other measurement techniques for measuring oxygen in silicon (e.g., SIMS or gas fusion analysis, GFA)measure total oxygen whereas the infrared absorption methods, to which this guide applies, measure interstitialoxygen only. 6 Conversion Factors Among International Standards6.1 Table 1 gives the calibration factors published in various standard test methods for determination of interstitialoxygen content in silicon by infrared absorption. The factor to obtain the oxygen concentration in parts per millionatomic is given in column 2 while the factor to obtain the oxygen density in atoms/cm3 is given in column 3. Thecalibration factors are listed in order from the smallest value to the largest value irrespective of the time frame overwhich they were adopted.6.2 Table 2 gives the factors to convert oxygen concentration of one standard to oxygen concentration of anotherstandard. The interstitial oxygen content found by any procedure may be reported in any other standardized scale bymultiplying the value by the appropriate conversion factor in Table 2. The factors are listed in the same order as inTable 1. 3 Revised to change the calibration factor in 1980; last available edition in the 1980 edition of Annual Book of ASTM Standards, Part 43. ASTMInternational, 100 Barr Harbor Drive, West Conshohocken, PA 19428. Telephone: 610-832-9500, Fax: 610-832-9555, Website: www.astm.org4 Withdrawn in 1988; last available edition in the 1987 edition of Annual Book of ASTM Standards, Vol 10.05. Replaced by ASTM F 1188(now SEMI MF1188) that refers to IOC-88.5 Japan Electronics and Information Technology Industries Association, 3 rd floor, Mitsui Sumitomo Kaijo Bldg. Annex, 11, Kanda-Surugadai 3-chome, Chiyoda-ku, Tokyo 101-0062, Japan, Telephone: 81.3.3518.6434, Fax: 81.3.3295.8726, Website: www.jeita.or.jp.6 This standard replaces the calibration factor reported in T. Iizuka, S. Takasu, M. Tajima, T. Arai, T. Nozaki, N. Inoue, and M. Watanabe,Determination of Conversion Factor for Infrared Measurement of Oxygen in Silicon, J. Electrochem. Soc. 132, 1707-1713 (1985), which waspreviously widely used in Japan.7 Deutches Institut fr Normung e.V., Burggrafenstrasse 6, 10787 Berlin, Germany, Telephone: 49.30.2601-0, Fax: 49.30.2601.1263, Website:www.din.de. Replaced in 1994 by revised edition that refers to IOC-88.8 Deutches Institut fr Normung e.V standards are available in both English and German editions from Beuth Verlag GmbH, Burggrafenstrasse6, 10787 Berlin, Germany, Telephone: 49.30.2601.0, Fax: 49.30.2601.1263, Website: www.beuth.de.9 China Electronic Standardization Institute, Beijing, China

&lt;!-- Page 19 --&gt;

SEMI M44-0305 Â© SEMI 2001, 20053 6.3 Irrespective of the calibration factor, to convert oxygen density (atoms/cm3) to oxygen concentration (ppma),within the same calibration factor, divide the oxygen density value by the factor 5  10 16 (atomscm3ppma1), andto convert oxygen concentration (ppma) to oxygen density (atoms/cm3), within the same calibration factor, multiplythe concentration value by the same factor.Table 1 Calibration Factors Calibration Factor Cited in Standard(s) orPublicationValue to Obtain OxygenContent in ppmaValue to Obtain OxygenContent in atoms/cm3 New ASTM ASTM F 121, 1980-1983;DIN 50438/1, 19784.90 2.45  1017 JEIDA Coefficient (Original) Cited in Iizuka et al., seeFootnote 66.06 3.03  1017 Guo Biao (Old Edition) Cited in Baghdadi et al., seeFootnotes 1 and 2.6.20 3.10  10 17 IOC-88 SEMI MF1188;DIN 50438, 1994 and 1995;JEITA EM3504;Guo Biao GB/T 1557-1989 6.28 3.14  1017 Old ASTM ASTM F 121, 1970-1979 9.63 4.815  1017 Table 2 Conversion Factors To: Convert From:  New ASTM#1JEIDACoefficient(Original)#2Guo Biao(Original)#3 IOC-88#4 Old ASTM#5 New ASTM#1 1 1.237 1.265 1.282 1.965JEIDA Coefficient (Original) #2 0.809 1 1.023 1.036 1.589Guo Biao (Old Edition)#3 0.790 0.977 1 1.013 1.553IOC-88#4 0.780 0.965 0.987 1 1.533Old ASTM#5 0.509 0.629 0.644 0.652 1#1 Cited in all editions of ASTM F 121 from 1980 through 1983 (replaced by ASTM F 1188, now SEMI MF1188, in 1988) and in the 1978edition of DIN 50438, Part 1.#2 Reported in T. Iizuka et al., Reference 6.#3 Old edition; cited in Baghdadi et al., see footnotes 1 and 2. Since revised to cite IOC-88.#4 See footnotes 1 and 2. Cited in all editions of SEMI MF1188, the 1994 and 1995 editions of DIN 50438, Part 1, all editions of JEITA EM-3504 (and its predecessor JEIDA 16), and the 1989 edition of GB/T 1557.#5 Cited in all editions of ASTM F 121 from 1970 to 1979. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 20 --&gt;

SEMI M45-0703 Â© SEMI 2001, 20031 SEMI M45-0703PROVISIONAL SPECIFICATION FOR 300 mm WAFER SHIPPINGSYSTEM This provisional specification was technically approved by the Global Silicon Wafer Committee and is thedirect responsibility of the European Silicon Wafer Committee. Current edition approved by the EuropeanRegional Standards Committee on April 3, 2003. Initially available at www.semi.org June 2003; to bepublished July 2003. Originally published March 2001. 1 Purpose1.1 This standard stipulates transport related materialsand systems to minimize the total cost relating totransport of 300 mm wafers from the wafer supplier tothe customer. 2 Scope2.1 This standard stipulates materials relating totransport of 300 mm wafers using Shipping Boxes(FOSB) regulated by SEMI M31, and includes wafershipping boxes, bags, labels, cushions, secondarycontainers, pallets, and shipping documentation.NOTE 1: This standard is provisional because some technicalissues are not implemented. Once these issues are addressed,this standard should be modified and upgraded fromprovisional status.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI M31  Provisional Mechanical Specificationsfor Front-Opening Shipping Box Used to Transport andShip 300 mm WafersSEMI T3  Specification for Wafer Box Labels3.2 ANSI StandardsASNI/EAI-556-B  Outer Shipping Container LabelStandard1 NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 1 American National Standards Institute, Headquarters: 1819 LStreet, NW, Washington, DC 20036, USA. Telephone: 202.293.8020;Fax: 202.293.9287, New York Office: 11 West 42nd Street, NewYork, NY 10036, USA. Telephone: 212.642.4900; Fax:212.398.0023, Website: www.ansi.org 4 Terminology4.1 Definitions4.1.1 bag  a package used for sealing the outside ofthe wafer shipping box. Typically two or three types ofdifferent plastic film and aluminum film are laminated,and these are usually heat-sealed.4.1.2 cushions  materials placed between the wafershipping box and secondary container in order to absorbshock during shipping and to stabilize the wafershipping box within the secondary container.4.1.3 label  the label on the wafer shipping box oritems such as bags identifying the product and itsmanufacturer.4.1.4 pallet  a flat container used for collecting andholding a suitable amount of secondary containers thathold wafers, to make handling with forklifts easier.4.1.5 recycle  to use an already used item for someother useful purpose.4.1.6 reuse  to repeat use of an item in its originalshape for the same purpose as initially intended.4.1.7 secondary container  the outermost box of thesmallest transport unit. Typically cardboard boxes orsimilar boxes are used.4.1.8 shipping document  documents required whenshipping.4.1.9 wafer shipping box  a box that directly holdsthe wafers. In this standard, this box is specified bySEMI M31. 5 Requirements5.1 Wafer Shipping Box5.1.1 Wafer shipping boxes that comply with SEMIM31 must be used.5.1.2 There are no grounding or ESD requirements forwafer shipping box.5.1.3 To make sure raw materials are traceable, theproduct number, revision number, and manufacturingperiod (year, week) must be displayed on the wafer

&lt;!-- Page 21 --&gt;

SEMI M45-0703 Â© SEMI 2001, 2003 2 shipping box main device and door by molding or by amethod that cannot be easily erased.5.1.4 The wafer shipping box door must be designed sothat it can be automatically as well as manually openedand closed.5.1.5 Optional top robotic handling flange or sidemounted human handles will not be attached duringtransport of the wafer shipping box. If required, theseitems will be applied at the receiving site. The design ofthese features will allow for quick, lockable attachmentto the wafer shipping box.5.1.6 Wafers must be visible inside when the wafershipping box is closed.5.1.7 No tape may be used to seal the wafer shippingbox.5.1.8 The only environment in which wafers can beplaced into or taken out of a wafer shipping box bag, aswell as the surrounding environment thereafter, is cleanroom air.5.1.9 The body and door of the wafer shipping boxmust be designed to allow for multiple reuse cycleswithout compromising wafer quality.5.1.10 After a customer has transferred an acceptedwafer to a fab carrier, the wafer shipping box must bereturned to the supplier without having used it for anyother purpose. The wafer shipping box will be insertedinto a bag sealed prior to return to the wafer supplierusing the same type bag (agreed upon by supplier andcustomer).5.1.11 Each wafer shipping box must be returned onlyto the supplier that delivered the wafers for which thewafer shipping box was used. A display for the suppliershowing the number of times a wafer shipping box wasused is optional.5.1.12 The property rights of wafer shipping box usedto deliver wafers and to be returned after unloadingbelong to the wafer manufacturers.5.1.13 The wafer shipping box will maintain itsdimensional stability throughout its lifetime.5.1.14 Wafer shipping box materials must berecyclable after useful life.5.2 Wafer Shipping Box Bagging System5.2.1 It is preferable that the bag material is recyclable,but until a technical solution is found, bags should beeasily disposable.5.2.2 The bagging system must consist of two or morelayers of bags. At least one layer must be a moisturebarrier. 5.2.3 The use of desiccant between the bag layers iscurrently optional. Its use must not negatively impactthe cleanliness of the bagging system.5.2.4 Bags may be evacuated optionally. The initialbag ambient, prior to evacuation and sealing, may betemperature/humidity controlled clean room air, cleandry air (CDA), or nitrogen (N2).5.3 Wafer Shipping Box and Bag Labeling5.3.1 Prepare and apply two identical labels that are inaccordance with SEMI T3, with additionalrequirements as noted below.5.3.1.1 Label size may be as large as 120 mm x 120mm.5.3.1.2 Label data content shall include all the dataspecified in SEMI T3, including wafer ID and FOSBslot #. Additional data may be added optionally, asagreed to between supplier and user.5.3.1.3 Apply one label to the center of the rear surfaceof the FOSB. The long axis of the label shall beparallel to the FOSB base.5.3.1.4 Apply the other label to the shipping bag, onthe door side of the FOSB.5.3.2 The wafer shipping box and outer bag labelsshould use the same peelable, cleanroom compatiblelabel stock. The labels must not leave residual adhesiveor backing material on the wafer shipping box whenremoved.5.4 Secondary Container Labeling5.4.1 Labels shall be placed in accordance with EIA-556-B.5.4.2 Prepare labels in accordance with EIA-556-B.Information shall include at least the following \[Itemsbelow marked by an asterisk (\*) are mandatory EIA-556-B data fields\]:5.4.2.1 Bar Code Data Fields Transport unit License Plate number\* Transaction identification (Purchase Ordernumber)\* Total Quantity of Wafers\* Total Quantity of Cartons Customer Part number\*5.4.2.2 Non-Bar Code Data Fields Ship-to address (including Customer name)\* Ship-from address (including Supplier name)\*

&lt;!-- Page 22 --&gt;

SEMI M45-0703 Â© SEMI 2001, 20033 5.4.2.3 Optional information, as agreed to betweensupplier and user, may be included.5.5 Secondary Container5.5.1 Whether the secondary container material is asingle use material or a material that can be reusedmultiple times should be decided by considering thetransport environment to minimize the packaging cost.The same is true for the secondary container sealingsystem.5.5.2 The secondary container should be collapsible forefficient storage and empty transport.5.5.3 The materials for the secondary container shouldbe recyclable after the designated number of uses iscompleted.5.5.4 The design and size of the secondary containershould have an optimal fit with the standard palletnoted in Section 5.7.2, and should have the strength tobe stacked in four layers.5.5.4.1 Secondary Container Dimensions The outersize of the secondary container shall be 580 mm wideby 500 mm deep by 460 mm high.NOTE 2: The specification does not specify tolerances on thedimensions, but the specified dimensions should be adheredto as closely as possible to enhance container stackability.NOTE 3: These values of width (W) and depth (D) areselected to allow four containers to be placed on the worldwide standard pallet (1200 mm by 1000 mm).NOTE 4: The value of height (H) is selected to allow threelayers to be stacked in a standard airfreight container.NOTE 5: The outer dimensions of the secondary containershould be determined considering the requirements ofSections 5.1 (wafer shipping box) and 5.2 (bagging system)and allowance for cushioning thickness sufficient to preventwafer breakage by accidental drop from a height of 800 mm.NOTE 6: Height (H) can be negotiated between wafersupplier and user, if the proposed specification is not satisfiedfor either the supplier or the user.5.5.5 The number of wafer shipping boxes persecondary container must allow for optimaltransportation costs.5.5.6 Ergonomic considerations should be made for thesecondary container, and should be compatible withmanual handling. When handling very large quantities,a supplemental handling system is necessary.5.5.7 The secondary container design is not required toprovide specific weather protection. The storageenvironment should not be affected by the weather. 5.6 Cushions5.6.1 Whether the cushion material is a single usematerial or a material that can be reused multiple timesshould be decided by considering the transportenvironment to minimize the packaging cost.5.6.2 For the sake of efficiency during holding andtransport, it is preferable to have only one or twocushions per secondary container.5.6.3 The materials for the cushions should berecyclable after the designated number of uses iscompleted.5.7 Pallet5.7.1 Pallets must be stand-alone components and arenot integrated with secondary containers.5.7.2 Considering space efficiency of ocean freightcontainers, it is preferable that the pallet size be 1130mm max on at least one side.5.7.3 Palletized containers must be banded and film-wrapped.5.7.4 Pallet material must meet transportation industryrequirements and allow for reuse and recycle after endof useful life.5.7.5 Pallets must be able to be accessed by a forkliftfrom at least two directions.5.8 Shipment Documentation5.8.1 English should be used for all internationalshipment documentation. The local language may beused only for domestic shipments only.5.8.2 Packing list and customs invoice (if required)should be located on the outside of container number 1with a sufficient number of copies to ensure thecustomer receives one copy.5.8.3 Customs invoices must meet appropriategovernment regulations. Key content items are: POnumber, product description, price, shipping address,and cross-reference to packing list.5.8.4 The packing list must contain: date, customershipping address, supplier name, country of origin, POnumber, customer part number, shipment quantity, totalnumber of cartons, carton identifiers.5.8.5 The certificate of analysis or conformance shouldbe electronically transmitted from wafer supplier tocustomer. Electronic transmission format must beflexible to allow for future content changes.

&lt;!-- Page 23 --&gt;

SEMI M45-0703 Â© SEMI 2001, 2003 4 5.9 Transportation Logistics5.9.1 Small quantity shipments or expedited shipmentsmay require a special secondary container size. 5.9.2 The 300 mm wafer shipping system design mustcomprehend both surface and air transportation.

&lt;!-- Page 24 --&gt;

SEMI M45-0703 Â© SEMI 2001, 20035 APPENDIX 1NOTICE: This appendix was approved as an official part of SEMI M45 by full letter ballot procedure, but the recommendationsin this appendix are optional and are not required to conform to this standard.A1-1.1 The 300 mm Wafer shipping box must be re-usable in view of the wafer manufacturing cost andenvironmental concerns.A1-1.2 When the shipping box is re-used, the customerwho received wafers must keep the shipping box ingood condition after opening the package and return tothe wafer supplier.A1-1.3 The box cleaning process of the supplier cannot remove ink, adhesive, and excessive metalcontamination of the returned shipping box.A1-1.4 The customers must avoid contaminating theshipping boxes in this way. The customers must keepthe shipping box separate from those contaminatedconditions. Contaminated shipping boxes must not bereturned to the supplier. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacture's instructions, product labels,product data sheets, and other relevant literature,respecting any materials or equipment mentionedherein. These standards are subject to change withoutnotice.By publications of this standard, SemiconductorEquipment and Materials International (SEMI) takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any itemsmentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 25 --&gt;

SEMI M46-1101 E Â© SEMI 20011 SEMI M46-1101E TEST METHOD FOR MEASURING CARRIER CONCENTRATIONS INEPITAXIAL LAYER STRUCTURES BY ECV PROFILING This test method was technically approved by the Global Compound Semiconductor Committee and is thedirect responsibility of the European Compound Semiconductor Materials Committee. Current editionapproved by the European Regional Standards Committee on June 29, 2001. Initially available atwww.semi.org December 2001; to be published March 2002.E This document was editorially modified in November 2001 to correct a typographical error. A change wasmade to Section 7.3.3. 1 Purpose1.1 The purpose of this document is to specify amethod to measure the carrier concentration and carrierconcentration vs. depth profile of epitaxial layers byElectrochemical Capacitance Voltage ECV profiling. 2 Scope2.1 This test method covers a procedure for measuringthe carrier concentration of epitaxial layers by ECVprofiling. This method focuses on improving theaccuracy and repeatability of the measurement bystandardizing the test conditions and reporting and byroutine calibration of the measurement.2.2 This test method is intended to cover the majorityof routine samples measured. However, because of thenumber of different materials encountered it cannotcover every contingency.2.3 This standard may involve hazardous materials.This standard does not purport to address safety issues,if any, associated with its use. It is the responsibility ofthe users of this standard to establish appropriate safetyand health practices and determine the applicability ofregulatory limitations prior to use. 3 Referenced Standards3.1 SEMI StandardsSEMI C1  Specifications for Reagents3.2 ASTM StandardsD1125-95 (1999)  Standard Test Methods forElectrical Conductivity and Resistivity of Water 4 Terminology4.1 bias  the potential applied to the sample withrespect to a reference electrode.4.2 capacitance voltage CV measurements  electricalmeasurements where the capacitance of a rectifyingbarrier is measured as a function of applied bias and is ameasure of the net fixed ionized charge per unitvolume. 4.3 carrier concentration  the net fixed ionizedcharge per unit volume. Equal to the free carrierconcentration if the dopant is fully ionized and thematerial is free of traps.4.4 current voltage IV measurements  electricalmeasurements where the current through the rectifyingbarrier is measured as a function of applied bias.4.5 dissipation factor  the ratio of the real part to theimaginary part of the complex admittance. It is ameasure of the non-ideality of the barrier.4.6 electrochemical  chemical reaction in whichcharge transfer takes place via an external circuit.4.7 epitaxial layer  a layer of single crystalsemiconductor material grown on a host substratewhich determines its orientation.4.8 excess area  the difference between the wettedand illuminated areas.4.9 flatband potential  the intercept on the voltageaxis of the 1/C2 vs V plot. A measure of the built infield or barrier height.4.10 illuminated area  the area of the sample whichcan be illuminated during electrochemical etching.4.11 rectifying barrier  a potential gradient formedat the junction between two materials which permits theflow of charge in one direction only.4.12 reference electrode  half cell which has aconstant electrode potential, such as a saturated calomelelectrode, SCE.4.13 rest potential  the open circuit potential of thesample with respect to the reference electrode.4.14 wetted area  the area of contact between theelectrolyte and the sample. 5 Summary of Method5.1 In this method, the carrier concentration of theepitaxial layer is measured by the CV method.5.1.1 Ohmic contacts are formed on the sample.

&lt;!-- Page 26 --&gt;

SEMI M46-1101 E Â© SEMI 2001 2 5.1.2 A rectifying barrier, of known contact area, isformed by placing the sample in contact with anelectrolyte.5.1.3 The quality of the barrier is assessed using I-Vand C-V measurements.5.1.4 From the measured C-V data the carrierconcentration of the layer is determined.5.1.5 The sample is anodically etched to produce a newbarrier deeper in the material. The etch depth isdetermined using Faradays law of electrolysis.5.1.6 Sections 5.1.4 and 5.1.5 are repeated to generatea carrier concentration vs. depth profile. 6 Interferences6.1 Thin Layers  Diffusion of carriers into adjacentregions set a fundamental resolution limit to themeasurement. In addition if the layer has a high sheetresistivity this can also affect the value obtained.6.2 Double Layer Capacitance  A limitationimposed by the physical nature of theelectrolyte/semiconductor barrier which sets an upperlimit to the measured carrier concentration, for accuratemeasurements, of 1  10 19 cm-3. The technique can beused beyond this value, but with progressivedegradation.6.3 Etch Well Uniformity6.3.1 Etch Well Flatness  Non-uniformity increasesthe effective area and may result in the measurementnot being wholly made in the layer of interest. Themain causes of non-uniformity are gas bubbles,inadequate electrolyte circulation and unevenillumination.6.3.2 Etch Well Roughness  indicates poor etchingand has a deleterious effect on the measurements.Generally overcome by selecting a more appropriateelectrolyte and/or etching conditions.6.4 Non-Ideal Electrical Characteristics6.4.1 Series Resistance  From the contacts, sampleand electrolyte affect the accuracy of the measurements.This effect is minimized by using a highly conductiveelectrolyte, making large area ohmic contacts and byemploying a low measurement frequency.6.4.2 Leakage Currents  Parallel conduction canaffect the accuracy of the measurement. Its influence isreduced by employing a high measurement frequency.6.4.3 Large Excess Area  Can give rise to errors onn-type material particularly when profiling Hi-Lostructures. The excess area is electrolyte dependent butis mainly affected by the quality of the seal used to define the area. Large excess areas indicate a poor sealand are corrected by replacing the seal.6.5 Hi-Lo Structures  Measurement is subject toinaccuracy due to carrier diffusion and excess areaerrors. For accurate measurements, chemically etch tothe layer of interest before measurement.6.6 Contact Quality  Non-Ohmic or high resistancecontacts have a deleterious effect on the measurement.Contacts should be checked by measuring the resistancebetween two similar contacts and then reversing thecurrent direction and repeating the measurement.6.7 Surface and Deep States  Cause the measuredcapacitance to be frequency dependent and/ordependent on the rate at which the bias is changed.Usually resolved by using a high measurementfrequency. This should not be confused with thefrequency dependence which is more usually attributedto high series resistance.6.8 Surface Films  Have a deleterious effect on thecapacitance measurement. Film formation should beavoided by using an appropriate electrolyte, control ofthe etching bias and time and by electrolyte circulation.6.9 Surface Roughness  The surface of the sampleshould be smooth and free of features that would affectthe action of the seal.6.10 Light  Light can affect the capacitancemeasurement, so the sample must be placed in a darkenvironment during the measurement.6.11 Sample Loading  The accuracy of themeasurement depends on the repeatability of the area. Ifa compliant seal is involved, such as a plastic ring, thesample should be held in contact with the seal byapplying a controlled and constant force. No relativelateral movement should take place during the loadingprocess.6.12 Ring Variability  The condition of the ring has alarge effect on the measurement. Good seals will have asmall to zero excess area and exhibit a well defined andreproducible contact area. 7 Apparatus7.1 Measurement of Etch Well and Ring Areas Measuring microscope with either an XY stage, with alinear resolution of 0.01 mm or better, or a camera andimage processing system capable of measuring an areaof 0.1 cm2 to better than 0.5%.7.2 Measurement of Etch Well Flatness  (Optional)A means such as a stylus profiler for checking theflatness and roughness of the etch well. In most casesvisual inspection of the etch well, for a mirror likeappearance, is sufficient indication of low roughness.

&lt;!-- Page 27 --&gt;

SEMI M46-1101 E Â© SEMI 20013 7.3 Instrumentation7.3.1 Capacitance Meter  Capable of measuringvalues up to 300 nF, employing a test signal ofamplitude less than 100 mV RMS. The measurementfrequency should be typically between 1 and 100 kHz.7.3.2 Equivalent Circuit Model  The meter shouldassume a parallel circuit model for theelectrolyte/semiconductor interface and provisionshould be made to compensate for the large seriesresistance of the electrolyte and contacts.7.3.3 Potentiostat  Capable of maintaining thepotential of the sample with respect to a referenceelectrode constant to Â±5mV during the measurementand with a reference input impedance of &gt; 10 13 Ohms.7.3.4 Light Source  A source of uniform illuminationof above band gap energy for etching n-type materials.7.4 Sample Holder7.4.1 Electrochemical Cell  Used to hold the sample,contain the electrolyte and support the sealing ring andother electrodes, see Figure 1.7.4.1.1 Sealing Ring  A corrosion resistant ringwhich forms a seal between the electrolyte and thesample. This ring defines the measurement area whichshould be reproducible and well defined. The ring areashould not be less than 0.008 cm2 and thereproducibility between runs should be better than Â±3%. Large ring areas (typically â‰¥ 0.1 cm2) are preferredfor more accurate measurements.7.4.1.2 Reference Electrode  Used to control thesample bias via a potentiostat.7.4.1.3 Counter Electrode  The bias and test signalsare applied between this electrode and the sample. Figure 1Electrochemical Cell 7.4.1.4 Sensing Electrode  Placed close to thesample-electrolyte interface and used to measure theadmittance of the sample.7.4.1.5 Sample Contacts  Ohmic contacts to the frontand/or back surface of the sample for the purpose ofapplying bias. 8 Reagents and Materials8.1 Purity of Reagents  All chemicals for which suchspecifications exist shall conform to SEMI C1.8.2 Purity of Water  Use either distilled or de-ionized water having a resistivity greater than2 MOhmcm at 25 oC as determined by the Non-RefereeTest of Test Methods D 1125.8.3 Selection of Electrolyte  The choice ofelectrolyte is not defined by this standard and is up tothe discretion of the user or by agreement between thecustomer and the supplier.8.3.1 InP, GaAs and Related Compounds  Preferredelectrolyte, Na 2.EDTA (0.1 M) basified withethylenediamine to a pH of 10, although otherelectrolytes can be satisfactorily used.NOTE 1: Preferred electrolyte, see referenceElectrochemical C-V Profiling of Heterojunction DeviceStructures A.C.Seabaugh et al. IEEE Trans on Electron Dev36 No 2 (1989) 309-313. 9 Safety Precautions9.1 The electrolytes used are potentially hazardous.Read the Materials Safety Data Sheets beforeattempting to prepare the electrolytes. Use safety

&lt;!-- Page 28 --&gt;

SEMI M46-1101 E Â© SEMI 2001 4 eyewear, rubber gloves and protective clothing. Prepareall electrolytes in a fume hood.9.2 Ensure that all electrolytes are correctly labeled. 10 Specimen Preparation10.1 The sample should be free from surface debrisand scratches. The sample should be cleaned withdeionized (DI) water and dried.10.2 To measure a single layer or upper layer of amultilayered structure, no additional sample preparationis required.10.3 For a buried layer in a multilayered structure,measurement accuracy is improved by removing theoverlaying layers by either the use of selective orcontrolled chemical etches.10.4 If the upper layers cannot be removed bychemical etching then the sample can be profiledelectrochemically but in some cases this may reduce theaccuracy of the method.10.5 For conducting substrates Ohmic contacts shouldbe made to either the front or back of the wafer. Forinsulating substrates an Ohmic contact should be madeto the front of the epilayer. Contacts are formedelectrically, by alloying or by any other suitablemethod. The quality of the contact should be verifiedelectrically. 11 Calibration and Standardization11.1 Sealing Ring  Calibration of the sealing ringareas is performed using a blue slice, made bygrowing an anodic oxide film on a polished n-typesubstrate.11.1.1 The blue slice is profiled according to this testmethod. Etch only the minimum amount necessary tosee the illuminated area (typically 0.5 m). Flush thecell several times with DI water before removing thesample. Wash and measure the sample as soon aspossible.11.1.2 Wetted Area  The wetted area is observed dueto chemical attack of the oxide film and is measuredusing a measuring microscope with cross hair eye-pieces and micrometer XY stage or by using a zoomcamera and image processing system.11.1.3 Illuminated Area  Etches in the light andforms a well defined etch well, which is measured asper the wetted area.11.1.4 Calibration Interval  Regularly check the areaand condition of the sealing ring. For daily use, the ringareas should be calibrated at least three times a week. 11.1.5 Replacement  Rings should be replaced if theexcess area exceeds 10% for rings of area â‰¤ 0.05 cm2 or5% for rings of area &gt; 0.05 cm2 or if the perimeter isnot uniform.11.1.6 Alternative Calibration Method  The areascan be measured using known n and p-type testsamples. This method is best suited for continualmonitoring of the ring area between blue slicecalibrations.11.2 Instrumentation  The bias voltage,measurement frequency and capacitance measurementshould be checked annually.11.2.1 Bias  The bias voltage should be checkedwith a DVM with an input impedance &gt; 1 MOhm.11.2.2 Capacitance  The capacitance measurementshould be checked using calibrated fixed valuecapacitors covering the expected sample capacitancerange or from 1100 nF.11.2.3 Frequency  The measurement frequencyshould be checked with a frequency counter. 12 Measurement Procedure12.1 Choice of Electrolyte  An electrolyte should beselected that forms a rectifying barrier with the sample,gives a flat, mirror finish etch well and generates only asmall excess area.12.2 Sample Mounting  A region of the sampleshould be defined which will form the rectifyingcontact with the electrolyte. This area can be defined bysome form of sealing ring or mask, but it is importantthat the area of contact between the electrolyte and thesample be precisely known and remain constant duringthe measurement.12.2.1 Sealing Ring  If the sample is pressed againsta sealing ring, the seal must be cleaned with DI waterand dried before positioning the sample. If the sampleneeds repositioning, the sample and sealing ring shouldbe recleaned and dried.12.2.2 Ring Loading  As the mounting pressure mayeffect the reproducibility of the measurement and thelifetime of the sealing ring, it must be controlled (e.g.by the reproducible use of a suitable compressionspring).12.3 Cell Filling and Debubbling  Fill the cell,which holds the sealing ring and other measurementelectrodes, with the electrolyte. The process of fillingthe cell frequently traps bubbles of air on the surface ofthe sample. These bubbles must be removed before ameasurement can be made.

&lt;!-- Page 29 --&gt;

SEMI M46-1101 E Â© SEMI 20015 12.4 Contact Evaluation  Verify that the contacts,for both directions of current flow have low andapproximately equal resistance.12.5 Rest Potential  Measure the samples restpotential to verify that the reference electrode andsample are electrochemically stable. Its value usuallylies between 0 and 1 V (respective to a SCE referenceelectrode). Values outside this range can indicate aproblem with the sample or reference electrode.12.6 Cable Compensation  Determine any straycapacitance or additional resistance associated with thecell and test leads that would impact the measurement.12.7 Current vs. Voltage (I-V)  Used to select thebias for measurement and etching and as a general testof material quality.12.7.1 Measurement Bias  is set in the reverse bias,low dark current region.12.7.2 Etching Bias (p-type material)  is set in theforward bias region. The abruptness of the forward biasbreakdown is indicative of the ohmic nature of thecontacts. No or shallow forward breakdown oftenindicates unsuitable ohmic contacts.12.7.3 Etching Bias (n-type material)  is set in thereverse bias, low dark current region. Illuminationshould result in a significant increase in current (photo-current).12.8 Capacitance vs. Voltage (C-V)  Used toevaluate the quality of the electrochemical diode and toselect a range of possible measurement voltages. Themeasured flatband potential (respective to a SCEreference electrode) should lie between 0.5 and2.5 V for n-type semiconductors and between 1 and+1 V for p-type semiconductors.12.8.1 Measurement Bias  is set in a region of lowdissipation, where the 1/C2 vs V plot is linear. Forlayers grown with concentration gradients, the lattercondition cannot be strictly adhered to and in suchcases the amplitude of the test signal, used forcapacitance measurement, should be kept as small aspossible.12.8.2 Dissipation  The normally accepted safe levelis &lt; 0.4.12.8.3 Excess Area Capacitance  For n-type surfacelayers the capacitance of the electrolyte/semiconductorinterface is measured prior to etching and thecapacitance associated with the excess area is computedby multiplying the measured capacitance by the ratio ofthe excess area to the wetted area. 12.9 Carrier Concentration Profiling  Profile thesample using the etching and measurement conditionsdetermined from the I-V and C-V data.12.9.1 Carrier Concentration  The carrierconcentration is determined from the C-V data.12.9.2 Excess Area Correction  For n-type materialthe capacitance associated with material in the excessarea should be subtracted from the measuredcapacitance.12.9.3 Etching  The sample is anodically etched atthe etching bias. The depth of the etch well isdetermined from the time integral of the current usingFaradays law of electrolysis.12.9.4 Profiled Depth  The profile assumes that themeasured carrier concentration lies at a depth equal tothe sum of the etch and the depletion depths.12.10 Ring Area  It is advised to measure the etchwell area after profiling and to use this value torecalculate the carrier concentration vs. depth profile. 13 Calculations and Interpretation of Results13.1 Carrier Concentration, NThe principle of this method is based on measuring theslope of 1/C2 vs V. ( ) 1220 /1.2    = dVCdAqNr \[cm -3\] whereC is the measured capacitance (for n-typematerial the capacitance associated with theexcess area should be subtracted from themeasured capacitance),V is the applied bias,q is the electronic charge,r is the relative permittivity of the sample,o is the permittivity of free space(= 8.854  10 -12 Fm-1 )A is the area of the etch wellIt is also possible to measure dC/dV by modulating thebias with a low frequency (secondary signal). Thed(1/C2)/dV of the upper equation may be evaluated toresult in the following formula. dVdCCAqNr 320.1= \[cm-3 \] 13.1.1 Excess Area Capacitance, excessC wiwexcessAAACC = . \[F\]

&lt;!-- Page 30 --&gt;

SEMI M46-1101 E Â© SEMI 2001 6 WhereCexcess is the capacitance of material in theexcess area,A w is the wetted area,A i is the illuminated area13.2 Depletion Depth, W d,  calculated from theparallel plate capacitor equation. CAW rd 0= \[m\] 13.3 Etched depth, W e,  calculated from the chargedpassed through the cell using Faradays law forelectrolysis. W MzFDA Idte =  \[m\] Wherez is the effective dissolution valency,F is the Faraday constant,(= 9.65  10 4 Cmol-1 )D is the density of the semiconductor,M is the molecular weight of thesemiconductorI is the etch current13.4 Total depth, W,  the sum of the depletion andetch depths and is the depth at which the measurementis made.W W Wd e= + \[m\] 14 Reporting Results14.1 The following information shall be included in thereport:14.1.1 Identification of Specimen  including detailsof any pretreatment such as the use of a selective etchto chemically etch the sample to the layer of interest.14.1.2 Sealing Ring Area  both the wetted andilluminated areas should be reported.14.1.3 Electrolyte  the composition of the electrolyteshould specify the molecular concentration.14.1.4 Material Constants  The relative permittivityof the sample,r and the effective dissolution valency,z.14.1.5 Primary Measurement Signal  the frequencyand amplitude of the signal used for the capacitancemeasurement.14.1.6 Secondary (bias) Signal  If the measurementis made using a secondary modulation component itsfrequency and amplitude should be reported. If the measurement is made by changing the bias, itsminimum and maximum value should be specified.14.1.7 Measurement Bias  The average value (DCcomponent) of the bias used during the capacitancemeasurement.14.1.8 Electrochemical Etching Bias  The bias usedto etch the sample including whether or not the samplewas illuminated. If etched at a constant current thisshould be stated. Then it is not necessary to report thebias.14.1.9 Electrochemical Etching Current  If etched atconstant bias the average value of current measuredduring electrochemical etching. If etched at a constantcurrent the value used. NOTICE:. SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 31 --&gt;

SEMI M47-0704 Â© SEMI 2001, 20041 SEMI M47-0704SPECIFICATION FOR SILICON-ON-INSULATOR (SOI) WAFERS FORCMOS LSI APPLICATIONS This specification technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the Japanese Silicon Wafer Committee. Current edition approved by the Japanese RegionalStandards Committee on April 30, 2004. Initially available at www.semi.org June 2004; to be published July2004. Originally published November 2001; previously published March 2002. 1 Purpose1.1 This specification defines thin-layer silicon-on-insulator (SOI) wafer requirements for CMOS largescale integrated circuit (LSI) devices. In another aspect,this specification defines the generic characteristics ofSIMOX and bonded silicon-on-insulator wafers havingtypically no more than 0.2 m SOI layer thickness. Bydefining parameters, inspection procedures andacceptance criteria, both users and suppliers mayuniformly define product characteristics and qualityrequirements. 2 Scope2.1 This specification is specifically directed toSIMOX and bonded silicon-on-insulator wafers, whichare exclusively used for LSI applications made up ofCMOS devices.2.2 A complete purchase specification requires thebase silicon wafer, SOI surface and layer, and buriedoxide layer properties detailed in this standard, suitabletest methods for their characterization. SEMI M18 maybe for purchase specification purpose.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI M1  Specifications for PolishedMonocrystalline Silicon WafersSEMI M11  Specifications for Silicon EpitaxialWafers for Integrated Circuit (IC) ApplicationsSEMI M18  Format for Silicon Wafer SpecificationFrom for Order EntrySEMI M22  Specifications for Dielectrically Isolated(DI) WafersSEMI M34  Guide for Specifying SIMOX Wafers SEMI M35  Guide for Developing Specifications forSilicon Wafer Surface Features Detected by AutomatedInspectionSEMI M41  Specification of Silicon-on Insulator(SOI) for Power Device/ICsSEMI MF26  Standard Test Methods forDetermining the Orientation of a SemiconductiveSingle CrystalSEMI MF42  Standard Test Methods forConductivity Type of Extrinsic SemiconductorMaterialsSEMI MF84  Standard Test Method for MeasuringResistivity of Silicon Wafers with an In-Line Four-Point ProbeSEMI MF523  Standard Practice for Unaided VisualInspection of Polished Silicon Wafer SurfacesSEMI MF533  Standard Test Method for Thicknessand Thickness Variation of Silicon WafersSEMI MF671  Standard Test Method for MeasuringFlat Length on Wafers of Silicon and Other ElectronicMaterialsSEMI MF928  Standard Test Methods for EdgeContour of Circular Semiconductor Wafers and RigidDisk SubstratesSEMI MF1152  Standard Test Methods forDimensions of Notches on Silicon WafersSEMI MF1188  Standard Test Method for InterstitialAtomic Oxygen Content of Silicon by InfraredAbsorptionSEMI MF1241  Standard Test Methods forTerminology of Silicon TechnologySEMI MF1390  Standard Test Method for MeasuringWarp on Silicon Wafers by Automated NoncontactScanningSEMI MF1526  Standard Test Method for MeasuringSurface Metal Contamination on Silicon Wafers byTotal Reflection X-Ray Fluorescence Spectroscopy

&lt;!-- Page 32 --&gt;

SEMI M47-0704 Â© SEMI 2001, 2004 2 SEMI MF1530  Standard Test Method for MeasuringFlatness, Thickness, and Thickness Variation on SiliconWafers by Automated Noncontact ScanningSEMI MF1619  Standard Test Method forMeasurement of Interstitial Oxygen Content of SiliconWafers by Infrared Absorption Spectroscopy with p-Polarized Radiation Incident at Brewster AngleSEMI MF2074  Standards Guide for MeasuringDiameter of Silicon and Other Semiconductor Wafers3.2 ASTM Standards1 E122  Practice for Choice of Sample Size to EstimateAverage Quality of a Lot or ProcessF1620  Standard Practice for Calibrating a ScanningSurface Inspection System Using MonodispersePolystyrene Latex Spheres Deposited on Polished orEpitaxial Wafer Surfaces3.3 JEITA Standards 2 JEITA EM-3602  Standard Specification forDimensional Properties of Silicon Wafers with SpecularSurfaceJEITA EM-35043 (JEIDA 61 in old version) Standard Test Method for Interstitial Atomic Oxygen ofSilicon by Infrared AbsorptionJEITA EM-3505  Height calibration in 1 nm orderfor AFM3.4 ANSI Standard 4 ANSI/ASQCZ1.4  Sampling Procedure and Tablesfor InspectionNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Many terms relating to silicon technology aredefined in ASTM Terminology F 1241. Other termsare defined as below.4.2 Abbreviations and Acronyms 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:www.astm.org2 Japanese Electronic and Information Technology IndustriesAssociation, Tokyo Chamber of Commerce and Industry Bldg. 2-2,Marunouchi 3-chome, Chiyoda-ku, Tokyo 100-0005, Japan. Website:www.jeita.or.jp3 Since a new number is assigned, it will be published soon. Untilthen, an old version spec number is to be referred.4 American National Standards Institute, New York Office: 11 West42nd Street, New York, NY 10036, USA. Telephone: 212.642.4900;Fax: 212.398.0023 Website: www.ansi.org 4.2.1 BOX  buried oxide layer4.2.2 SIMOX  separation by implanted oxygen4.3 Definitions4.3.1 bonded interface  the plane where the bondingbetween handle and device wafers takes place.4.3.2 bonded wafer  an SOI wafer made by bondingtwo silicon wafers with an insulating layer betweenthem. The insulating layer is typically thermally grownoxide.4.3.3 BOX pin-hole  electrically conductive paththrough the BOX.4.3.4 buried oxide layer  the silicon dioxide layerbetween SOI layer and base silicon substrate.4.3.5 handle wafer or base silicon wafer or basesilicon substrate  the substrate which structurallysupports the BOX and the SOI layer.4.3.6 HF defect  defect in the SOI layer decorated byimmersing the wafer in HF for a certain time.4.3.7 non-SOI edge area  an annulus between thenominal radius of the surface silicon layer and thenominal radius of the base silicon wafer (for bondedSOI wafers). The annulus which implies an area isdetermined by its width as one dimension. It is thedifference in the nominal radius of the surface siliconlayer and the base silicon wafer.4.3.8 SIMOX wafer  SOI wafer made by oxygenimplantation technology4.3.9 SOI etch pit  defect in an SOI layer decoratedby immersing the wafer in Secco etch solution.4.3.10 SOI layer or surface silicon layer  the siliconlayer on the BOX of the SOI wafer.4.3.11 void  local absence of SOI layer and/or BOXin bonded wafer. 5 Ordering Information5.1 Purchase orders for SIMOX or bonded silicon-on-insulator wafers furnished to this specification shallinclude the following items: Characteristics for the SOI layer (thickness, crystalorientation, dopant, etc.) Characteristics for the base silicon substrate(thickness, crystal orientation, dopant, etc.) Characteristics of the buried oxide (thickness,dielectric breakdown voltage, etc.) Misalignment of wafer orientation between the SOIlayer and the handle wafer

&lt;!-- Page 33 --&gt;

SEMI M47-0704 Â© SEMI 2001, 20043  Sampling plan and lot acceptance procedures (seeSection 7) Methods of test and measurements (see Section 8) 6 Requirement6.1 Requirements of SOI wafers consists of a basesilicon wafer specification part and an SOI waferspecification part. A base silicon wafer is specifiedbased on a SEMI M18 format. A similar format isapplied for the specification of an SOI wafer. 6.2 As a minimum, the base silicon wafer shallconform to SEMI M1 and the appropriate individualpolished monocrystalline silicon wafer standard; i.e.JEITA EM-3602.6.3 SOI wafer specified items and test methods arelisted in Table 1 and shall not exceed the limits as givenin Table 1. Table 1 Specification of SOI Wafers for CMOS LSI ApplicationsSpecification UnitsItemSIMOX BondedStandardreferenceTest method Base Silicon Wafer1. GENERAL CHARACTERISTICS1.1 Growth Method CZ CZ1.2 Crystal Orientation (100) Â± 1 (100) Â± 1 SEMI MF26 X-ray diffraction1.3 Conductivity Type P-type P-type SEMI MF42 Hot point probe1.4 Dopant Boron Boron1.5 Edge Exclusion, Nominal 3 (mm) 3 (mm)2. ELECTRICAL CHARACTERISTICS2.1 Resistivity (Center Point) See NOTE 1. See NOTE 1. SEMI MF84 4-point probe3. CHEMICAL CHARACTERISTICS3.1 Oxygen Concentration See NOTE 1. See NOTE 1. SEMI MF1188,SEMI MF1619,JEITA EM-3504 IR absorption 4. STRUCTURAL CHARACTERISTICS4.2 Slip None None SEMI MF523 Visual inspection4.3 Lineage None None SEMI MF523 Visual inspection4.4 Twin None None SEMI MF523 Visual inspection4.5 Swirl None None SEMI MF523 Visual inspection4.6 Shallow Pits None None SEMI MF523 Visual inspection5. WAFER PREPARATION CHARACTERISITICS5.1 Wafer ID See NOTE 1. See NOTE 1.5.4 Extrinsic GetteringTreatmentSee NOTE 1. See NOTE 1. 6. MECHANICAL CHARACTERISTICSNominal Diameter 150 / 200 (mm) 150 / 200 (mm) SEMI MF20746.1Diameter Tolerance â‰¤ Â± 0.2 (mm) â‰¤ Â± 0.2 (mm) SEMI MF20746.2 Primary FlatLength/Notch DimensionSEMI M1 orJEITA EM-3602SEMI M1 orJEITA EM-36026.3 Primary Flat/NotchOrientation\[011\] Â± 1 \[011\] Â± 1 SEMI MF671,SEMI MF11526.6 Edge Profile SEMI M1 SEMI M1 SEMI MF9286.6.1 Edge Surface Finish See NOTE 1. See NOTE 1. SEMI MF9286.7 Thickness SEMI M1 orJEITA EM-3602SEMI M1 orJEITA EM-3602SEMI MF533 Thickness gauge 6.8 Thickness Variation(TTV)SEMI M1 SEMI M1 SEMI MF533 Thickness gauge 6.14 Flatness Site See NOTE 1. See NOTE 1.

&lt;!-- Page 34 --&gt;

SEMI M47-0704 Â© SEMI 2001, 2004 4 Specification UnitsItemSIMOX BondedStandardreferenceTest method (Refer to SEMIM18.)(Refer to SEMI M18.) 8. FRONT SURFACE VISUAL INSPECTION CHARACTERISTICS8.01 Specified according toSEMI M1 Table 1SEMI MF523 Visual inspection 9. BACK SURFACE VISUAL INSPECTION CHARACTERISTICS9.01 Specified according toSEMI M1 Table 1SEMI MF523 Visual inspection SOI Wafer25. SOI LAYER CHARACTERISTICS25.0 Type of SOI SIMOX Bonded25.1 Growth Method CZ See NOTE 1.25.2 Surface Silicon Thickness â‰¤ 0.2 (m)See NOTE 1.â‰¤ 0.2 (m)See NOTE 1.Spectroscopicellipsometry,Spectroscopicreflectometry25.3 Surface Silicon ThicknessMean Value Variationâ‰¤ Â± 5 (nm) â‰¤ Â± 5 (nm)See NOTE 2.Spectroscopicellipsometry,Spectroscopicreflectometry25.4 Surface Silicon ThicknessVariation in Waferâ‰¤ Â± 3 (nm) â‰¤ Â± 7.5 (nm)See NOTE 2.25.5 Crystal Orientation (100) Â± 1 (100) Â± 1 SEMI MF26 X-ray diffraction25.6 Rotation Misalignment NA â‰¤ Â± 1 Visual25.7 Edge Exclusion, Nominal 5 (mm)See NOTE 3.5 (mm)See NOTE 3.25.8 Non-SOI Edge Area NA â‰¤ 3 (mm) Visual25.9 Conductivity Type P-type P-type SEMI MF4225.10 Dopant Boron Boron Secondary ion massspectroscopy25.11 Dopant Concentration See NOTE 1. See NOTE 1. Secondary ion massspectroscopy25.12 SOI Etch Pit &lt; 1  106 (/cm2) &lt; 1  10 4 (/cm2) Secco's etching25.13 Threading Dislocation &lt; 5  104 (/cm2)(LD)&lt; 5  105 (/cm2)(HD) NA Secco's etching 25.14 HF Defect &lt; 0.5 (/cm2) &lt; 0.5 (/cm2)(150 mm)&lt; 0.3 (/cm2)(200 mm) HF etching 25.15 Void NA See NOTE 1. Visual, Automatedparticle counter25.16 Roughness (Si surface)rms @ 2  2m&lt; 0.4 (nm) &lt; 0.2 (nm) JEITA EM-3505 Atomic force microscope 25.17 Surface MetalContamination (Fe, Cr,Ni, Cu) &lt; 5  1010 (/cm2)for each atom&lt; 5  1010 (/cm2) foreach atomSEMI MF1526 TXRFAAS, ICP-MS

&lt;!-- Page 35 --&gt;

SEMI M47-0704 Â© SEMI 2001, 20045 Specification UnitsItemSIMOX BondedStandardreferenceTest method 26. BOX CHARACTERISTICS26.1 BOX Thickness â‰¤ 0.4 (m)See NOTE 1.â‰¤ 0.4 (m)See NOTE 1.Spectroscopicellipsometry,Spectroscopicreflectometry26.2 BOX Thickness Variation â‰¤ Â± 5 (%) â‰¤ Â± 5 (%) Spectroscopicellipsometry,Spectroscopicreflectometry26.3 Bonded Interface Location NA See NOTE 1. 26.4 BOX Pinholes &lt; 0.5 (/cm2) (LD)&lt; 0.1 (/cm2) (HD)&lt; 0.1 (/cm2) Cu plating, BOXcapacitor26.5 Dielectric Breakdown &gt; 5 (MV/cm) &gt; 6 (MV/cm) BOX capacitor27. MECHANICAL CHARACTERISTICS27.1 Warp &lt; 40 (m) (LD)&lt; 50 (m) (HD)&lt; 40 (m) SEMI MF1390 Automated noncontactscanning27.2 Flatness-site See NOTE 1.(Refer to SEMIM18.) See NOTE 1.(Refer to SEMI M18.) 28. FRONT SURFACE VISUAL INSPECTION CHARACTERISTICS28.1 Scratch None None SEMI MF523 Visual inspection28.2 Haze None None SEMI MF523 Visual inspection28.3 LLS@particle sizeâ‰¤ 0.3 (/cm2) @ &gt;0.25 mâ‰¤ 0.3 (/cm2) @ &gt; 0.2mSEMI MF523 Automated particlecounter28.4 Slip See NOTE 1. See NOTE 1. SEMI MF523 Visual inspection28.5 Edge Chip SEMI M1 SEMI M1 SEMI MF523 Visual inspection28.6 Edge Crack SEMI M1 SEMI M1 SEMI MF523 Visual inspection28.7 Foreign Matter See NOTE 1. See NOTE 1. SEMI MF523 Visual inspection29. BACK SURFACE CHARACTERISTICS29.1 Backside MetalContamination (Fe, Cr,Ni, Cu) &lt; 1  1011 (/cm2)for each atom&lt; 1  1011 (/cm2) foreach atomAAS, ICP-MS NOTE 1: to be specified or discussed between users and suppliersNOTE 2: typically 0.1 m and thicker SOI are specified. Thinner SOI is to be discussed between users and suppliers.NOTE 3: It is specified by a distance from the FQA boundary to the periphery of a base wafer of nominal dimensions. It is not a distance from anedge of an SOI layer.NA: not applicableLD: Low dose SIMOX with BOX thickness â‰¤ 200 nmHD: High dose SIMOX with BOX thickness &gt; 200 nm7 Sampling Plan7.1 Unless otherwise specified, ASTM Practice E 122shall be used. When so specified, appropriate samplesizes shall be selected from each lot in accordance withANSI/ASQC Z1.4. Each quality characteristic shall beassigned with an acceptable quality level (AQL) of lottolerance percent defective (LTPD) value in accordancewith ANSI/ASQC Z1.4 definitions for critical, major,and minor classifications. If desired and so specified inthe contract or order, each of these classifications may alternatively be assigned cumulative AQL or LTPDvalues. Inspection levels shall be agreed upon betweenusers and suppliers. 8 Test Methods8.1 Thickness of Surface Silicon Layer and BuriedOxide Layer8.1.1 Measurement Methods  Two non-contact, non-destructive optical characterization techniques,spectroscopic ellipsometry (SE) and spectroscopic

&lt;!-- Page 36 --&gt;

SEMI M47-0704 Â© SEMI 2001, 2004 6 reflectometry, have proven useful both for surfacesilicon layer and buried oxide (BOX) layer thicknessmeasurements. Both techniques use reflected light toallow deduction of the thickness and refractive index ofthin layers. In both cases, layer thickness and index ofrefraction data must be backed out of the measuredoptical data by a process of successive approximation.Silicon islands in the BOX layer of SIMOX andinterface non-uniformity make these techniques lessreliable.8.1.1.1 Spectroscopic Ellipsometry (SE) Measurement In this measurement, white light from a xenon arclamp passes through a polarizing rotating filter andilluminates the sample site under study; reflected lightpasses through an analyzer to a monochrometer andphotomultiplier detector. For each wavelength,reflectivity oscillates with polarizer rotation; themagnitude and phase of reflectivity changes aremeasured to determine ellipsometric angles,  and .The two measured spectra are fit by successiveapproximation to allow determination of the surfacesilicon layer and BOX layer thickness and oxidecomposition. For SE, the choice of instrument andassociated model and fitting parameters affect theconfidence-of-fit, so they should be taken into accountin the user-supplier agreement.8.1.1.2 Spectroscopic Reflectometry Measurement In this measurement, light from a xenon arc lamppasses through a grating monochrometer or opticalband-pass filters and illuminates the sample site understudy; reflected light is gathered by a detector. Specularreflectivity is plotted as a function of wavelength from0.4 m to 1.1 m. The analysis proceeds by makingsuccessively better approximations to index ofrefraction and absorption of each layer until anacceptable fit is achieved. Measurements are made witha reflectance mode optical interferometer.8.1.1.3 Optical Model Fitting and Correlation There are slight, systematic differences between layerthickness measured by SE and spectroscopicreflectometry. Because of this, users and suppliersshould specify the actual measurement method to beused. The two methods offer results which arereproducible and well-correlated with each other over awide range of conditions. If both measurementtechniques are used, it is recommended that thereflectance system measurements should be calibratedto fit the results of the SE.8.1.2 Measurement Positions  The measurementstrategy is to make a detailed measurement with anaccurate fit on at least nine wafer sites, for example, thewafer center, four points at half of the wafer radius andfour points at 10 mm from the wafer edge. The numberand position of wafer sites to be monitored should be agreed on between users and suppliers. Generally, thegreater the variability relative to the mean, the largerthe number of sites that should be monitored. In eachcase, the measurement system supplies a goodness-of-fit" parameter that indicates a level of confidence in thefit to the measured data.8.1.3 Surface Silicon Layer and Buried Oxide (BOX)Layer Thickness  Spectra for each site are fitindependently with both the surface silicon and BOXlayer thickness as adjustable parameters. Both the meanthickness and the uniformity should be specified.8.1.4 Surface Silicon Thickness Mean Value Variation8.1.4.1 After surface silicon layer thickness ismeasured for predetermined number of wafers andmean value of surface silicon thickness is derived foreach wafer, the maximum and the minimum values arechosen, and then the variation (nm) is calculated as;Â± (Maximum mean value  Minimum mean value) / 28.1.4.2 In case of quite large number of wafers (ex. afew hundreds), the variation (mm) can be calculated as;Â± 3 (3 times of the standard deviation)under agreement between users and suppliers.8.1.5 Surface Silicon Thickness Variation in Wafer8.1.5.1 After surface silicon layer thickness ismeasured at predetermined number of points within anSOI wafer, the maximum and the minimum values arechosen, and then the variation (nm) is calculated as ;Â± (Maximum value  Minimum value) / 28.1.5.2 In case of multi-points measurements (ex. a fewhundreds) within an SOI wafer, the variation (nm) canbe calculated as;Â± 3 (3 times of the standard deviation)under agreement between users and suppliers.8.1.6 Buried Oxide (BOX) Thickness Variation8.1.6.1 After BOX thickness is measured forpredetermined number of points on predeterminednumber of wafers, the maximum and the minimumvalues are chosen, and then the variation (%) iscalculated as;Â± (Maximum value  Minimum value)  100 / (2 mean value)8.1.6.2 In case of multi-points measurements (ex. a fewhundreds) within an SOI wafer or quite large number ofwafers (ex. a few hundreds), the variation (%) can becalculated as;Â± 3 (3 times of the standard deviation)  100 / (meanvalue)under agreement between users and suppliers.

&lt;!-- Page 37 --&gt;

SEMI M47-0704 Â© SEMI 2001, 20047 8.2 Dopant Concentration8.2.1 Secondary Ion Mass Spectroscopy (SIMS) isutilized to determine dopant concentration in surfacesilicon layer.8.2.2 The acceptable dopant concentrations are to bedetermined by agreement between users and suppliers.8.3 Defects in Surface Silicon Layer8.3.1 SOI Etch Pit8.3.1.1 Defects in surface silicon layer includingstacking faults, threading dislocations and other crystaldefects are evaluated by destructive chemical etchingand microscopic etch pit density measurements. Theappropriate evaluation procedure for SOI wafers, whichdepends on type of defects targeted and thickness ofsurface silicon layers, is determined by agreementbetween users and suppliers.8.3.1.2 Following are examples of the evaluation onSIMOX wafers and bonded wafers.8.3.1.3 Example 1  SOI etch pit evaluation inSIMOX wafers: Samples are first immersed in HF toremove oxide from the surface. Then the samples areetched by Secco etch. In the case of a relatively thickSOI layer such as 170200 nm, freshly preparedstandard Secco Etch can be used: one part (by volume)of a 0.15 molar solution of K 2Cr 3O 7 in distilled waterand two parts HF (49%). In the case of a thin SOI layerbelow 100 nm, the samples are etched for 30 seconds inthe solution5 : 50 ml of HF (49%) plus 80 ml of HNO 3(61%) plus 160 ml of H 2O \[K 2Cr2O 7 1g +Cu(NO 3) 23H 2O 4g\] (a sort of diluted Secco etch). Forboth cases, the etching should continue until 50 nm ofthe surface Si remains. After the etching and rinsing inwater, samples are dipped in HF (49%) for 5 minutes.The HF etches the buried oxide and creates cavitiesunder the etch pits. The number of etch pits is countedthrough optical microscope. The etch pits includevarious defects such as threading dislocations andstacking fault pyramid.8.3.1.4 Example 2  SOI etch pit evaluation in bondedSOI wafers fabricated by delamination followed byCMP: SOI etch pit density increases when remainingSOI thickness after Secco etching is thinner andthinner. SOI layers thicker than 150 nm are usuallyetched down to 50 nm by Secco etching before SOIetch pits are counted. These pits are detected whenselectively etched depth or the size of defects is largerthan SOI layer thickness remaining after Secco etching.Thus, damages deeper than 50 nm or defects larger than50 nm can be detected. These pits come from defects 5 L. F. Giles, A. Nejim, and P. L. F. Hemment, Materials Chemistryand Physics, vol.35, p. 129, 1993. contained in original silicon material and/or damages ordefects induced in SOI fabrication process. The formerincludes COP, bulk micro defects, oxygen precipitates,and so on. The latter includes CMP damages, defectsinduced by heat cycles and so on, as possibility. Todefine origins of SOI etch pits, their distribution indepth of SOI layers and/or that on a wafer should beevaluated. For example, CMP damages may belocalized on surface of SOI layers. By etching SOIsurfaces up to desired depth with using non-selectiveetching such as KOH followed by Secco etching, etchpits due to CMP damages disappear. The depthdistribution of defects or damages can be evaluated inthis manner.6 8.3.1.5 Example 3  SOI etch pit evaluation in bondedSOI wafers formed by epitaxial layer transfertechnology: In this case, there is no COP, bulk microdefects, and oxygen precipitates in the SOI layerbecause it is made of epitaxially grown Si on porous Si.In addition, mechanical damage related defect is notintroduced, since the SOI surface is smoothed out byhydrogen annealing instead of polishing. The majordefect in this type of SOI wafers is same sidedpyramidal stacking fault, that is induced at the initialstage of the epitaxy, and is grown through the epitaxywith upside-down pyramidal shape7, and then is turnedupside-down again by bonding. This defect is decoratedas the etch pit by standard or diluted Seccos etching asdescribed in Example 1 in conjunction with HFdipping. It is enough to etch until 50 nm of the SOIlayer remaining to etch the defect portion through theSOI layer selectively by the defect etching such asSecco etching because the stacking fault penetratesthrough the SOI layer. The following HF dippingetches the BOX through the etch pit to form largecavity. It helps to count low density of defects in a wideobservation area with low magnification microscope.8.3.2 Threading Dislocation8.3.2.1 The etching of the SIMOX sample shownabove in Section 8.3.1.3 (Example 1) is terminatedwhen the remaining surface silicon layer thickness is1/31/2 of the initial thickness and then dipped in HF asthe same manner as Example 1. In this case the etchpits include mainly threading dislocations only whichcan be counted through optical microscope.8.3.3 HF Defect8.3.3.1 Measurement of the microscopic etch pitdensity following an HF etch is commonly used todisclose defects in SOI material. Pitting of surface 5 K. Mitani, H. Aga, and M. Nakano, Jpn. J. Appl. Phys. vol.36, p.1646 1997.7 N. Sato, K. Sakaguchi, K. Yamagata, Y. Fujiyama, J. Nakayama,and T. Yonehara, Jpn. J. Appl. Phys. vol.35, p. 973 (1996).

&lt;!-- Page 38 --&gt;

SEMI M47-0704 Â© SEMI 2001, 2004 8 silicon may be present before the HF etch or be causedby HF etching. For this destructive measurement, awhole wafer or at least one quarter of a wafer should beused. The sample is placed in concentrated (49%) HFfor 10 to 15 minutes or diluted (e.g. 25%) HF for longertime (e.g. 3 to 4 hours), then removed, rinsed and dried.If there are pits or voids and/or metal particles orsilicides formed in the surface silicon layer, the HFetches the metals/silicides and then etch the buriedoxide. This results in local etching of BOX with 2550m diameter (depending on the HF concentration andthe etch time) centered on the original defects. Thedefect density is then measured in an opticalmicroscope using a 5 objective and 10 eyepiece orcomparable setup. The samples should be scanned forwhole surface within edge exclusion boundary.8.3.4 Void8.3.4.1 Voids are determined as an unbonded area onbonded SOI wafers. See SEMI M41. Because SOI layerin thin bonded SOI wafers are typically 0.2 m thick orthinner, void areas are broken and SOI layers as well asBOX are usually absent. By this reason, voids arespecified as local absence of SOI layers and/or BOX inbonded wafers in this specification.8.3.4.2 Visual inspection  Under visible light, theedge of voids is detected because the edge area is step-shaped due to absence of SOI layers and/or BOXlayers. See Section 8.8 for inspection conditions.8.3.4.3 Detection as large LLS  The edge of localabsence of SOI layer and/or BOX scatters light.Therefore, voids are detected as large LLS. See Section8.7.2 for the principle. A size of LLS corresponding tovarious sizes of voids should be calibrated or correlatedby comparison of defects one by one using amicroscope.8.4 Surface Roughness8.4.1 AFM (Atomic Force Microscope)  Bycontacting the probe equipped with the cantilever ontothe wafer surface of the sample, and by scanning thecantilever and detecting the variation by opticalmethod, the roughness information is obtained. Atapping mode is commonly used.8.5 Metal Contamination8.5.1 The surface metal contamination can bemeasured by TXRF, AAS and ICP-MS methods.8.5.2 TXRF (Total X-Ray Fluorescence)  Total X-rayFluorescence uses a low angle incident, and a tightlycollimated X-ray beam excites the characteristic X-raysfrom impurity atoms near the sample surface. Usually,the angle of X-ray incidence is less than 0.1 degree. Theelement identification and the amount of the element can be obtained by measuring energy and intensities offluorescence X-ray. The instrument provides a map ofimpurity element distribution. Surface roughness maychange metal detection sensitivity. Thus, calibration issuggested before samples with deferent level ofroughness, e.g. back surface, are measured. A referencefor details is SEMI MF1526.8.5.3 AAS (Atomic Absorption Spectroscopy)8.5.3.1 The elemental characteristic absorption of theatom is measured by introducing sample solution asaerosol into the flame and then spectral absorptionthrough the flame from the light source is detected bythe spectrometer. The flameless method, superior to theflame method in the sensitivity, is now broadly used.8.5.3.2 Sample Preparation  Careful samplepreparation is necessary for the precise measurement.SOI wafer surface is exposed to HF vapor, and metalson the surface are collected as droplet. To improvesensitivity, the volume of collective solution should beas small as possible and HF drops are rolled all over thesurface in collective operation. In case of preciousmetals, it is better to use other kinds of collectivesolutions instead, since they are not dissolved orcollected by HF solution itself.Examples:1. For Cu ; HF-H2O 2 (HF (50 wt.%) : H 2O 2 (31wt.%): H 2O = 1 : 17 : 82 volume ratio)2. For Au and Pt ; aqua regia (HNO 3 (68 wt.%) : HCl(36 wt.%) = 1 : 3 volume ratio)8.5.4 ICP-MS (Inductively Coupled Plasma MassSpectroscopy)8.5.4.1 ICP-MS is composed of ICP (InductivelyCoupled Plasma) part as an ion source and MS (MassSpectrometer) part, which measures the ions generatedat ICP part. Usually, sample solution is vaporized in thenebulizer and then finally introduced into Argon plasmain the silica tube called torch through the spraychamber. The sample is decomposed, evaporated,atomized and then ionized in the Argon plasma. Exceptfor few atoms that have relatively high ionizationpotential, most of the elements (&gt; 90%) can be ionized.Ions are identified and measured in amount by the massspectrometer.8.5.4.2 Sample Preparation  The same method asAAS method is applicable. In case of quantitativemeasurement of Fe, since its mass weight is close tothat of ArO + , it is necessary to pay attention todegradation of detection sensitivity.

&lt;!-- Page 39 --&gt;

SEMI M47-0704 Â© SEMI 2001, 20049 8.6 BOX Defect8.6.1 BOX Pinhole Measurement-1 (by CuSO4 platingor copper decoration)8.6.1.1 BOX pinhole evaluations shall be made byCuSO 4 plating or copper decoration methods. They canbe also evaluated by BOX capacitor dielectricbreakdown, the details of which are explained later inBOX Pinhole Measurement-2.8.6.1.2 In evaluation by CuSO 4 plating method, thesample wafer is placed (front face down) on a papertowel soaked in 20% CuSO 4 solution on top of a copperplate. An aluminum plate is placed on the back of thewafer. The copper plate is grounded, and 25 V DC isapplied to the aluminum plate. Small leakage currents(sub-A) through pinholes in the BOX cause copper toplate out onto the towel with the density same as BOXpinhole density.8.6.1.3 In evaluation by copper decoration method, anSOI layer is first etched off by KOH solution to exposea BOX layer. Then the wafer is immersed in methanoland brought downward into direct contact with thegold-coated cathode. A copper mesh as an anode isimmersed in the liquid 5 mm above the wafer. Requiredvoltage is applied, such as the electric field in theburied oxide layer is 1 MV/cm. The voltage ismeasured at the oxide surface with a surface voltageprobe. Localized copper decorations at pinhole sites inthe oxide are observed with a low power opticalmicroscope.8.6.2 BOX Capacitor Dielectric Breakdown  Thisparameter can be measured with BOX capacitor. TheBOX thickness affects both the test procedure (such ascapacitor area and voltage criterion) and the allowablevalues of measured parameters. These should bedetermined by agreement between users and suppliers.8.6.2.1 Test Structure  BOX capacitor utilizingmesa-etched SOI layers and Si substrates for bothelectrodes to apply electric field to the embedded buriedoxide is used. The area of capacitor, which affects thebreakdown voltage, should be determined by agreementbetween users and suppliers. Typical capacitor area is0.010.1 cm2. The electrode material and thicknessaffect the breakdown phenomena due to thermal effects,and so should be included in the agreement.8.6.2.2 Test Method: Staircase I-V Measurement Voltage is stepped in one-volt increments from zero tountil destructive breakdown is sensed. The test detectsthe onset of high field conduction, as well as the pointof destructive or massive charge injection and trapping. 8.6.3 BOX Pinhole Measurement-2 (by DielectricBreakdown)8.6.3.1 Buried oxide pinhole can be detected also byBOX capacitor.8.6.3.2 Test Structure  BOX capacitor having an areaequal to or greater than 0.05 cm2.8.6.3.3 Test Method: Staircase I-V  Measurementtesting can be done for both Type I and Type II defectswhere Type I defects are silicon pipes traversing theburied oxide, and Type II defects are local regions ofthin buried oxide. If Type II defect density is sought,capacitors are subjected to a series of 30 voltage stepsof 3.3 volts, with current monitored after each step,using a failure criterion of 1 nA.8.6.3.4 Any capacitor displaying the failure current ormore for applied field less than 2 MV/cm is considereddefective. Defect density of either type is calculatedfrom the yield of good capacitors, (Y = 1  # failed/#tested), using Poisson statistics;D = 1n (Y)/A,where A is the total area of the capacitors tested.8.7 Particle (LLS : Localized Light Scatterer)8.7.1 Light Scattering Tomography  The particlelarger than predetermined threshold size is counted byan automated particle counter.8.7.2 Principle of Measurement  By scanning thelaser beam on the wafer surface, the light scattered byparticles on a wafer is detected. The scattered light andthe noise from the wafer surface is detected as a directcurrent, on the other hand, the scattered light by theparticles can be detected as pulse components. Theparticle size can be calibrated with standard polystyrenelatex spheres. SOI wafers usually have scattering noisefrom the layer interface. It is necessary to reduceincident angle of the laser beam to increase thereflective component from the surface. For example,S/N ratio is improved when using S-polarized light of10 degree incident, 85% of its component is reflectedfrom silicon surface.NOTE 2: Detailed procedure of size calibration with standardpolystyrene latex spheres: Refer to ASTM F1620.NOTE 3: Measurement procedure should be determined byagreement between users and suppliers.8.8 Visual Inspection  SOI wafer can be visuallyinspected in accordance with SEMI MF523. Theautomatic inspection equipment is also used whenavailable. For visual inspection, the collimated highintensity bright light (e.g. 500,000 lux) is used. Underusing this light, SOI wafer is inspected for haze, slip,

&lt;!-- Page 40 --&gt;

SEMI M47-0704 Â© SEMI 2001, 2004 10 scratches, chips, cracks, pits, dimples, mound, orangepeel, voids, LLS and contamination. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standard setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use of copy-righted material or of an invention covered by patentrights. By publication of this standard, SEMI takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any itemmentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 41 --&gt;

SEMI M48-1101 Â© SEMI 20011 SEMI M48-1101GUIDE FOR EVALUATING CHEMICAL-MECHANICAL POLISHINGPROCESSES OF FILMS ON UNPATTERNED SILICON SUBSTRATES This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibilityof the North American Silicon Wafer Committee. Current edition approved by the North American RegionalStandards Committee on August 27, 2001. Initially available at www.semi.org September 2001; to bepublished November 2001. 1 Purpose1.1 The purpose of this document is to provide a guidefor evaluation of chemical-mechanical polishing (CMP)processes of thin films on unpatterned siliconsubstrates. This includes recommended procedures forprocess testing and reporting formats.1.2 This guide is intended for use by both suppliers andend users. 2 Scope2.1 This document provides a guide for evaluating aCMP process for films deposited or grown on anunpatterned silicon substrate. These evaluations couldinclude tests with fixed polishing time, fixed removalrate, fixed ending thickness, time-dependent materialremoval, and others.2.2 Recommended procedures for characterizing aCMP process are discussed in this guide.2.3 This guide suggests selected parameters and valuesof the properties of the starting monitor wafer.2.4 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety health practices and determine theapplicability or regulatory limitations prior to use. 3 Limitations3.1 The guide does not address evaluation of CMPprocesses for films on patterned substrates.3.2 Evaluation of surface quality or surfacecontamination is not addressed in this document.Surface quality and surface contamination are importantaspects of the CMP process evaluation but they arebeyond the scope of this guide.3.3 This guide employs sample standard deviation toestimate variation.3.4 Wafer positioning precision on a metrology toolcan affect the precision of the polishing evaluation.This issue is not addressed in this standard. 3.5 The values derived from the calculations in thisguide are sample-dependent. They are affected bymeasurement location and number of observations. 4 Referenced Standards4.1 SEMI StandardsSEMI E89  Guide for Measurement SystemCapability AnalysisSEMI M1  Specifications For PolishedMonocrystalline Silicon WafersSEMI M11  Specifications For Silicon EpitaxialWafers For Integrated Circuit (IC) ApplicationsSEMI M20  Specification for Establishing a WaferCoordinate System.4.2 ASTM Standards1 F 534  Test Method for Bow of Silicon SlicesF 1390  Standard Test Method for Measuring Warpon Silicon Wafers by Automated Noncontact ScanningF 1530  Test Method for Measuring Flatness,Thickness and Thickness Variation on Silicon Wafersby Automated Noncontact ScanningF 1618  Standard Practice for Determination ofUniformity of Thin Films on Silicon Wafers.4.3 DIN Standards2 DIN 50441/4  Prfung von Materialen fr dieHalbleitertechnologie; Messung der geometrischenDimensionen von Halbleiterscheiben;Scheibendurchmesser und Flattiefe. (MeasurementDetermination of the Geometric Dimensions ofSemiconductors Slices \[including\] Diameter and FlatDepth)NOTE 1: Unless otherwise indicated, all documents citedshall be the latest published versions. 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:www.astm.org2 DIN Standards, Deutsches Institut fur Normung e.v., availablefrom Beuth Verlag GmbH, Burggrafenstrasse 4-10, D-1000 Berlin30, Germany

&lt;!-- Page 42 --&gt;

SEMI M48-1101 Â© SEMI 2001 2 5 Terminology5.1 blanket polish  polishing of material depositedon an unpatterned silicon substrate.5.2 diameter scan  measurements of material on awafer taken along a specified diameter. The diameterscan is useful in determining the thickness profile of thematerial on the wafer surface.5.3 edge scan  measurements of material taken alonga specified radial segment in the edge region of thewafer. A series of edge scans can be employed todetermine circumferential thickness profile.5.3.1 Discussion  the data density for edge scanmeasurements is generally higher than for othermeasurements. Combining a low-density diameterscan in the central region of the wafer with a higher-density edge scan, taken along the same scan line, canimprove throughput with appropriate localmeasurement data density.5.4 film total thickness variation (film TTV)  the totalthickness variation (Thk max  Thk min) of film materialamong a set of measurement points.5.4.1 Discussion  The variation may pertain to aregion within a wafer, a complete wafer or multiplewafers with a single polish head, or multiple waferswith multiple polish heads. These wafer and headcombinations must be considered in planning andcomparing measurements. If one assumes that a givenwafer is polished by a subset of the tool heads (typicallyone), a hierarchical relationship exists such that wafersmust be associated with the (tool head) subsets used topolish them. Another way to look at this is, if head isconsidered an experimental treatment, then a waferpolished by one head will be assumed to be treateddifferently than a wafer polished by a different head.This relationship leads to what is known as a hierarchicor nested model. (In this case, one says that wafer isnested within head). A more complete model wouldalso treat head as a fixed effect, wafer random andnested within head, and error as nested with head andwafer. A random effect indicates that the observationcomes from a random sample of a larger population.Head is a fixed effect because the entire population ofheads (i.e., all the heads on the tools) constitutes theentire population of interest. Given this model,variance components would be used to estimate thedifferent sources of variation. In this case, the samplestandard deviation underestimates the populationstandard deviation. Historically, the expected value ofthe variance components is equal to the populationstandard deviation. This is not the case for the samplestandard deviation. 5.5 head to head removal rate non-uniformity(HTHNU)  this metric is useful when evaluatingpolishing processes on a multi-head tool configuration.It is the standard deviation (1) of the removal ratevariation from polish head (HTH) to polish head for afixed number of wafers where the number of wafers runfor each head must be equal. It is expressed as follows: H T H N U = ( R R R R H T H )k211 =kp p 1)Where k is the head indexer and p is the total number ofheads. kRR is the average within wafer removal rate ofhead k. HTHRR is the head to head wafer removal rateaveraged across all wafers and all heads. Themeasurement site locations on each wafer must beidentical for all wafers sampled.It may also be expressed as a percentage of the averagehead to head removal rate: ) % HTHNU = RR k RR HTH RR HTHx 100 k = 1 p p  1( 2 2)5.6 removal rate (RR)  the amount of materialremoved per unit time during the polish process. Atany given point i on the wafer, the removal rate isexpressed by RR Thk pre Thk postPolish timeii i=  3)5.7 thickness, prepolish (Thkpre )  the thickness ofmaterial on an incoming blanket film wafer prior topolish.5.8 thickness, post-polish (Thkpost )  the thickness ofmaterial remaining at a measurement site on a siliconsubstrate after completion of the polish process.5.9 wafer to wafer (WTW) variation  the variationacross multiple wafers at site locations where thelocations on each wafer are identical for all waferssampled.5.10 wafer to wafer removal rate nonuniformity(WTWNU)  a measure of the wafer to wafer removalrate variation. It is the standard deviation (1) of theremoval rate variation wafer to wafer over a polish run

&lt;!-- Page 43 --&gt;

SEMI M48-1101 Â© SEMI 20013 that employs a single polishing head. The averageremoval rate for such a group of wafers is expressed as: Average WTW RR RR RRmWTWj = =j m 1 4)where j is the wafer indexer and m is the total numberof wafers within the group. A typical number for m is â‰¥25.The measurement site locations on each wafer must beidentical for all wafers sampled. The wafer-to-waferremoval non-uniformity is expressed as follows: WTWNU =(RR WIW RR WTW ) 211  =jm m 5)It may also be expressed as a percentage of the averagewafer to wafer removal rate: )( % WTWNU= RR RR RR 100 WIWj WTW WTW 2 1   m j = 1m 6)5.11 within wafer average removal rate  the averageremoval rate within a wafer. It is given as Average WI W RR RR RR inWIW = =i n 1 7)where i is the site indexer and n is the total number ofmeasurement sites within the wafer, and RR i is withinwafer removal rate.5.12 within wafer removal rate nonuniformity(WIWNU)  a measure of removal rate variation. It isthe standard deviation (1) of the removal rate withinthe wafer and is expressed as follows: W IW NU =( RR i RR W IW ) 21 =in n  18)where i is the site indexer, n is the total number ofmeasurement sites on the wafer and WIWRR is theaverage within wafer removal rate. It may also beexpressed as a percentage of the average removal rate: )( % WIWNU = RR RR RR 100 i WIW WIW 2 1   i =1 n n 9)5.13 within wafer (WIW) variation  the variation inmeasurement values obtained at defined locationswithin a single wafer. 6 CMP Process Test6.1 Introduction6.1.1 The CMP process test should be performed withattention to the quality of both the substrate and theincoming film material, and the relative condition of theconsumables and polishing system being utilized.6.1.2 The number of wafers within the group should bespecified.6.2 Monitor Wafer6.2.1 Monitor wafer specifications should be per SEMIM1 for incoming bow, warp, total thickness variation(TTV), and edge profile.6.2.2 The geometry of the wafer may influence theCMP process results. Tables R-1 and R-2 in RelatedInformation 1 recommend specifications for wafergeometry that can minimize the effects of suchgeometry on the CMP process test.6.2.3 Record bow, warp and other wafer geometrycharacteristics.6.2.4 Wafers can be laser-marked for ease of tracking.Data taken in this mark area should be excluded fromthe process analysis. It is desirable that all wafers in anevaluation lot contain marks at the same nominallocations.6.3 Incoming Film Properties6.3.1 Record the incoming film type and depositiontool and, where applicable, the deposition processconditions.6.3.2 Ascertain that the incoming film thickness issufficient to prevent polishing through to the substrate.See Tables R-1 and R-2 in Related Information 1 forrecommended values for incoming film thickness.6.4 Post-process Measurements6.4.1 Record bow, warp and the same other wafergeometry characteristics determined in Section 6.2.3.NOTE 2: These post-process measurement values may varyarbitrarily relative to the pre-process values.

&lt;!-- Page 44 --&gt;

SEMI M48-1101 Â© SEMI 2001 4 6.4.2 Record final film thickness in the same locationsemployed for the starting film.6.4.3 Calculate global and local film thickness changesappropriate for the application of interest.6.5 Metrology tools6.5.1 Select a film thickness measurement systemsuitable for the film and sampling pattern to becharacterized.6.5.1.1 Perform a gauge study on each metrology toolaccordance with SEMI E89 to determine itseffectiveness for the films to be measured.6.5.2 Ascertain that the metrology tool is operatingproperly under Statistical Process Control prior to usein the CMP process test.6.5.3 Perform tool calibration in accordance with thetool suppliers instructions.6.6 CMP Consumables6.6.1 Identify all consumables including pad, insertfilm, slurry type, and conditioning end effector.6.6.2 Record the manufacturers part number and lotnumber (if available) of each consumable item.6.6.3 Record the status and history of each consumableprior to starting the process test.NOTE 3: The history of consumables can affect the CMPprocess test.6.6.4 Perform break-in procedures for pad and carrierfilm as required to ensure stable operation. Base thesebreak-in procedures on recommendations from theconsumable supplier.6.7 Polishing Tool6.7.1 Calibrate and record polish downforce, alignmenttolerances, velocity, fluid dispense rates and otheroperational parameters based on recommendedprocedures from the equipment manufacturer.6.7.2 Polish the samples. 7 Measurement Locations on the Wafer7.1 The number and location of measurement sites arespecific to the process test. In general, locations shouldbe evenly spaced. Data extrapolation beyond theboundary of the measurement site population shouldnot be performed.7.2 ASTM F 1618 covers a set of site distributionpatterns for measuring the uniformity of a thin film on asilicon wafer, similar to Figures 2  5, as well as simpleprocedures for analyzing and reporting the results ofthose measurements. For edge-scan measurements, see Section 7.3.6 below. For spiral-scan measurements, seeSection 7.3.7 below. For full-wafer, high-densitymeasurements, see Section 7.3.10 below.7.3 Select one of these patterns for CMP processanalysis on unpatterned wafers, unless otherwise agreedto.7.3.1 Sampling plans are based on concentric circles,spirals, Cartesian sites, partial-radius, and partial andsingle-diameter sites.7.3.2 Measurements are made at the sites specified inthe chosen sampling plan, using the appropriateinstrumentation and measurement procedure for thefilm parameter of interest.7.3.3 Measures of the dispersion of the values areobtained by simple statistics specified for the samplingplans.7.3.4 For diagonal scan measurements, refer to Figure1. Select values for each of the following scanparameters: Scan Angle, Scan Radius Start/Stop, r 1 / r 2 Number of Measurement Points, n, across thediameter.7.3.5 For edge scan measurements, refer to Figure 6.Select values for each of the following scan parameters: Scan Angle, Inner Scan Radius, r 1 Outer Scan Radius, r 2 Number of Measurement Points, n, between r 1 andr 2.NOTE 4: These n measurement sites are uniformlydistributed.7.3.5.1 Discussion  the data density for edge scanmeasurements is generally higher than for othermeasurements. Combining a low-density diameterscan in the central region of the wafer with a higher-density edge scan, taken along the same scan line, canimprove throughput with appropriate localmeasurement data density.7.3.6 For spiral scan measurements, refer to Figure 7.In such scans, the measurements are evenly distributedfrom near the center (r = 0) to near the edge exclusionboundary (r = 1  EE). For each successive point, boththe radius and the angle are systematically changed.For the 200 mm example with 3 mm edge exclusionshown in Figure 7, the 81 measurement points start at

&lt;!-- Page 45 --&gt;

SEMI M48-1101 Â© SEMI 20015 R1 = 0.10 mm and1 = 0.52. Successive points areincremented with R = 1.21 mm and  = 1.16.NOTE 5: Spiral scans uniformly sample properties that areradially symmetrical. These scans apply equal weight to allmeasurement sites. They also provide radial information,similar to diameter scans, as well as additional theta-relatedinformation that may not be provided by diameter scans.7.3.7 For concentric circle scans, refer to Figures 2 and3. In these scans, the inner circles lie on a fraction ofthe nominal radius. For notched wafers, the outer circlelies on a radius equal to the nominal radius less theedge exclusion, which is conformal with the notch onnotched wafers. For flatted wafers the outer circle lieson a radius equal to the nominal radius less the sum ofthe flat depth plus the edge exclusion. 7.3.8 For Cartesian measurement scans, refer to Figure4.7.3.9 For full-wafer measurements, the measurementssites are evenly spaced over the entire area beingexamined. Typically, the first point is the wafer center,and the remaining measurement sites are equally spacedabout the wafer center in X and Y. This X-Y grid issimilar to Figure 4, but with significantly higher spatialdensity.7.4 Record and identify the measurement site locationsin accordance with SEMI M20.7.4.1 Include an illustration of these locations with thetest setup and with the recorded data set.  Figure 1Diameter Scan = scan orientation; r 1, r2 = scan start/stop

&lt;!-- Page 46 --&gt;

SEMI M48-1101 Â© SEMI 2001 6 R/3 Notched Wafers = R nom  EEFlatted Wafers = R nom  (EE+ Flat Depth) R nominal 2R/3 Â° Figure 2Three Concentric Circles

&lt;!-- Page 47 --&gt;

SEMI M48-1101 Â© SEMI 20017 Notched Wafers = R nom  EEFlatted Wafers = R nom  (EE+ Flat Depth) R/4 3R/4 R/2 Figure 3Four Concentric Circles

&lt;!-- Page 48 --&gt;

SEMI M48-1101 Â© SEMI 2001 8 Ysite X site Figure 4Cartesian Measurement Site Patterns

&lt;!-- Page 49 --&gt;

SEMI M48-1101 Â© SEMI 20019 R nominal Figure 5Single-Diameter High-Density Measurement Sites Figure 6Edge Scan Location

&lt;!-- Page 50 --&gt;

SEMI M48-1101 Â© SEMI 2001 10 -100 -80 -60 -40 -20 0 20 40 60 80 100 -100 -80 -60 -40 -20 0 20 40 60 80 100 Figure 7Spiral Scan Example - 200 mm Diameter Wafer, 81 Points NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility.

</PdfSplitView>
