.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SW2 */
.set SW2__0__DM__MASK, 0xE00000
.set SW2__0__DM__SHIFT, 21
.set SW2__0__DR, CYREG_PRT0_DR
.set SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW2__0__HSIOM_MASK, 0xF0000000
.set SW2__0__HSIOM_SHIFT, 28
.set SW2__0__INTCFG, CYREG_PRT0_INTCFG
.set SW2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__0__MASK, 0x80
.set SW2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__0__PC, CYREG_PRT0_PC
.set SW2__0__PC2, CYREG_PRT0_PC2
.set SW2__0__PORT, 0
.set SW2__0__PS, CYREG_PRT0_PS
.set SW2__0__SHIFT, 7
.set SW2__DR, CYREG_PRT0_DR
.set SW2__INTCFG, CYREG_PRT0_INTCFG
.set SW2__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__MASK, 0x80
.set SW2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__PC, CYREG_PRT0_PC
.set SW2__PC2, CYREG_PRT0_PC2
.set SW2__PORT, 0
.set SW2__PS, CYREG_PRT0_PS
.set SW2__SHIFT, 7

/* V_in */
.set V_in__0__DM__MASK, 0xE00
.set V_in__0__DM__SHIFT, 9
.set V_in__0__DR, CYREG_PRT2_DR
.set V_in__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set V_in__0__HSIOM_MASK, 0x0000F000
.set V_in__0__HSIOM_SHIFT, 12
.set V_in__0__INTCFG, CYREG_PRT2_INTCFG
.set V_in__0__INTSTAT, CYREG_PRT2_INTSTAT
.set V_in__0__MASK, 0x08
.set V_in__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_in__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_in__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_in__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_in__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_in__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_in__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_in__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_in__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_in__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_in__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_in__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_in__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_in__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_in__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_in__0__PC, CYREG_PRT2_PC
.set V_in__0__PC2, CYREG_PRT2_PC2
.set V_in__0__PORT, 2
.set V_in__0__PS, CYREG_PRT2_PS
.set V_in__0__SHIFT, 3
.set V_in__DR, CYREG_PRT2_DR
.set V_in__INTCFG, CYREG_PRT2_INTCFG
.set V_in__INTSTAT, CYREG_PRT2_INTSTAT
.set V_in__MASK, 0x08
.set V_in__PA__CFG0, CYREG_UDB_PA2_CFG0
.set V_in__PA__CFG1, CYREG_UDB_PA2_CFG1
.set V_in__PA__CFG10, CYREG_UDB_PA2_CFG10
.set V_in__PA__CFG11, CYREG_UDB_PA2_CFG11
.set V_in__PA__CFG12, CYREG_UDB_PA2_CFG12
.set V_in__PA__CFG13, CYREG_UDB_PA2_CFG13
.set V_in__PA__CFG14, CYREG_UDB_PA2_CFG14
.set V_in__PA__CFG2, CYREG_UDB_PA2_CFG2
.set V_in__PA__CFG3, CYREG_UDB_PA2_CFG3
.set V_in__PA__CFG4, CYREG_UDB_PA2_CFG4
.set V_in__PA__CFG5, CYREG_UDB_PA2_CFG5
.set V_in__PA__CFG6, CYREG_UDB_PA2_CFG6
.set V_in__PA__CFG7, CYREG_UDB_PA2_CFG7
.set V_in__PA__CFG8, CYREG_UDB_PA2_CFG8
.set V_in__PA__CFG9, CYREG_UDB_PA2_CFG9
.set V_in__PC, CYREG_PRT2_PC
.set V_in__PC2, CYREG_PRT2_PC2
.set V_in__PORT, 2
.set V_in__PS, CYREG_PRT2_PS
.set V_in__SHIFT, 3

/* ADC_1_cy_psoc4_sar */
.set ADC_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_1_intClock */
.set ADC_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_1_intClock__MASK, 0x80000000
.set ADC_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_1_IRQ */
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_1_IRQ__INTC_MASK, 0x4000
.set ADC_1_IRQ__INTC_NUMBER, 14
.set ADC_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_1_SCB */
.set UART_1_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set UART_1_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set UART_1_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_1_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set UART_1_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set UART_1_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set UART_1_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set UART_1_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set UART_1_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set UART_1_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set UART_1_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set UART_1_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set UART_1_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set UART_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_1_SCBCLK__MASK, 0x80000000
.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* UART_1_tx */
.set UART_1_tx__0__DM__MASK, 0x38000
.set UART_1_tx__0__DM__SHIFT, 15
.set UART_1_tx__0__DR, CYREG_PRT0_DR
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_1_tx__0__HSIOM_MASK, 0x00F00000
.set UART_1_tx__0__HSIOM_SHIFT, 20
.set UART_1_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_tx__0__MASK, 0x20
.set UART_1_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set UART_1_tx__0__OUT_SEL_SHIFT, 10
.set UART_1_tx__0__OUT_SEL_VAL, -1
.set UART_1_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_tx__0__PC, CYREG_PRT0_PC
.set UART_1_tx__0__PC2, CYREG_PRT0_PC2
.set UART_1_tx__0__PORT, 0
.set UART_1_tx__0__PS, CYREG_PRT0_PS
.set UART_1_tx__0__SHIFT, 5
.set UART_1_tx__DR, CYREG_PRT0_DR
.set UART_1_tx__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_tx__MASK, 0x20
.set UART_1_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_tx__PC, CYREG_PRT0_PC
.set UART_1_tx__PC2, CYREG_PRT0_PC2
.set UART_1_tx__PORT, 0
.set UART_1_tx__PS, CYREG_PRT0_PS
.set UART_1_tx__SHIFT, 5

/* cl_deb */
.set cl_deb__DIVIDER_MASK, 0x0000FFFF
.set cl_deb__ENABLE, CYREG_CLK_DIVIDER_B01
.set cl_deb__ENABLE_MASK, 0x80000000
.set cl_deb__MASK, 0x80000000
.set cl_deb__REGISTER, CYREG_CLK_DIVIDER_B01

/* sw_int */
.set sw_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set sw_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set sw_int__INTC_MASK, 0x01
.set sw_int__INTC_NUMBER, 0
.set sw_int__INTC_PRIOR_MASK, 0xC0
.set sw_int__INTC_PRIOR_NUM, 3
.set sw_int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set sw_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set sw_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* A_press */
.set A_press__0__DM__MASK, 0x38
.set A_press__0__DM__SHIFT, 3
.set A_press__0__DR, CYREG_PRT0_DR
.set A_press__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A_press__0__HSIOM_MASK, 0x000000F0
.set A_press__0__HSIOM_SHIFT, 4
.set A_press__0__INTCFG, CYREG_PRT0_INTCFG
.set A_press__0__INTSTAT, CYREG_PRT0_INTSTAT
.set A_press__0__MASK, 0x02
.set A_press__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A_press__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A_press__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A_press__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A_press__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A_press__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A_press__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A_press__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A_press__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A_press__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A_press__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A_press__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A_press__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A_press__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A_press__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A_press__0__PC, CYREG_PRT0_PC
.set A_press__0__PC2, CYREG_PRT0_PC2
.set A_press__0__PORT, 0
.set A_press__0__PS, CYREG_PRT0_PS
.set A_press__0__SHIFT, 1
.set A_press__DR, CYREG_PRT0_DR
.set A_press__INTCFG, CYREG_PRT0_INTCFG
.set A_press__INTSTAT, CYREG_PRT0_INTSTAT
.set A_press__MASK, 0x02
.set A_press__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A_press__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A_press__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A_press__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A_press__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A_press__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A_press__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A_press__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A_press__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A_press__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A_press__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A_press__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A_press__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A_press__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A_press__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A_press__PC, CYREG_PRT0_PC
.set A_press__PC2, CYREG_PRT0_PC2
.set A_press__PORT, 0
.set A_press__PS, CYREG_PRT0_PS
.set A_press__SHIFT, 1

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_UDB_W8_F1_03

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
