var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot0_5ffrom_5fob_2',['OB_BOOT0_FROM_OB',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t___s_e_l.html#ga62cccb42136f83137d1d19b8496f173b',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fboot0_5ffrom_5fpin_3',['OB_BOOT0_FROM_PIN',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t___s_e_l.html#ga5c8cb8a7bdf6c7df601e5f512297ede5',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fboot1_5fsram_4',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_5',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_6',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_7',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fiwdg_5fhw_8',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_9',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_10',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_11',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_12',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_13',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fnboot0_5freset_14',['OB_nBOOT0_RESET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga850fe9675bde700e178ca8b201801c2b',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fnboot0_5fset_15',['OB_nBOOT0_SET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga3a2098ac7ef5854f1a39a5562e3d8248',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_16',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_17',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_18',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_19',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_20',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_21',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h___o_b___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f1_22',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h___o_b___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_23',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_24',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_25',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fsram_5fparity_5fdisable_26',['OB_SRAM_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_a_r_i_t_y.html#ga38553cf9e68b6e14aeed95bb0bf30ba5',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fenable_27',['OB_SRAM_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_a_r_i_t_y.html#gad4e3ce135a13a5cbf94f02b9ba86f060',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_28',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_29',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_30',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fstop_5frst_31',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fall_32',['OB_USER_ALL',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9232b0910914b321a97762e030c53833',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_33',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_34',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_35',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot0_36',['OB_USER_nBOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga92068731498388a39698a7d2cfc4efdc',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_37',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot_5fsel_38',['OB_USER_nBOOT_SEL',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga670f10402371b7bbc8a41051ea0de4ee',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_39',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_40',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fram_5fparity_5fcheck_41',['OB_USER_RAM_PARITY_CHECK',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gaa36132a142d5479a09509fb4baa091a1',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_42',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fwdg_5fhw_43',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_44',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrparea_5fzone_5fa_45',['OB_WRPAREA_ZONE_A',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga050a1591840ca8a8c64adbaa19bd315a',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fwrparea_5fzone_5fb_46',['OB_WRPAREA_ZONE_B',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga5a092d46555e9eff1512cd5cc92cf76a',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_47',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32g0xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_48',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32g0xx_hal_flash.h']]],
  ['obex_5fbootconfig_49',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_50',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['ocfastmode_51',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_52',['ocidlestate',['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState'],['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState']]],
  ['ocmode_53',['ocmode',['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode'],['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode']]],
  ['ocnidlestate_54',['ocnidlestate',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_55',['ocnpolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity'],['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_56',['ocpolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity'],['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity']]],
  ['oden_5fbitnumber_57',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_58',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_59',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20stop_20bits_60',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_61',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_62',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_63',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_64',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['on_20gpio_65',['Fast mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20rx_20error_66',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['on_20standby_67',['on standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['on_20stop_68',['on stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['one_20bit_20sampling_20method_69',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_70',['one pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_71',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_72',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_73',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_74',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp_5finvertinginput_5fvinm_75',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_76',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_77',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_78',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_79',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_80',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_81',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_82',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_83',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_84',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_85',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_86',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_87',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_88',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_89',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_90',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['operation_20functions_91',['operation functions',['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions']]],
  ['option_20bytes_20read_20protection_92',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['option_20bytes_20type_93',['FLASH Option Bytes Type',['../group___f_l_a_s_h___o_b___type.html',1,'']]],
  ['option_20bytes_20user_20boot0_20selection_94',['FLASH Option Bytes User Boot0 Selection',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t___s_e_l.html',1,'']]],
  ['option_20bytes_20user_20boot1_20type_95',['FLASH Option Bytes User BOOT1 Type',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20standby_96',['FLASH Option Bytes User IWDG Mode On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20stop_97',['FLASH Option Bytes User IWDG Mode On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_98',['FLASH Option Bytes User IWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20user_20nboot0_20option_20bit_99',['FLASH Option Bytes User nBOOT0 option bit',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20standby_100',['FLASH Option Bytes User Reset On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20stop_101',['FLASH Option Bytes User Reset On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20sram_20parity_102',['FLASH Option Bytes User SRAM parity',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_a_r_i_t_y.html',1,'']]],
  ['option_20bytes_20user_20type_103',['FLASH Option Bytes User Type',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_104',['FLASH Option Bytes User WWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html',1,'']]],
  ['optionbyte_5fall_105',['OPTIONBYTE_ALL',['../group___f_l_a_s_h___o_b___type.html#ga242f762f6db284aa457287f8bd74145b',1,'stm32g0xx_hal_flash.h']]],
  ['optionbyte_5frdp_106',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32g0xx_hal_flash.h']]],
  ['optionbyte_5fuser_107',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32g0xx_hal_flash.h']]],
  ['optionbyte_5fwrp_108',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32g0xx_hal_flash.h']]],
  ['optiontype_109',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_110',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_111',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_112',['OR',['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef']]],
  ['or_203_113',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20disabled_20status_114',['or disabled status',['../group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html',1,'AHB Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html',1,'AHB Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enabled___disabled___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enabled___disabled___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html',1,'IOPORT Clock Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html',1,'IOPORT Clock Sleep Enabled or Disabled Status']]],
  ['or1_115',['OR1',['../struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['oscillator_20type_116',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_117',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_118',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_119',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_120',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otyper_121',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_20value_122',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_123',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_124',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_125',['output compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_126',['output compare idle state',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_127',['output compare polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_128',['output compare state',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_129',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_130',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20polarity_20selection_131',['IR output polarity selection',['../group___h_a_l___i_r___p_o_l___s_e_l.html',1,'']]],
  ['output_5fod_132',['OUTPUT_OD',['../group___g_p_i_o___private___constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32g0xx_hal_gpio.h']]],
  ['output_5fpp_133',['OUTPUT_PP',['../group___g_p_i_o___private___constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32g0xx_hal_gpio.h']]],
  ['output_5ftype_134',['OUTPUT_TYPE',['../group___g_p_i_o___private___constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32g0xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_135',['OUTPUT_TYPE_Pos',['../group___g_p_i_o___private___constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32g0xx_hal_gpio.h']]],
  ['over_20sampling_136',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['overrun_20disable_137',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_138',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_139',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten_140',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_141',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_142',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]]
];
