

================================================================
== Vitis HLS Report for 'BFS_Ctrl_4X1_VER1'
================================================================
* Date:           Wed Dec 20 22:12:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_ctrl_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.470 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_BFS_PE_fu_172  |BFS_PE  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MainLoop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + waitId0  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      271|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       14|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       73|    -|
|Register             |        -|     -|      141|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      143|      358|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+---+----+-----+
    |      Instance     | Module | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------+---------+----+---+----+-----+
    |grp_BFS_PE_fu_172  |BFS_PE  |        0|   0|  2|  14|    0|
    +-------------------+--------+---------+----+---+----+-----+
    |Total              |        |        0|   0|  2|  14|    0|
    +-------------------+--------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_198_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln51_2_fu_204_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln51_fu_192_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln52_1_fu_214_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln52_2_fu_219_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln52_fu_210_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln63_fu_231_p2    |         +|   0|  0|  23|          16|           1|
    |icmp_ln42_fu_187_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_fu_225_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state10      |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 271|         273|         258|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |resWrite_1_data_in  |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  73|         14|    2|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  10|   0|   10|          0|
    |cnt_gather_0_read_1_reg_259     |  32|   0|   32|          0|
    |cnt_gather_0_read_2_reg_264     |  32|   0|   32|          0|
    |cnt_gather_0_read_reg_254       |  32|   0|   32|          0|
    |glblIterIdx_1_data_reg          |  16|   0|   16|          0|
    |glblIterIdx_1_vld_reg           |   0|   0|    1|          1|
    |grp_BFS_PE_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln42_reg_250               |   1|   0|    1|          0|
    |iterIdx                         |  16|   0|   16|          0|
    |resWrite_1_data_reg             |   1|   0|    1|          0|
    |resWrite_1_vld_reg              |   0|   0|    1|          1|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 141|   0|  143|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|dummyParam     |   in|    1|     ap_none|         dummyParam|       pointer|
|N_Vertex       |   in|   32|     ap_none|           N_Vertex|        scalar|
|resWrite       |  out|    1|     ap_none|           resWrite|       pointer|
|glblIterIdx    |  out|   16|     ap_none|        glblIterIdx|       pointer|
|cnt_scatter_0  |   in|   32|     ap_none|      cnt_scatter_0|       pointer|
|cnt_scatter_1  |   in|   32|     ap_none|      cnt_scatter_1|       pointer|
|cnt_scatter_2  |   in|   32|     ap_none|      cnt_scatter_2|       pointer|
|cnt_scatter_3  |   in|   32|     ap_none|      cnt_scatter_3|       pointer|
|cnt_gather_0   |   in|   32|     ap_none|       cnt_gather_0|       pointer|
|cnt_gather_1   |   in|   32|     ap_none|       cnt_gather_1|       pointer|
|cnt_gather_2   |   in|   32|     ap_none|       cnt_gather_2|       pointer|
|cnt_gather_3   |   in|   32|     ap_none|       cnt_gather_3|       pointer|
|exist_0        |   in|    1|     ap_none|            exist_0|       pointer|
|exist_1        |   in|    1|     ap_none|            exist_1|       pointer|
|exist_2        |   in|    1|     ap_none|            exist_2|       pointer|
|exist_3        |   in|    1|     ap_none|            exist_3|       pointer|
+---------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 5 
9 --> 10 3 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:40]   --->   Operation 11 'write' 'write_ln40' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dummyParam"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dummyParam, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N_Vertex"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N_Vertex, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %resWrite"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %resWrite, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %glblIterIdx"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %glblIterIdx, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_scatter_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_scatter_0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_scatter_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_scatter_1, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_scatter_2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_scatter_2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_scatter_3"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_scatter_3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_gather_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_gather_0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_gather_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_gather_1, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_gather_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_gather_2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cnt_gather_3"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cnt_gather_3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist_0"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist_0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist_1"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist_1, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist_2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist_2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist_3"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist_3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%N_Vertex_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %N_Vertex" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:16]   --->   Operation 45 'read' 'N_Vertex_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:40]   --->   Operation 46 'write' 'write_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 47 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%iterIdx_load = load i16 %iterIdx" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 48 'load' 'iterIdx_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i16 %iterIdx_load" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 49 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln42 = icmp_ult  i32 %zext_ln42, i32 %N_Vertex_read" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 50 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.loopexit, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 51 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:44]   --->   Operation 52 'write' 'write_ln44' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %glblIterIdx, i16 %iterIdx_load" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:45]   --->   Operation 53 'write' 'write_ln45' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.38ns)   --->   "%call_ln48 = call void @BFS_PE, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:48]   --->   Operation 54 'call' 'call_ln48' <Predicate = (icmp_ln42)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:44]   --->   Operation 55 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:44]   --->   Operation 56 'write' 'write_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %glblIterIdx, i16 %iterIdx_load" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:45]   --->   Operation 57 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln48 = call void @BFS_PE, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:48]   --->   Operation 58 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln50 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:50]   --->   Operation 59 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%cnt_gather_0_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_gather_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 60 'read' 'cnt_gather_0_read' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%cnt_gather_0_read_1 = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_gather_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 61 'read' 'cnt_gather_0_read_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%cnt_gather_0_read_2 = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_gather_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 62 'read' 'cnt_gather_0_read_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.47>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%cnt_scatter_0_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_scatter_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 64 'read' 'cnt_scatter_0_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%cnt_scatter_1_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_scatter_1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 65 'read' 'cnt_scatter_1_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%cnt_scatter_2_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_scatter_2" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 66 'read' 'cnt_scatter_2_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%cnt_scatter_3_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_scatter_3" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 67 'read' 'cnt_scatter_3_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51 = add i32 %cnt_scatter_1_read, i32 %cnt_scatter_0_read" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 68 'add' 'add_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 69 [1/1] (0.88ns)   --->   "%add_ln51_1 = add i32 %cnt_scatter_2_read, i32 %cnt_scatter_3_read" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 69 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln51_2 = add i32 %add_ln51_1, i32 %add_ln51" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 70 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%cnt_gather_0_read_3 = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %cnt_gather_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 71 'read' 'cnt_gather_0_read_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52 = add i32 %cnt_gather_0_read_1, i32 %cnt_gather_0_read" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 72 'add' 'add_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 73 [1/1] (0.88ns)   --->   "%add_ln52_1 = add i32 %cnt_gather_0_read_2, i32 %cnt_gather_0_read_3" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 73 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i32 %add_ln52_1, i32 %add_ln52" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:52]   --->   Operation 74 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_eq  i32 %add_ln51_2, i32 %add_ln52_2" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:51]   --->   Operation 75 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln51, void %0, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:50]   --->   Operation 76 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:50]   --->   Operation 77 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:50]   --->   Operation 78 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%wait_ln55 = wait void @_ssdm_op_Wait, i32 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:55]   --->   Operation 79 'wait' 'wait_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specprotocol_ln56 = specprotocol void @_ssdm_op_SpecProtocol, i64 1, void @empty_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:56]   --->   Operation 80 'specprotocol' 'specprotocol_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:56]   --->   Operation 81 'specregionend' 'rend' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln50 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:50]   --->   Operation 82 'br' 'br_ln50' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.78>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%exist_0_read = read i1 @_ssdm_op_Read.ap_none.volatile.i1P0A, i1 %exist_0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 83 'read' 'exist_0_read' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %exist_0_read, void, void %.thread" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 84 'br' 'br_ln59' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%exist_1_read = read i1 @_ssdm_op_Read.ap_none.volatile.i1P0A, i1 %exist_1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 85 'read' 'exist_1_read' <Predicate = (icmp_ln42 & !exist_0_read)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %exist_1_read, void, void %.thread" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 86 'br' 'br_ln59' <Predicate = (icmp_ln42 & !exist_0_read)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%exist_2_read = read i1 @_ssdm_op_Read.ap_none.volatile.i1P0A, i1 %exist_2" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 87 'read' 'exist_2_read' <Predicate = (icmp_ln42 & !exist_0_read & !exist_1_read)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %exist_2_read, void, void %.thread" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 88 'br' 'br_ln59' <Predicate = (icmp_ln42 & !exist_0_read & !exist_1_read)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%exist_3_read = read i1 @_ssdm_op_Read.ap_none.volatile.i1P0A, i1 %exist_3" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 89 'read' 'exist_3_read' <Predicate = (icmp_ln42 & !exist_0_read & !exist_1_read & !exist_2_read)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %exist_3_read, void %.loopexit, void %.thread" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:59]   --->   Operation 90 'br' 'br_ln59' <Predicate = (icmp_ln42 & !exist_0_read & !exist_1_read & !exist_2_read)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln63 = add i16 %iterIdx_load, i16 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:63]   --->   Operation 91 'add' 'add_ln63' <Predicate = (icmp_ln42 & exist_3_read) | (icmp_ln42 & exist_2_read) | (icmp_ln42 & exist_1_read) | (icmp_ln42 & exist_0_read)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %add_ln63, i16 %iterIdx" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:63]   --->   Operation 92 'store' 'store_ln63' <Predicate = (icmp_ln42 & exist_3_read) | (icmp_ln42 & exist_2_read) | (icmp_ln42 & exist_1_read) | (icmp_ln42 & exist_0_read)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln42 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:42]   --->   Operation 93 'br' 'br_ln42' <Predicate = (icmp_ln42 & exist_3_read) | (icmp_ln42 & exist_2_read) | (icmp_ln42 & exist_1_read) | (icmp_ln42 & exist_0_read)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:66]   --->   Operation 94 'write' 'write_ln66' <Predicate = (!exist_0_read & !exist_1_read & !exist_2_read & !exist_3_read) | (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (0.38ns)   --->   "%call_ln67 = call void @BFS_PE, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:67]   --->   Operation 95 'call' 'call_ln67' <Predicate = (!exist_0_read & !exist_1_read & !exist_2_read & !exist_3_read) | (!icmp_ln42)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 96 [1/2] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %resWrite, i1 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:66]   --->   Operation 96 'write' 'write_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln67 = call void @BFS_PE, i1 %dummyParam" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:67]   --->   Operation 97 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/ctrl/tmp/bfs_ctrl.cpp:69]   --->   Operation 98 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dummyParam]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N_Vertex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ resWrite]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glblIterIdx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_scatter_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_scatter_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_scatter_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_scatter_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_gather_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_gather_1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_gather_2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt_gather_3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exist_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exist_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exist_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exist_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterIdx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0   (spectopmodule  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
N_Vertex_read       (read           ) [ 00011111110]
write_ln40          (write          ) [ 00000000000]
br_ln42             (br             ) [ 00000000000]
iterIdx_load        (load           ) [ 00001111110]
zext_ln42           (zext           ) [ 00000000000]
icmp_ln42           (icmp           ) [ 00011111110]
br_ln42             (br             ) [ 00000000000]
specloopname_ln44   (specloopname   ) [ 00000000000]
write_ln44          (write          ) [ 00000000000]
write_ln45          (write          ) [ 00000000000]
call_ln48           (call           ) [ 00000000000]
br_ln50             (br             ) [ 00000000000]
cnt_gather_0_read   (read           ) [ 00000011100]
cnt_gather_0_read_1 (read           ) [ 00000001100]
cnt_gather_0_read_2 (read           ) [ 00000000100]
specpipeline_ln0    (specpipeline   ) [ 00000000000]
cnt_scatter_0_read  (read           ) [ 00000000000]
cnt_scatter_1_read  (read           ) [ 00000000000]
cnt_scatter_2_read  (read           ) [ 00000000000]
cnt_scatter_3_read  (read           ) [ 00000000000]
add_ln51            (add            ) [ 00000000000]
add_ln51_1          (add            ) [ 00000000000]
add_ln51_2          (add            ) [ 00000000000]
cnt_gather_0_read_3 (read           ) [ 00000000000]
add_ln52            (add            ) [ 00000000000]
add_ln52_1          (add            ) [ 00000000000]
add_ln52_2          (add            ) [ 00000000000]
icmp_ln51           (icmp           ) [ 00011111110]
br_ln50             (br             ) [ 00000000000]
specloopname_ln50   (specloopname   ) [ 00000000000]
rbegin              (specregionbegin) [ 00000000000]
wait_ln55           (wait           ) [ 00000000000]
specprotocol_ln56   (specprotocol   ) [ 00000000000]
rend                (specregionend  ) [ 00000000000]
br_ln50             (br             ) [ 00000000000]
exist_0_read        (read           ) [ 00011111110]
br_ln59             (br             ) [ 00000000000]
exist_1_read        (read           ) [ 00011111110]
br_ln59             (br             ) [ 00000000000]
exist_2_read        (read           ) [ 00011111110]
br_ln59             (br             ) [ 00000000000]
exist_3_read        (read           ) [ 00011111110]
br_ln59             (br             ) [ 00000000000]
add_ln63            (add            ) [ 00000000000]
store_ln63          (store          ) [ 00000000000]
br_ln42             (br             ) [ 00000000000]
write_ln66          (write          ) [ 00000000000]
call_ln67           (call           ) [ 00000000000]
ret_ln69            (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dummyParam">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummyParam"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N_Vertex">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_Vertex"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resWrite">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resWrite"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glblIterIdx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glblIterIdx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cnt_scatter_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_scatter_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cnt_scatter_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_scatter_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cnt_scatter_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_scatter_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cnt_scatter_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_scatter_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cnt_gather_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_gather_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cnt_gather_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_gather_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cnt_gather_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_gather_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cnt_gather_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_gather_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exist_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exist_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="exist_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exist_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exist_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exist_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="exist_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exist_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="iterIdx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterIdx"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BFS_PE"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/1 write_ln44/3 write_ln66/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="N_Vertex_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_Vertex_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_gather_0_read/5 cnt_gather_0_read_1/6 cnt_gather_0_read_2/7 cnt_gather_0_read_3/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="cnt_scatter_0_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_scatter_0_read/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="cnt_scatter_1_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_scatter_1_read/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="cnt_scatter_2_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_scatter_2_read/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="cnt_scatter_3_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cnt_scatter_3_read/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exist_0_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exist_0_read/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exist_1_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exist_1_read/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="exist_2_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exist_2_read/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exist_3_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exist_3_read/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_BFS_PE_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/3 call_ln67/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="iterIdx_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iterIdx_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln42_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln42_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln51_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln51_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln51_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln52_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln52_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln52_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln51_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln63_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln63_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/9 "/>
</bind>
</comp>

<comp id="242" class="1005" name="N_Vertex_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_Vertex_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln42_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="6"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="254" class="1005" name="cnt_gather_0_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="3"/>
<pin id="256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cnt_gather_0_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="cnt_gather_0_read_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2"/>
<pin id="261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cnt_gather_0_read_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="cnt_gather_0_read_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_gather_0_read_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="90" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="90" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="94" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="129" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="123" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="135" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="141" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="218"><net_src comp="117" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="104" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="253"><net_src comp="187" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="117" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="262"><net_src comp="117" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="267"><net_src comp="117" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resWrite | {2 4 10 }
	Port: glblIterIdx | {4 }
	Port: iterIdx | {9 }
 - Input state : 
	Port: BFS_Ctrl_4X1_VER1 : dummyParam | {3 4 9 10 }
	Port: BFS_Ctrl_4X1_VER1 : N_Vertex | {2 }
	Port: BFS_Ctrl_4X1_VER1 : cnt_scatter_0 | {8 }
	Port: BFS_Ctrl_4X1_VER1 : cnt_scatter_1 | {8 }
	Port: BFS_Ctrl_4X1_VER1 : cnt_scatter_2 | {8 }
	Port: BFS_Ctrl_4X1_VER1 : cnt_scatter_3 | {8 }
	Port: BFS_Ctrl_4X1_VER1 : cnt_gather_0 | {5 6 7 8 }
	Port: BFS_Ctrl_4X1_VER1 : exist_0 | {9 }
	Port: BFS_Ctrl_4X1_VER1 : exist_1 | {9 }
	Port: BFS_Ctrl_4X1_VER1 : exist_2 | {9 }
	Port: BFS_Ctrl_4X1_VER1 : exist_3 | {9 }
	Port: BFS_Ctrl_4X1_VER1 : iterIdx | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln42 : 1
		icmp_ln42 : 2
		br_ln42 : 3
		write_ln45 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		add_ln51_2 : 1
		add_ln52_2 : 1
		icmp_ln51 : 2
		br_ln50 : 3
		rend : 1
	State 9
		store_ln63 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln51_fu_192        |    0    |    32   |
|          |        add_ln51_1_fu_198       |    0    |    39   |
|          |        add_ln51_2_fu_204       |    0    |    32   |
|    add   |         add_ln52_fu_210        |    0    |    32   |
|          |        add_ln52_1_fu_214       |    0    |    39   |
|          |        add_ln52_2_fu_219       |    0    |    32   |
|          |         add_ln63_fu_231        |    0    |    23   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln42_fu_187        |    0    |    20   |
|          |        icmp_ln51_fu_225        |    0    |    20   |
|----------|--------------------------------|---------|---------|
|   call   |        grp_BFS_PE_fu_172       |    1    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_96        |    0    |    0    |
|          |        grp_write_fu_110        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    N_Vertex_read_read_fu_104   |    0    |    0    |
|          |         grp_read_fu_117        |    0    |    0    |
|          | cnt_scatter_0_read_read_fu_123 |    0    |    0    |
|          | cnt_scatter_1_read_read_fu_129 |    0    |    0    |
|   read   | cnt_scatter_2_read_read_fu_135 |    0    |    0    |
|          | cnt_scatter_3_read_read_fu_141 |    0    |    0    |
|          |    exist_0_read_read_fu_147    |    0    |    0    |
|          |    exist_1_read_read_fu_153    |    0    |    0    |
|          |    exist_2_read_read_fu_159    |    0    |    0    |
|          |    exist_3_read_read_fu_165    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln42_fu_183        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    1    |   269   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   N_Vertex_read_reg_242   |   32   |
|cnt_gather_0_read_1_reg_259|   32   |
|cnt_gather_0_read_2_reg_264|   32   |
| cnt_gather_0_read_reg_254 |   32   |
|     icmp_ln42_reg_250     |    1   |
+---------------------------+--------+
|           Total           |   129  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_96 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  0.387  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    1   |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   130  |   269  |
+-----------+--------+--------+--------+
