<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › omap3isp › ispcsiphy.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ispcsiphy.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ispcsiphy.c</span>
<span class="cm"> *</span>
<span class="cm"> * TI OMAP3 ISP - CSI PHY module</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Nokia Corporation</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Contacts: Laurent Pinchart &lt;laurent.pinchart@ideasonboard.com&gt;</span>
<span class="cm"> *	     Sakari Ailus &lt;sakari.ailus@iki.fi&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301 USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>

<span class="cp">#include &quot;isp.h&quot;</span>
<span class="cp">#include &quot;ispreg.h&quot;</span>
<span class="cp">#include &quot;ispcsiphy.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * csiphy_lanes_config - Configuration of CSIPHY lanes.</span>
<span class="cm"> *</span>
<span class="cm"> * Updates HW configuration.</span>
<span class="cm"> * Called with phy-&gt;mutex taken.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">csiphy_lanes_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">isp_reg_readl</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">cfg_regs</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">num_data_lanes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ISPCSI2_PHY_CFG_DATA_POL_MASK</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			 <span class="n">ISPCSI2_PHY_CFG_DATA_POSITION_MASK</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">lanes</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pol</span> <span class="o">&lt;&lt;</span>
			<span class="n">ISPCSI2_PHY_CFG_DATA_POL_SHIFT</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">lanes</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pos</span> <span class="o">&lt;&lt;</span>
			<span class="n">ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ISPCSI2_PHY_CFG_CLOCK_POL_MASK</span> <span class="o">|</span>
		 <span class="n">ISPCSI2_PHY_CFG_CLOCK_POSITION_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">lanes</span><span class="p">.</span><span class="n">clk</span><span class="p">.</span><span class="n">pol</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">lanes</span><span class="p">.</span><span class="n">clk</span><span class="p">.</span><span class="n">pos</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT</span><span class="p">;</span>

	<span class="n">isp_reg_writel</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">cfg_regs</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * csiphy_power_autoswitch_enable</span>
<span class="cm"> * @enable: Sets or clears the autoswitch function enable flag.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">csiphy_power_autoswitch_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">isp_reg_clr_set</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">cfg_regs</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG</span><span class="p">,</span>
			<span class="n">ISPCSI2_PHY_CFG_PWR_AUTO</span><span class="p">,</span>
			<span class="n">enable</span> <span class="o">?</span> <span class="n">ISPCSI2_PHY_CFG_PWR_AUTO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * csiphy_set_power</span>
<span class="cm"> * @power: Power state to be set.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 if successful, or -EBUSY if the retry count is exceeded.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">csiphy_set_power</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">,</span> <span class="n">u32</span> <span class="n">power</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">retry_count</span><span class="p">;</span>

	<span class="n">isp_reg_clr_set</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">cfg_regs</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG</span><span class="p">,</span>
			<span class="n">ISPCSI2_PHY_CFG_PWR_CMD_MASK</span><span class="p">,</span> <span class="n">power</span><span class="p">);</span>

	<span class="n">retry_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">isp_reg_readl</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">cfg_regs</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG</span><span class="p">)</span> <span class="o">&amp;</span>
				    <span class="n">ISPCSI2_PHY_CFG_PWR_STATUS_MASK</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">!=</span> <span class="n">power</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">retry_count</span><span class="o">++</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">reg</span> <span class="o">!=</span> <span class="n">power</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">retry_count</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retry_count</span> <span class="o">==</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CSI2 CIO set power failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * csiphy_dphy_config - Configure CSI2 D-PHY parameters.</span>
<span class="cm"> *</span>
<span class="cm"> * Called with phy-&gt;mutex taken.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">csiphy_dphy_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Set up ISPCSIPHY_REG0 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">isp_reg_readl</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_regs</span><span class="p">,</span> <span class="n">ISPCSIPHY_REG0</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ISPCSIPHY_REG0_THS_TERM_MASK</span> <span class="o">|</span>
		 <span class="n">ISPCSIPHY_REG0_THS_SETTLE_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span><span class="p">.</span><span class="n">ths_term</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSIPHY_REG0_THS_TERM_SHIFT</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span><span class="p">.</span><span class="n">ths_settle</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSIPHY_REG0_THS_SETTLE_SHIFT</span><span class="p">;</span>

	<span class="n">isp_reg_writel</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_regs</span><span class="p">,</span> <span class="n">ISPCSIPHY_REG0</span><span class="p">);</span>

	<span class="cm">/* Set up ISPCSIPHY_REG1 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">isp_reg_readl</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_regs</span><span class="p">,</span> <span class="n">ISPCSIPHY_REG1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ISPCSIPHY_REG1_TCLK_TERM_MASK</span> <span class="o">|</span>
		 <span class="n">ISPCSIPHY_REG1_TCLK_MISS_MASK</span> <span class="o">|</span>
		 <span class="n">ISPCSIPHY_REG1_TCLK_SETTLE_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span><span class="p">.</span><span class="n">tclk_term</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSIPHY_REG1_TCLK_TERM_SHIFT</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span><span class="p">.</span><span class="n">tclk_miss</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSIPHY_REG1_TCLK_MISS_SHIFT</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span><span class="p">.</span><span class="n">tclk_settle</span> <span class="o">&lt;&lt;</span> <span class="n">ISPCSIPHY_REG1_TCLK_SETTLE_SHIFT</span><span class="p">;</span>

	<span class="n">isp_reg_writel</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_regs</span><span class="p">,</span> <span class="n">ISPCSIPHY_REG1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">csiphy_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">isp_csiphy_dphy_cfg</span> <span class="o">*</span><span class="n">dphy</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">isp_csiphy_lanes_cfg</span> <span class="o">*</span><span class="n">lanes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">used_lanes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Clock and data lanes verification */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">num_data_lanes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lanes</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pol</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">lanes</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pos</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">used_lanes</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">lanes</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pos</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">used_lanes</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">lanes</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pos</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lanes</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">pol</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">lanes</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">pos</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lanes</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">pos</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">used_lanes</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">lanes</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">pos</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">dphy</span> <span class="o">=</span> <span class="o">*</span><span class="n">dphy</span><span class="p">;</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">lanes</span> <span class="o">=</span> <span class="o">*</span><span class="n">lanes</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap3isp_csiphy_acquire</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">vdd</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Power regulator for CSI PHY not &quot;</span>
			<span class="s">&quot;available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

	<span class="n">rval</span> <span class="o">=</span> <span class="n">regulator_enable</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">vdd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">rval</span> <span class="o">=</span> <span class="n">omap3isp_csi2_reset</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">csi2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">csiphy_dphy_config</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">csiphy_lanes_config</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>

	<span class="n">rval</span> <span class="o">=</span> <span class="n">csiphy_set_power</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG_PWR_CMD_ON</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">vdd</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">csiphy_power_autoswitch_enable</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_in_use</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

<span class="nl">done:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap3isp_csiphy_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_in_use</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">csiphy_power_autoswitch_enable</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="n">csiphy_set_power</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="n">ISPCSI2_PHY_CFG_PWR_CMD_OFF</span><span class="p">);</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">vdd</span><span class="p">);</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">phy_in_use</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * omap3isp_csiphy_init - Initialize the CSI PHY frontends</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">omap3isp_csiphy_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">isp_device</span> <span class="o">*</span><span class="n">isp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">isp_csiphy1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">isp_csiphy</span> <span class="o">*</span><span class="n">phy2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">isp_csiphy2</span><span class="p">;</span>

	<span class="n">isp</span><span class="o">-&gt;</span><span class="n">platform_cb</span><span class="p">.</span><span class="n">csiphy_config</span> <span class="o">=</span> <span class="n">csiphy_config</span><span class="p">;</span>

	<span class="n">phy2</span><span class="o">-&gt;</span><span class="n">isp</span> <span class="o">=</span> <span class="n">isp</span><span class="p">;</span>
	<span class="n">phy2</span><span class="o">-&gt;</span><span class="n">csi2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">isp_csi2a</span><span class="p">;</span>
	<span class="n">phy2</span><span class="o">-&gt;</span><span class="n">num_data_lanes</span> <span class="o">=</span> <span class="n">ISP_CSIPHY2_NUM_DATA_LANES</span><span class="p">;</span>
	<span class="n">phy2</span><span class="o">-&gt;</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">OMAP3_ISP_IOMEM_CSI2A_REGS1</span><span class="p">;</span>
	<span class="n">phy2</span><span class="o">-&gt;</span><span class="n">phy_regs</span> <span class="o">=</span> <span class="n">OMAP3_ISP_IOMEM_CSIPHY2</span><span class="p">;</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy2</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="n">ISP_REVISION_15_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">phy1</span><span class="o">-&gt;</span><span class="n">isp</span> <span class="o">=</span> <span class="n">isp</span><span class="p">;</span>
		<span class="n">phy1</span><span class="o">-&gt;</span><span class="n">csi2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">isp</span><span class="o">-&gt;</span><span class="n">isp_csi2c</span><span class="p">;</span>
		<span class="n">phy1</span><span class="o">-&gt;</span><span class="n">num_data_lanes</span> <span class="o">=</span> <span class="n">ISP_CSIPHY1_NUM_DATA_LANES</span><span class="p">;</span>
		<span class="n">phy1</span><span class="o">-&gt;</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">OMAP3_ISP_IOMEM_CSI2C_REGS1</span><span class="p">;</span>
		<span class="n">phy1</span><span class="o">-&gt;</span><span class="n">phy_regs</span> <span class="o">=</span> <span class="n">OMAP3_ISP_IOMEM_CSIPHY1</span><span class="p">;</span>
		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phy1</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
