{
  "top_module": "control_pipeline",
  "modules": {
    "control_pipeline": {
      "annotations": {
        "source": [
          "opcode"
        ],
        "sink": [
          "ALUSrc",
          "Branch",
          "Jump",
          "MemRead",
          "MemtoReg",
          "MemWrite",
          "RegDst",
          "RegWrite"
        ]
      }
    }
  }
}
