// Seed: 975340783
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wire id_8,
    output uwire id_9,
    input tri id_10,
    output wor id_11,
    input supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wire id_17,
    output wand id_18,
    output tri id_19,
    input tri0 id_20,
    input tri id_21,
    output wire id_22,
    output tri0 id_23,
    input tri1 id_24,
    input wire id_25,
    output wand id_26
);
  wire id_28 = !1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output logic id_5,
    output wor id_6,
    input wire id_7,
    input supply0 id_8,
    input wand id_9
    , id_37,
    input wand id_10,
    output supply1 id_11,
    output wire id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    output tri0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input tri0 id_20,
    output tri id_21,
    input wor id_22,
    input tri0 id_23,
    input tri0 id_24,
    output tri0 id_25,
    input wand id_26,
    input tri1 id_27
    , id_38,
    input tri0 id_28,
    input wor id_29,
    output uwire id_30,
    input wand id_31,
    input tri1 id_32,
    input wire id_33,
    input supply0 id_34,
    output tri0 id_35
);
  wire id_39;
  wire id_40;
  always @(*) begin : LABEL_0
    id_5 <= 1'b0;
  end
  module_0 modCall_1 (
      id_34,
      id_13,
      id_27,
      id_2,
      id_4,
      id_13,
      id_1,
      id_18,
      id_17,
      id_6,
      id_28,
      id_35,
      id_24,
      id_7,
      id_30,
      id_26,
      id_7,
      id_8,
      id_11,
      id_21,
      id_9,
      id_15,
      id_12,
      id_6,
      id_10,
      id_18,
      id_16
  );
  assign modCall_1.type_2 = 0;
  wand id_41 = 1;
  wand id_42;
  wire id_43;
  id_44(
      .id_0(id_7), .id_1(1), .id_2(id_5)
  );
  wire id_45;
  assign id_42 = 1 & id_32;
  wire id_46;
  wire id_47;
  wire id_48;
  wire id_49;
endmodule
