multiline_comment|/*&n; * FILE NAME&n; *&t;arch/mips/vr41xx/vr4122/common/icu.c&n; *&n; * BRIEF MODULE DESCRIPTION&n; *&t;Interrupt Control Unit routines for the NEC VR4122 and VR4131.&n; *&n; * Author: Yoichi Yuasa&n; *         yyuasa@mvista.com or source@mvista.com&n; *&n; * Copyright 2001,2002 MontaVista Software Inc.&n; *&n; *  This program is free software; you can redistribute it and/or modify it&n; *  under the terms of the GNU General Public License as published by the&n; *  Free Software Foundation; either version 2 of the License, or (at your&n; *  option) any later version.&n; *&n; *  THIS SOFTWARE IS PROVIDED ``AS IS&squot;&squot; AND ANY EXPRESS OR IMPLIED&n; *  WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.&n; *  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,&n; *  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS&n; *  OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND&n; *  ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR&n; *  TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE&n; *  USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
multiline_comment|/*&n; * Changes:&n; *  MontaVista Software Inc. &lt;yyuasa@mvista.com&gt; or &lt;source@mvista.com&gt;&n; *  - Added support for NEC VR4111 and VR4121.&n; *&n; *  Paul Mundt &lt;lethal@chaoticdreams.org&gt;&n; *  - kgdb support.&n; *&n; *  MontaVista Software Inc. &lt;yyuasa@mvista.com&gt; or &lt;source@mvista.com&gt;&n; *  - New creation, NEC VR4122 and VR4131 are supported.&n; */
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;asm/addrspace.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/gdb-stub.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
macro_line|#include &lt;asm/vr41xx/vr41xx.h&gt;
r_extern
id|asmlinkage
r_void
id|vr41xx_handle_interrupt
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|__init
id|init_generic_irq
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|mips_cpu_irq_init
c_func
(paren
id|u32
id|irq_base
)paren
suffix:semicolon
r_extern
r_void
id|vr41xx_giuint_init
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_int
r_int
id|giuint_do_IRQ
c_func
(paren
r_int
id|pin
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
DECL|variable|vr41xx_icu1_base
r_static
id|u32
id|vr41xx_icu1_base
op_assign
l_int|0
suffix:semicolon
DECL|variable|vr41xx_icu2_base
r_static
id|u32
id|vr41xx_icu2_base
op_assign
l_int|0
suffix:semicolon
DECL|macro|VR4111_SYSINT1REG
mdefine_line|#define VR4111_SYSINT1REG&t;KSEG1ADDR(0x0b000080)
DECL|macro|VR4111_SYSINT2REG
mdefine_line|#define VR4111_SYSINT2REG&t;KSEG1ADDR(0x0b000200)
DECL|macro|VR4122_SYSINT1REG
mdefine_line|#define VR4122_SYSINT1REG&t;KSEG1ADDR(0x0f000080)
DECL|macro|VR4122_SYSINT2REG
mdefine_line|#define VR4122_SYSINT2REG&t;KSEG1ADDR(0x0f0000a0)
DECL|macro|SYSINT1REG
mdefine_line|#define SYSINT1REG&t;0x00
DECL|macro|GIUINTLREG
mdefine_line|#define GIUINTLREG&t;0x08
DECL|macro|MSYSINT1REG
mdefine_line|#define MSYSINT1REG&t;0x0c
DECL|macro|MGIUINTLREG
mdefine_line|#define MGIUINTLREG&t;0x14
DECL|macro|NMIREG
mdefine_line|#define NMIREG&t;&t;0x18
DECL|macro|SOFTREG
mdefine_line|#define SOFTREG&t;&t;0x1a
DECL|macro|SYSINT2REG
mdefine_line|#define SYSINT2REG&t;0x00
DECL|macro|GIUINTHREG
mdefine_line|#define GIUINTHREG&t;0x02
DECL|macro|MSYSINT2REG
mdefine_line|#define MSYSINT2REG&t;0x06
DECL|macro|MGIUINTHREG
mdefine_line|#define MGIUINTHREG&t;0x08
DECL|macro|read_icu1
mdefine_line|#define read_icu1(offset)&t;readw(vr41xx_icu1_base + (offset))
DECL|macro|write_icu1
mdefine_line|#define write_icu1(val, offset)&t;writew((val), vr41xx_icu1_base + (offset))
DECL|macro|read_icu2
mdefine_line|#define read_icu2(offset)&t;readw(vr41xx_icu2_base + (offset))
DECL|macro|write_icu2
mdefine_line|#define write_icu2(val, offset)&t;writew((val), vr41xx_icu2_base + (offset))
DECL|function|set_icu1
r_static
r_inline
id|u16
id|set_icu1
c_func
(paren
id|u16
id|offset
comma
id|u16
id|set
)paren
(brace
id|u16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu1
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_or_assign
id|set
suffix:semicolon
id|write_icu1
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|clear_icu1
r_static
r_inline
id|u16
id|clear_icu1
c_func
(paren
id|u16
id|offset
comma
id|u16
id|clear
)paren
(brace
id|u16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu1
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_and_assign
op_complement
id|clear
suffix:semicolon
id|write_icu1
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|set_icu2
r_static
r_inline
id|u16
id|set_icu2
c_func
(paren
id|u16
id|offset
comma
id|u16
id|set
)paren
(brace
id|u16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu2
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_or_assign
id|set
suffix:semicolon
id|write_icu2
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|clear_icu2
r_static
r_inline
id|u16
id|clear_icu2
c_func
(paren
id|u16
id|offset
comma
id|u16
id|clear
)paren
(brace
id|u16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu2
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_and_assign
op_complement
id|clear
suffix:semicolon
id|write_icu2
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
multiline_comment|/*=======================================================================*/
DECL|function|enable_sysint1_irq
r_static
r_void
id|enable_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT1_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|function|disable_sysint1_irq
r_static
r_void
id|disable_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT1_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|function|startup_sysint1_irq
r_static
r_int
r_int
id|startup_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT1_IRQ_BASE
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|macro|shutdown_sysint1_irq
mdefine_line|#define shutdown_sysint1_irq&t;disable_sysint1_irq
DECL|macro|ack_sysint1_irq
mdefine_line|#define ack_sysint1_irq&t;&t;disable_sysint1_irq
DECL|function|end_sysint1_irq
r_static
r_void
id|end_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT1_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|variable|sysint1_irq_type
r_static
r_struct
id|hw_interrupt_type
id|sysint1_irq_type
op_assign
(brace
l_string|&quot;SYSINT1&quot;
comma
id|startup_sysint1_irq
comma
id|shutdown_sysint1_irq
comma
id|enable_sysint1_irq
comma
id|disable_sysint1_irq
comma
id|ack_sysint1_irq
comma
id|end_sysint1_irq
comma
l_int|NULL
)brace
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|enable_sysint2_irq
r_static
r_void
id|enable_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT2_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|function|disable_sysint2_irq
r_static
r_void
id|disable_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT2_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|function|startup_sysint2_irq
r_static
r_int
r_int
id|startup_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT2_IRQ_BASE
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|macro|shutdown_sysint2_irq
mdefine_line|#define shutdown_sysint2_irq&t;disable_sysint2_irq
DECL|macro|ack_sysint2_irq
mdefine_line|#define ack_sysint2_irq&t;&t;disable_sysint2_irq
DECL|function|end_sysint2_irq
r_static
r_void
id|end_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|SYSINT2_IRQ_BASE
)paren
)paren
suffix:semicolon
)brace
DECL|variable|sysint2_irq_type
r_static
r_struct
id|hw_interrupt_type
id|sysint2_irq_type
op_assign
(brace
l_string|&quot;SYSINT2&quot;
comma
id|startup_sysint2_irq
comma
id|shutdown_sysint2_irq
comma
id|enable_sysint2_irq
comma
id|disable_sysint2_irq
comma
id|ack_sysint2_irq
comma
id|end_sysint2_irq
comma
l_int|NULL
)brace
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|enable_giuint_irq
r_static
r_void
id|enable_giuint_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|pin
suffix:semicolon
id|pin
op_assign
id|irq
op_minus
id|GIU_IRQ_BASE
suffix:semicolon
r_if
c_cond
(paren
id|pin
OL
l_int|16
)paren
id|set_icu1
c_func
(paren
id|MGIUINTLREG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
id|pin
)paren
suffix:semicolon
r_else
id|set_icu2
c_func
(paren
id|MGIUINTHREG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|pin
op_minus
l_int|16
)paren
)paren
suffix:semicolon
id|vr41xx_enable_giuint
c_func
(paren
id|pin
)paren
suffix:semicolon
)brace
DECL|function|disable_giuint_irq
r_static
r_void
id|disable_giuint_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|pin
suffix:semicolon
id|pin
op_assign
id|irq
op_minus
id|GIU_IRQ_BASE
suffix:semicolon
id|vr41xx_disable_giuint
c_func
(paren
id|pin
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pin
OL
l_int|16
)paren
id|clear_icu1
c_func
(paren
id|MGIUINTLREG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
id|pin
)paren
suffix:semicolon
r_else
id|clear_icu2
c_func
(paren
id|MGIUINTHREG
comma
(paren
id|u16
)paren
l_int|1
op_lshift
(paren
id|pin
op_minus
l_int|16
)paren
)paren
suffix:semicolon
)brace
DECL|function|startup_giuint_irq
r_static
r_int
r_int
id|startup_giuint_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|vr41xx_clear_giuint
c_func
(paren
id|irq
op_minus
id|GIU_IRQ_BASE
)paren
suffix:semicolon
id|enable_giuint_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|macro|shutdown_giuint_irq
mdefine_line|#define shutdown_giuint_irq&t;disable_giuint_irq
DECL|function|ack_giuint_irq
r_static
r_void
id|ack_giuint_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_giuint_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|vr41xx_clear_giuint
c_func
(paren
id|irq
op_minus
id|GIU_IRQ_BASE
)paren
suffix:semicolon
)brace
DECL|function|end_giuint_irq
r_static
r_void
id|end_giuint_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|enable_giuint_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|giuint_irq_type
r_static
r_struct
id|hw_interrupt_type
id|giuint_irq_type
op_assign
(brace
l_string|&quot;GIUINT&quot;
comma
id|startup_giuint_irq
comma
id|shutdown_giuint_irq
comma
id|enable_giuint_irq
comma
id|disable_giuint_irq
comma
id|ack_giuint_irq
comma
id|end_giuint_irq
comma
l_int|NULL
)brace
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|variable|icu_cascade
r_static
r_struct
id|irqaction
id|icu_cascade
op_assign
(brace
id|no_action
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;cascade&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|function|vr41xx_icu_init
r_static
r_void
id|__init
id|vr41xx_icu_init
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
r_case
id|CPU_VR4121
suffix:colon
id|vr41xx_icu1_base
op_assign
id|VR4111_SYSINT1REG
suffix:semicolon
id|vr41xx_icu2_base
op_assign
id|VR4111_SYSINT2REG
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
r_case
id|CPU_VR4131
suffix:colon
id|vr41xx_icu1_base
op_assign
id|VR4122_SYSINT1REG
suffix:semicolon
id|vr41xx_icu2_base
op_assign
id|VR4122_SYSINT2REG
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|panic
c_func
(paren
l_string|&quot;Unexpected CPU of NEC VR4100 series&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|write_icu1
c_func
(paren
l_int|0
comma
id|MSYSINT1REG
)paren
suffix:semicolon
id|write_icu1
c_func
(paren
l_int|0
comma
id|MGIUINTLREG
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MSYSINT2REG
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MGIUINTHREG
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|SYSINT1_IRQ_BASE
suffix:semicolon
id|i
op_le
id|GIU_IRQ_LAST
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|i
op_ge
id|SYSINT1_IRQ_BASE
op_logical_and
id|i
op_le
id|SYSINT1_IRQ_LAST
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|sysint1_irq_type
suffix:semicolon
r_else
r_if
c_cond
(paren
id|i
op_ge
id|SYSINT2_IRQ_BASE
op_logical_and
id|i
op_le
id|SYSINT2_IRQ_LAST
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|sysint2_irq_type
suffix:semicolon
r_else
r_if
c_cond
(paren
id|i
op_ge
id|GIU_IRQ_BASE
op_logical_and
id|i
op_le
id|GIU_IRQ_LAST
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|giuint_irq_type
suffix:semicolon
)brace
id|setup_irq
c_func
(paren
id|ICU_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
)brace
DECL|function|init_IRQ
r_void
id|__init
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
id|memset
c_func
(paren
id|irq_desc
comma
l_int|0
comma
r_sizeof
(paren
id|irq_desc
)paren
)paren
suffix:semicolon
id|init_generic_irq
c_func
(paren
)paren
suffix:semicolon
id|mips_cpu_irq_init
c_func
(paren
id|MIPS_CPU_IRQ_BASE
)paren
suffix:semicolon
id|vr41xx_icu_init
c_func
(paren
)paren
suffix:semicolon
id|vr41xx_giuint_init
c_func
(paren
)paren
suffix:semicolon
id|set_except_vector
c_func
(paren
l_int|0
comma
id|vr41xx_handle_interrupt
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_KGDB
id|printk
c_func
(paren
l_string|&quot;Setting debug traps - please connect the remote debugger.&bslash;n&quot;
)paren
suffix:semicolon
id|set_debug_traps
c_func
(paren
)paren
suffix:semicolon
id|breakpoint
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
)brace
multiline_comment|/*=======================================================================*/
DECL|function|giuint_irqdispatch
r_static
r_inline
r_void
id|giuint_irqdispatch
c_func
(paren
id|u16
id|pendl
comma
id|u16
id|pendh
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|pendl
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|pendl
op_amp
(paren
l_int|0x0001
op_lshift
id|i
)paren
)paren
(brace
id|giuint_do_IRQ
c_func
(paren
id|i
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|pendh
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|pendh
op_amp
(paren
l_int|0x0001
op_lshift
id|i
)paren
)paren
(brace
id|giuint_do_IRQ
c_func
(paren
id|i
op_plus
l_int|16
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
)brace
)brace
)brace
DECL|function|icu_irqdispatch
id|asmlinkage
r_void
id|icu_irqdispatch
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|u16
id|pend1
comma
id|pend2
comma
id|pendl
comma
id|pendh
suffix:semicolon
id|u16
id|mask1
comma
id|mask2
comma
id|maskl
comma
id|maskh
suffix:semicolon
r_int
id|i
suffix:semicolon
id|pend1
op_assign
id|read_icu1
c_func
(paren
id|SYSINT1REG
)paren
suffix:semicolon
id|mask1
op_assign
id|read_icu1
c_func
(paren
id|MSYSINT1REG
)paren
suffix:semicolon
id|pend2
op_assign
id|read_icu2
c_func
(paren
id|SYSINT2REG
)paren
suffix:semicolon
id|mask2
op_assign
id|read_icu2
c_func
(paren
id|MSYSINT2REG
)paren
suffix:semicolon
id|pendl
op_assign
id|read_icu1
c_func
(paren
id|GIUINTLREG
)paren
suffix:semicolon
id|maskl
op_assign
id|read_icu1
c_func
(paren
id|MGIUINTLREG
)paren
suffix:semicolon
id|pendh
op_assign
id|read_icu2
c_func
(paren
id|GIUINTHREG
)paren
suffix:semicolon
id|maskh
op_assign
id|read_icu2
c_func
(paren
id|MGIUINTHREG
)paren
suffix:semicolon
id|pend1
op_and_assign
id|mask1
suffix:semicolon
id|pend2
op_and_assign
id|mask2
suffix:semicolon
id|pendl
op_and_assign
id|maskl
suffix:semicolon
id|pendh
op_and_assign
id|maskh
suffix:semicolon
r_if
c_cond
(paren
id|pend1
)paren
(brace
r_if
c_cond
(paren
(paren
id|pend1
op_amp
l_int|0x01ff
)paren
op_eq
l_int|0x0100
)paren
(brace
id|giuint_irqdispatch
c_func
(paren
id|pendl
comma
id|pendh
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|pend1
op_amp
(paren
l_int|0x0001
op_lshift
id|i
)paren
)paren
(brace
id|do_IRQ
c_func
(paren
id|SYSINT1_IRQ_BASE
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
)brace
r_return
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|pend2
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|pend2
op_amp
(paren
l_int|0x0001
op_lshift
id|i
)paren
)paren
(brace
id|do_IRQ
c_func
(paren
id|SYSINT2_IRQ_BASE
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
)brace
)brace
eof
