===== 506 Personal information =====
FirstName (MiddleNames) LastName (Change it to your own name)
UnityID (Change it to your own UID)
ECE492 Students? YES/NO (Change it according to your own section)
===== 506 SMP Simulator configuration =====
L1_SIZE:		8192
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	Dragon
TRACE FILE:		traces/canneal.04t.debug
============ Simulation results (Cache 0) ============
01. number of reads:                            2339
02. number of read misses:                      235
03. number of writes:                           269
04. number of write misses:                     3
05. total miss rate:                            9.13%
06. number of writebacks:                       7
07. number of memory transactions:              245
08. number of interventions:                    43
09. number of flushes:                          0
10. number of Bus Transactions(BusUpd):         18
============ Simulation results (Cache 1) ============
01. number of reads:                            2341
02. number of read misses:                      230
03. number of writes:                           229
04. number of write misses:                     2
05. total miss rate:                            9.03%
06. number of writebacks:                       9
07. number of memory transactions:              241
08. number of interventions:                    41
09. number of flushes:                          0
10. number of Bus Transactions(BusUpd):         20
============ Simulation results (Cache 2) ============
01. number of reads:                            2396
02. number of read misses:                      220
03. number of writes:                           253
04. number of write misses:                     2
05. total miss rate:                            8.38%
06. number of writebacks:                       6
07. number of memory transactions:              228
08. number of interventions:                    45
09. number of flushes:                          0
10. number of Bus Transactions(BusUpd):         15
============ Simulation results (Cache 3) ============
01. number of reads:                            1969
02. number of read misses:                      233
03. number of writes:                           204
04. number of write misses:                     0
05. total miss rate:                            10.72%
06. number of writebacks:                       13
07. number of memory transactions:              246
08. number of interventions:                    70
09. number of flushes:                          0
10. number of Bus Transactions(BusUpd):         13
