<div class="wiki-content"><h1 id="Design/VerificationStatus03/06/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Unoptflats pending </li></ul></li><li>Verification<ul><li>Pending<br/><ul><li>Code coverage and Functional coverage ETA  to start 03/20 (week worth of work)</li></ul></li><li>Regression 97.8% pass rate <ul><li>power management (most likely TB issue)</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>all local formal runs are passing </li><li>unoptflat fixes </li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oskie assertions. <ul><li>need help understanding Tag bank calculation </li></ul></li><li>Regression 90% pass rate <ul><li>checker race condition </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>Replay Q fix caught at system level </li><li>MRD flush and WTT p1, p2 cycle case in debug   </li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>46% pass rate only with CCP </li><li>100%pass rate without Hints (with CCP)</li><li>100% with out CCP</li></ul></li><li>inprogress<ul><li>CSR testing without CCP including single bit errors: 39 passing (40 test cases)<ul><li>1 TB issue </li></ul></li></ul></li><li>Pending<ul><li>correctable error injection for allocate cases (Satya) start ETA 03/08</li><li>un-correctable errors pending for all cases (Satya) start ETA 03/13</li><li>Maintenance and debug ops (Sugun) Start ETA 03/08</li><li>power management  (Satya) start ETA 03/13</li><li>Latency and BW testing (Satya)  Start ETA 03/13<ul><li>Cache hit test case (Hint fill then MRD drain)</li><li>Read write test case (DTW allocate and MRD hit)</li></ul></li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>-66ps Ace-lite config FLM path</li><li>pending<ul><li>clarify CONC-2347 ETA 03/07</li><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a> in progress </li></ul></li><li>commit to close AIU RTL by Wednesday 03/08</li></ul></li><li>Verification<br/><ul><li>Regressions 99.5% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/20<ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>maintenance op testing <ul><li>pending<ul><li>flush by address</li><li>init all </li></ul></li></ul></li><li>lint clean up in progress</li></ul><ul><li>Pending <ul><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?)  </li><li>Number of BTT entries to generate full signal (need to change this to 2)</li></ul></li><li>Work on timing fixes<ul><li>add pipe stages at input and output interface for CCP  </li></ul></li></ul></li><li>Verification<ul><li> 98% pass rate<ul><li>mutilpe open bugs </li></ul></li><li>Inprogress<ul><li>un-correctable errors for all cases</li><li>protocol error cases</li><li>CSR testing<ul><li>14 failures of 20 in debug</li></ul></li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>synthesis up and running with new eval config, memories generated. </li><li>NCB ~750ps violation</li><li>DMI ~250ps violation</li><li>AIU ~66ps violation (FLM path in ACE-Lite config)</li><li>DCE clean </li><li>CCP not available yet</li><li>Might need one more peak synthesis license </li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>Regression 50% pass rate 25 test (13 configs)<ul><li>DMI DTRvis issue</li><li>skyrunner compile issue</li></ul></li><li>fsys   <ul><li>45% pass rate<ul><li>Heart-beat failures</li><li>2 compile fails 5 and 9 related to resiliency   </li></ul></li></ul></li><li>Easter egg bring up in progress <ul><li>75% failures due to  illegal param issue with Tag bank and data bank sel bits </li></ul></li><li>checker: <ul><li>NCB with cahce working (one long test)</li><li>DMI is up and running, RTL bug in debug. </li></ul></li></ul></li><li>Costumer TB <ul><li>working on fixing issue ETA for Skyrunner 03/10 </li></ul></li></ul><h1 id="Design/VerificationStatus03/06/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>all SFI socket CL address changes in progress</li><li>DMI SFI address bounding box changes in progress</li></ul></li><li>Verification close all issue by 03/07 EOD<ul><li>SW to lock down parity on payload parameter</li><li>Config 9 passes all the way with no injection </li><li>Config 11: address issue</li><li>skyrunner: SW parity on payload parameter issue</li><li>Config 5 compile errors need to debug </li></ul></li></ul></div>