
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.445831                       # Number of seconds simulated
sim_ticks                                445831004500                       # Number of ticks simulated
final_tick                               1384868952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100071                       # Simulator instruction rate (inst/s)
host_op_rate                                   151435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44614893                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217884                       # Number of bytes of host memory used
host_seconds                                  9992.87                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            846336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         202326400                       # Number of bytes read from this memory
system.physmem.bytes_read::total            203172736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       846336                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          846336                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    185867712                       # Number of bytes written to this memory
system.physmem.bytes_written::total         185867712                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              13224                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            3161350                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               3174574                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2904183                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2904183                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1898334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            453818595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               455716928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1898334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1898334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         416901719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              416901719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         416901719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1898334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           453818595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              872618647                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        3170994                       # number of replacements
system.l2.tagsinuse                       3990.034433                       # Cycle average of tags in use
system.l2.total_refs                          4448313                       # Total number of references to valid blocks.
system.l2.sampled_refs                        3175024                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.401033                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3054.455554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              11.632230                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             923.946649                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.745717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002840                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.225573                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.974130                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 3942                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              3908907                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3912849                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3433123                       # number of Writeback hits
system.l2.Writeback_hits::total               3433123                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              17394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17394                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  3942                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3926301                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3930243                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3942                       # number of overall hits
system.l2.overall_hits::cpu.data              3926301                       # number of overall hits
system.l2.overall_hits::total                 3930243                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              13224                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             264141                       # number of ReadReq misses
system.l2.ReadReq_misses::total                277365                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2897209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2897209                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               13224                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             3161350                       # number of demand (read+write) misses
system.l2.demand_misses::total                3174574                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              13224                       # number of overall misses
system.l2.overall_misses::cpu.data            3161350                       # number of overall misses
system.l2.overall_misses::total               3174574                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    714412500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  14093801000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14808213500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 153227323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  153227323000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     714412500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  167321124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     168035536500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    714412500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 167321124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    168035536500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            17166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          4173048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4190214                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3433123                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3433123                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2914603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2914603                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             17166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7087651                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7104817                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            17166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7087651                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7104817                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.770360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.063297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.066194                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.994032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994032                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.770360                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.446036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446820                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.770360                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.446036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446820                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54023.933757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53357.112300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53388.904512                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52887.907983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52887.907983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54023.933757                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52927.111519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52931.680440                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54023.933757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52927.111519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52931.680440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2904183                       # number of writebacks
system.l2.writebacks::total                   2904183                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         13224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        264141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           277365                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2897209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2897209                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          13224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        3161350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3174574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         13224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       3161350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3174574                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    553278000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  10878498000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11431776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 117968160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117968160000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    553278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 128846658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 129399936000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    553278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 128846658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 129399936000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.770360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.063297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.066194                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.994032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994032                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.770360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.446036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.446820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.770360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.446036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.446820                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41838.929220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41184.435586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41215.640041                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40717.863295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40717.863295                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41838.929220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40756.846917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40761.354437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41838.929220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40756.846917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40761.354437                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48731167                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48731167                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            186984                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32156608                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32114839                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.870108                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                        891662009                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78955050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1006084660                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48731167                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32114839                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     420228843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2433556                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              385135959                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  230                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1831                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  78242708                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 15742                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          886554883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.718768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.951758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                496839711     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   729598      0.08%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   981120      0.11%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 30927305      3.49%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                357077149     40.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            886554883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054652                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.128325                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                162486288                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             332274188                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 355370542                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              34190898                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2232957                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1523197084                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2232957                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                205657109                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               194279635                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 338995593                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             145389061                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1522644174                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44634                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10357831                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              96230908                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2120576897                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5405518545                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5400894994                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4623551                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12962762                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 290691640                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            432652963                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153796334                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          16081911                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         13839651                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1521837463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4055                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1515772647                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1448683                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8493043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22412347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1267                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     886554883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.709734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.260514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           210059989     23.69%     23.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           169672060     19.14%     42.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           244854719     27.62%     70.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           191481311     21.60%     92.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            70486804      7.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       886554883                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5205339     84.97%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                920637     15.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            372042      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             928816821     61.28%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1562080      0.10%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            431529434     28.47%     89.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153492270     10.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1515772647                       # Type of FU issued
system.cpu.iq.rate                           1.699941                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6125976                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004041                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3920899225                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1528079233                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1513557258                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4775610                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2261298                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1890309                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1518695870                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2830711                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10013031                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1966292                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       443785                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2232957                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                97980696                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2437670                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1521841518                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8443                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             432652963                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153796334                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 11                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 307203                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4838                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6111                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         104046                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        96067                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200113                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1515645218                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             431487313                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            127428                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    584946850                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48128297                       # Number of branches executed
system.cpu.iew.exec_stores                  153459537                       # Number of stores executed
system.cpu.iew.exec_rate                     1.699798                       # Inst execution rate
system.cpu.iew.wb_sent                     1515522884                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1515447567                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1272677070                       # num instructions producing a value
system.cpu.iew.wb_consumers                2624273571                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.699576                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.484964                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8567519                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            187158                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    884321926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.711226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.617329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    275160539     31.12%     31.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    255177216     28.86%     59.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     44336891      5.01%     64.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     69165367      7.82%     72.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    240481913     27.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    884321926                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             240481913                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   2165682283                       # The number of ROB reads
system.cpu.rob.rob_writes                  3045918232                       # The number of ROB writes
system.cpu.timesIdled                          158823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5107126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.891662                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.891662                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.121501                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.121501                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4697787472                       # number of integer regfile reads
system.cpu.int_regfile_writes              2108916131                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2771221                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1555642                       # number of floating regfile writes
system.cpu.misc_regfile_reads               680877521                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  16732                       # number of replacements
system.cpu.icache.tagsinuse                373.953052                       # Cycle average of tags in use
system.cpu.icache.total_refs                 78223929                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  17166                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                4556.910696                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     373.953052                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.730377                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.730377                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     78223929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        78223929                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      78223929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         78223929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     78223929                       # number of overall hits
system.cpu.icache.overall_hits::total        78223929                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        18779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18779                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        18779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        18779                       # number of overall misses
system.cpu.icache.overall_misses::total         18779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    866507000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    866507000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    866507000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    866507000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    866507000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    866507000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78242708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78242708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78242708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78242708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78242708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78242708                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46142.339848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46142.339848                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46142.339848                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46142.339848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46142.339848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46142.339848                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1605                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        17174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17174                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        17174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        17174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17174                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    771311000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    771311000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    771311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    771311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    771311000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    771311000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44911.552347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44911.552347                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44911.552347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44911.552347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44911.552347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44911.552347                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                7087138                       # number of replacements
system.cpu.dcache.tagsinuse                511.978530                       # Cycle average of tags in use
system.cpu.dcache.total_refs                566542344                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                7087650                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  79.933736                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939121198000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.978530                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    416111141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       416111141                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    150431192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      150431192                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     566542333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        566542333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    566542333                       # number of overall hits
system.cpu.dcache.overall_hits::total       566542333                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5356053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5356053                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2921470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2921470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8277523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8277523                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8277523                       # number of overall misses
system.cpu.dcache.overall_misses::total       8277523                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  81146442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  81146442000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 162249652410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162249652410                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 243396094410                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 243396094410                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 243396094410                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 243396094410                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    421467194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    421467194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    574819856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    574819856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    574819856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    574819856                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014400                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15150.418041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15150.418041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55536.990765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55536.990765                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29404.460055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29404.460055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29404.460055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29404.460055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       349500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.820238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3433123                       # number of writebacks
system.cpu.dcache.writebacks::total           3433123                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1182877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1182877                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6987                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6987                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1189864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1189864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1189864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1189864                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4173176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4173176                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2914483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2914483                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7087659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7087659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7087659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7087659                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  57558330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57558330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 156344012910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156344012910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 213902342910                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 213902342910                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 213902342910                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 213902342910                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012330                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13792.452080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13792.452080                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53643.823934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53643.823934                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30179.547705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30179.547705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30179.547705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30179.547705                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
