Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 10 15:50:35 2023
| Host         : wcx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU32_top_control_sets_placed.rpt
| Design       : ALU32_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+--------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+--------------------+------------------+----------------+--------------+
|  my_ALU/LR_reg[0]_i_2_n_0    |               |                    |                1 |              1 |         1.00 |
|  my_ALU/SIG_reg_i_2_n_0      |               |                    |                1 |              1 |         1.00 |
|  my_ALU/AL_reg[0]_i_1_n_0    |               |                    |                1 |              1 |         1.00 |
|  my_ALU/sub_reg[0]_i_2_n_0   |               |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |               | cursel_reg_n_0_[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |               | AN[7]_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |               | cursel_reg_n_0_[2] |                1 |              2 |         2.00 |
|  my_ALU/OPctr_reg[2]_i_2_n_0 |               |                    |                2 |              3 |         1.50 |
|  my_ALU/temp_reg[15]_i_2_n_0 |               |                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               |               | cursel_reg_n_0_[1] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               |               | selcnt[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG               |               |                    |               18 |             47 |         2.61 |
+------------------------------+---------------+--------------------+------------------+----------------+--------------+


