
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104434                       # Number of seconds simulated
sim_ticks                                104433830280                       # Number of ticks simulated
final_tick                               634071547590                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 213184                       # Simulator instruction rate (inst/s)
host_op_rate                                   269188                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6707180                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918824                       # Number of bytes of host memory used
host_seconds                                 15570.45                       # Real time elapsed on the host
sim_insts                                  3319374699                       # Number of instructions simulated
sim_ops                                    4191379707                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2208768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       541312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       530688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3285888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1288960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1288960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4146                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25671                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10070                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10070                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21149928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5183301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5081572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31463827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12342361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12342361                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12342361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21149928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5183301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5081572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43806188                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250440841                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21414806                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17437624                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919075                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8803442                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138535                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86971                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193735798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120536934                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21414806                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374827                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25475807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5744240                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8588336                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852649                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231593949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.997847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206118142     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725606      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139797      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312399      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953505      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106208      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757181      0.33%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929982      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12551129      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231593949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085508                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191398421                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10964478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25334382                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109181                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787483                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651056                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6525                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145470531                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51649                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787483                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191655569                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7336742                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2472055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25187529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1154559                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145257081                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2268                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424188                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37605                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203256991                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676979194                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676979194                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34806285                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33625                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17545                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3612678                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295661                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1701094                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144744389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137437851                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82806                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20229582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41336895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231593949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593443                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173540341     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24504597     10.58%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12389332      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986302      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6572225      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583515      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186629      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778629      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52379      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231593949                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961407     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144923     11.37%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168276     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113948004     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016472      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653055      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804240      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137437851                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548784                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274606                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009274                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507827063                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165008282                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133621983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138712457                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152951                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831967                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139800                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787483                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6587331                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286469                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144778013                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983567                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849366                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17544                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        221768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215476                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134849787                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13520311                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588064                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323864                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19246570                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803553                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538450                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133624142                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133621983                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79398489                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213702975                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533547                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371537                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22321592                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943148                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227806466                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178016114     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328884     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838518      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822394      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655329      1.60%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543130      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532337      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095807      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973953      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227806466                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973953                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369620468                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293363442                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18846892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.504408                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.504408                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399296                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399296                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609727898                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184120314                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138179376                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250440841                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22374258                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18361375                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2092805                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9387232                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8802607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2232449                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97976                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200546645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122719836                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22374258                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11035056                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26464051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5805748                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6121046                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12131368                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2083424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236826590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.635835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210362539     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1970804      0.83%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3566895      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2109436      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1729578      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1545677      0.65%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          853523      0.36%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2123126      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12565012      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236826590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089339                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198896908                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7784069                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26385559                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65480                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3694571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3676149                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150514182                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3694571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199192730                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         688837                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6193490                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26138121                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       918838                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150464276                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100299                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       530244                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211980325                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    698287390                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    698287390                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180054239                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31926080                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35821                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17935                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2659948                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13995784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7529420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73238                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1703260                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149318062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142367116                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66611                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17702878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36606533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236826590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177547678     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23587235      9.96%     84.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12344401      5.21%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8698399      3.67%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8704751      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3115312      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2376536      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       277122      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175156      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236826590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52172     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169924     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158879     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120131813     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1947202      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17886      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12759979      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7510236      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142367116                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568466                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             380975                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522008408                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    167057007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139937505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142748091                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289325                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2296282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89759                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3694571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481996                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56431                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149353883                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13995784                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7529420                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17935                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1204408                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1095598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2300006                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140743582                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12662782                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1623534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20173013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19944757                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7510231                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561983                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139937569                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139937505                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81898335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223062988                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558765                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104687979                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129042373                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20311725                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2110463                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233132019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180450009     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25698846     11.02%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9857424      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5189743      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4407909      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2090212      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       988797      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1548660      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2900419      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233132019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104687979                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129042373                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19139159                       # Number of memory references committed
system.switch_cpus1.commit.loads             11699498                       # Number of loads committed
system.switch_cpus1.commit.membars              17886                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18722660                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116171296                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668914                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2900419                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379585698                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302402775                       # The number of ROB writes
system.switch_cpus1.timesIdled                2960602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13614251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104687979                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129042373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104687979                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.392260                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.392260                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418015                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418015                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632838751                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195476064                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139345821                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35772                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250440841                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22630796                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18348189                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2085496                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9267745                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8571411                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2456646                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98358                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196084429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126169976                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22630796                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11028057                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27777830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6362809                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3647764                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12118335                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2083611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231760463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       203982633     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1935382      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3513859      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3254680      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2066221      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1697384      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          972368      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1004547      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13333389      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231760463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090364                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503792                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194084703                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5665477                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27711438                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48623                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4250217                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3928224                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154910056                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4250217                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194580944                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1272362                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3251456                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27233578                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1171901                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154778158                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        197487                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       503277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219513169                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720982075                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720982075                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180660707                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38852431                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35578                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17789                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4318007                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14626509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7558342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85616                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674765                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153769223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145177712                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       122410                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23236370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48964835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231760463                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299524                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169165697     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26491388     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14248621      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7226429      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8614003      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2792628      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2610672      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       461589      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149436      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231760463                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         437586     59.48%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152966     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145082     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122088895     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2081503      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17789      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13455524      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7534001      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145177712                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579689                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             735634                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    522973929                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177041394                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142040912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145913346                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280995                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2849243                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97502                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4250217                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         861251                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120260                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153804800                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14626509                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7558342                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17789                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1112295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1163017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275312                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143087173                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12981978                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2090537                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20515812                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20199213                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7533834                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571341                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142040948                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142040912                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81965247                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228355551                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567164                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358937                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105216456                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129552125                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24252992                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2111957                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227510246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172953726     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25114822     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13026518      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4184459      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5753037      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1927968      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1116162      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       986502      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2447052      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227510246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105216456                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129552125                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19238106                       # Number of memory references committed
system.switch_cpus2.commit.loads             11777266                       # Number of loads committed
system.switch_cpus2.commit.membars              17788                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18699476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116716449                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2671975                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2447052                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           378868311                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311860490                       # The number of ROB writes
system.switch_cpus2.timesIdled                3041600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18680378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105216456                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129552125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105216456                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.380244                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.380244                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420125                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420125                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643548880                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198771621                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142922506                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35576                       # number of misc regfile writes
system.l20.replacements                         17266                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          689692                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27506                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.074238                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.592960                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.369803                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5830.841115                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4391.196123                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001327                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569418                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428828                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79986                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18955                       # number of Writeback hits
system.l20.Writeback_hits::total                18955                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79986                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79986                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79986                       # number of overall hits
system.l20.overall_hits::total                  79986                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17256                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17266                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17256                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17266                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17256                       # number of overall misses
system.l20.overall_misses::total                17266                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2083243                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4100894942                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4102978185                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2083243                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4100894942                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4102978185                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2083243                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4100894942                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4102978185                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97242                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97252                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18955                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18955                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97242                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97252                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97242                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97252                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177454                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177539                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.177454                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.177539                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.177454                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.177539                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 237650.379115                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 237633.394243                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 237650.379115                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 237633.394243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 237650.379115                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 237633.394243                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4209                       # number of writebacks
system.l20.writebacks::total                     4209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17256                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17266                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17256                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17266                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17256                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17266                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3032779034                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3034243178                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3032779034                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3034243178                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3032779034                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3034243178                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177539                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.177539                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.177539                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 175752.146152                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 175735.154523                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 175752.146152                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 175735.154523                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 175752.146152                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 175735.154523                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4245                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317524                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14485                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.920884                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          481.908949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.536296                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1983.697248                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.825999                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7759.031508                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047061                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001420                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.193720                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000081                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.757718                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30063                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30063                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9736                       # number of Writeback hits
system.l21.Writeback_hits::total                 9736                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30063                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30063                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30063                       # number of overall hits
system.l21.overall_hits::total                  30063                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4229                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4245                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4229                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4245                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4229                       # number of overall misses
system.l21.overall_misses::total                 4245                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3169718                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    987918292                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      991088010                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3169718                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    987918292                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       991088010                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3169718                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    987918292                       # number of overall miss cycles
system.l21.overall_miss_latency::total      991088010                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34292                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34308                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9736                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9736                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34292                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34308                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34292                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34308                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.123323                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.123732                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.123323                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123732                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.123323                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123732                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198107.375000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 233605.649563                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 233471.851590                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198107.375000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 233605.649563                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 233471.851590                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198107.375000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 233605.649563                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 233471.851590                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2709                       # number of writebacks
system.l21.writebacks::total                     2709                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4229                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4245                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4229                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4245                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4229                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4245                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2180705                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    726126206                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    728306911                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2180705                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    726126206                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    728306911                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2180705                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    726126206                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    728306911                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123323                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.123732                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.123323                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123732                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.123323                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123732                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136294.062500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171701.633010                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 171568.176914                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136294.062500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171701.633010                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 171568.176914                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136294.062500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171701.633010                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 171568.176914                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4160                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          399461                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16448                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.286296                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          517.665018                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.602017                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2035.422337                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9722.310628                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042128                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001026                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.165643                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.791204                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36904                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36904                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11053                       # number of Writeback hits
system.l22.Writeback_hits::total                11053                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36904                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36904                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36904                       # number of overall hits
system.l22.overall_hits::total                  36904                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4146                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4160                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4146                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4160                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4146                       # number of overall misses
system.l22.overall_misses::total                 4160                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3039936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    982402902                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      985442838                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3039936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    982402902                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       985442838                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3039936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    982402902                       # number of overall miss cycles
system.l22.overall_miss_latency::total      985442838                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41050                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41064                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11053                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11053                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41050                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41064                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41050                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41064                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100999                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101305                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100999                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101305                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100999                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101305                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236951.978292                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236885.297596                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236951.978292                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236885.297596                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236951.978292                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236885.297596                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3152                       # number of writebacks
system.l22.writebacks::total                     3152                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4146                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4160                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4146                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4160                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4146                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4160                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    725742183                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    727916083                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    725742183                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    727916083                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    725742183                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    727916083                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100999                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101305                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100999                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101305                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100999                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101305                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 175046.353835                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174979.827644                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 175046.353835                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174979.827644                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 175046.353835                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174979.827644                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.983733                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860288                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849835.992687                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.983733                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852638                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852638                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852638                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852638                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852638                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852638                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2410572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2410572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852649                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852649                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852649                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852649                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852649                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852649                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97242                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999021                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97498                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.004503                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596632                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403368                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414090                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677247                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091337                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091337                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401018                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401018                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401083                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401083                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401083                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401083                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41810777134                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41810777134                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6704688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6704688                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41817481822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41817481822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41817481822                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41817481822                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10815108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10815108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18492420                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18492420                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18492420                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18492420                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037079                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037079                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021689                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021689                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021689                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104261.597070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104261.597070                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 103149.046154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103149.046154                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104261.416769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104261.416769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104261.416769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104261.416769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18955                       # number of writebacks
system.cpu0.dcache.writebacks::total            18955                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303776                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303841                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303841                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97242                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97242                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97242                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9561653695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9561653695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9561653695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9561653695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9561653695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9561653695                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005258                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005258                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005258                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005258                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98328.435193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98328.435193                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98328.435193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98328.435193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98328.435193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98328.435193                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.046683                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018569065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204694.945887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.046683                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024113                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738857                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12131352                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12131352                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12131352                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12131352                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12131352                       # number of overall hits
system.cpu1.icache.overall_hits::total       12131352                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3470518                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3470518                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3470518                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3470518                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3470518                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3470518                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12131368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12131368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12131368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12131368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12131368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12131368                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 216907.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 216907.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 216907.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 216907.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 216907.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 216907.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3302518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3302518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3302518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3302518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3302518                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3302518                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206407.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206407.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206407.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206407.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206407.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206407.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34292                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164105869                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34548                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4750.083044                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.459835                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.540165                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904140                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095860                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9436829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9436829                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7403889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7403889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17886                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17886                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16840718                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16840718                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16840718                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16840718                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88253                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88253                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88253                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88253                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8393210013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8393210013                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8393210013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8393210013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8393210013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8393210013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9525082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9525082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7403889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7403889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16928971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16928971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16928971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16928971                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009265                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95103.962619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95103.962619                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95103.962619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95103.962619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95103.962619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95103.962619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9736                       # number of writebacks
system.cpu1.dcache.writebacks::total             9736                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53961                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53961                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34292                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34292                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2983269306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2983269306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2983269306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2983269306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2983269306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2983269306                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86996.072145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86996.072145                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86996.072145                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86996.072145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86996.072145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86996.072145                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996855                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015166172                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192583.524838                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996855                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12118320                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12118320                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12118320                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12118320                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12118320                       # number of overall hits
system.cpu2.icache.overall_hits::total       12118320                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3491484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3491484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3491484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3491484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3491484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3491484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12118335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12118335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12118335                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12118335                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12118335                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12118335                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 232765.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 232765.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 232765.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3156136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3156136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3156136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 225438.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41050                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169406067                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41306                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4101.245993                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.017276                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.982724                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9755454                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9755454                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7427046                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7427046                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17789                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17789                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17788                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17788                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17182500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17182500                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17182500                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17182500                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123511                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123511                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123511                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123511                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123511                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123511                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13362234182                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13362234182                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13362234182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13362234182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13362234182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13362234182                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9878965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9878965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7427046                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7427046                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17306011                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17306011                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17306011                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17306011                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012502                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108186.592142                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108186.592142                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108186.592142                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108186.592142                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108186.592142                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108186.592142                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11053                       # number of writebacks
system.cpu2.dcache.writebacks::total            11053                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82461                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82461                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82461                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82461                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82461                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82461                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41050                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41050                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41050                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41050                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3419082018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3419082018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3419082018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3419082018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3419082018                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3419082018                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83290.670353                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83290.670353                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83290.670353                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83290.670353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83290.670353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83290.670353                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
