$date
	Wed Apr 21 14:47:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lamp_TB $end
$var wire 1 ! L $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var reg 1 $ B $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
x#
x"
x!
$end
#3
0!
0"
0#
1%
#6
0%
#7
0&
#9
1%
#11
1$
#12
0%
#15
1!
1"
1%
#18
0%
#21
1%
#22
0$
#24
0%
#27
0"
1#
1%
#30
0%
#33
0!
1"
1%
1$
#36
0%
#39
1%
#42
0%
#44
0$
#45
0#
0"
1%
#48
0%
#51
1%
#54
0%
#55
1$
#57
1!
1"
1%
#60
0%
#63
1%
#66
0%
0$
#69
1#
0"
1%
#72
0%
#75
1%
#77
1$
#78
0%
#81
0!
1"
1%
#84
0%
#87
1%
#88
0$
#90
0%
#93
0#
0"
1%
#96
0%
#99
1!
1"
1%
1$
#102
0%
#105
1%
#107
