// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+9601,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9603,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+9604,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9605,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9606,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9607,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9608,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+9574,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+9575,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+9576,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+9577,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+9578,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9579,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+9580,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+9581,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+9583,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9584,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+9585,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+9586,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9587,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9588,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9589,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+9590,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+9591,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+9592,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+9593,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+9594,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+9595,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+9596,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+9597,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+9599,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9600,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+9601,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9574,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9575,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+9576,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9577,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9578,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+9579,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9580,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+9581,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9583,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+9584,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+9585,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+9586,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9587,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9588,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9603,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9604,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9605,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9606,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+9607,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9589,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+9590,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+9591,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9592,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9593,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+9594,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+9595,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+9596,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+9597,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9599,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9600,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9608,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+9601,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9574,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+9575,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+9576,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9577,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9578,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9722+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9576,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9724,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9725,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9726+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9577,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9724,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9725,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9728+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+9578,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9724,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9725,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9725,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+9724,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+9730,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+9731,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+9732,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+9733,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+9734,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+9579,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+9580,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+9581,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9583,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9735+i*2,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9581,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9739,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9740,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9741+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9583,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9739,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9740,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+9739,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+9584,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+9585,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+9586,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9587,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9588,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9603,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+9604,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9605,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9606,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9748+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9750,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+9586,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9751,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9753+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+9605,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9750,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+9587,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9751,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9755+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+9606,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+9588,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+9758,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+9759,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+9760,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+9761,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+9762,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+9607,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9589,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+9590,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+9591,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9592,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9593,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9763+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9591,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9765,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9766,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9767+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9592,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9765,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9766,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9769+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+9593,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9765,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9766,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9766,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+9765,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+9771,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+9772,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+9773,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+9774,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+19338,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+9775,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+9594,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+9595,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+9596,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+9597,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9599,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9600,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9608,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9776+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+9596,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9781+i*2,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+9597,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9785+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+9599,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9787+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+9608,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+9600,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9789+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+9609,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9779,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+9778,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+9791,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+9792,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+9793,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+9794,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+9795,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+9796,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+9601,"ysyxSoCFull mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9603,"ysyxSoCFull mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+9604,"ysyxSoCFull mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9605,"ysyxSoCFull mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9606,"ysyxSoCFull mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9607,"ysyxSoCFull mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9608,"ysyxSoCFull mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19339,"ysyxSoCFull mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19340,"ysyxSoCFull mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19341,"ysyxSoCFull mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19342,"ysyxSoCFull mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9797,"ysyxSoCFull mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19343,"ysyxSoCFull mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19345,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19346,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19347,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9798,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16601,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+9799,"ysyxSoCFull mem axi4frag busy", false,-1);
        tracep->declBus(c+9800,"ysyxSoCFull mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+9801,"ysyxSoCFull mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+19341,"ysyxSoCFull mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+19350,"ysyxSoCFull mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+19340,"ysyxSoCFull mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19351,"ysyxSoCFull mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+9797,"ysyxSoCFull mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9802,"ysyxSoCFull mem axi4frag fixed", false,-1);
        tracep->declBus(c+19342,"ysyxSoCFull mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+19352,"ysyxSoCFull mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+19353,"ysyxSoCFull mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+19335,"ysyxSoCFull mem axi4frag ar_last", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull mem axi4frag busy_1", false,-1);
        tracep->declBus(c+9804,"ysyxSoCFull mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+9805,"ysyxSoCFull mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+19346,"ysyxSoCFull mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+19354,"ysyxSoCFull mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+19345,"ysyxSoCFull mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19355,"ysyxSoCFull mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+9798,"ysyxSoCFull mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9806,"ysyxSoCFull mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+19347,"ysyxSoCFull mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+19356,"ysyxSoCFull mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+19357,"ysyxSoCFull mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4frag aw_last", false,-1);
        tracep->declBus(c+9807,"ysyxSoCFull mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+9808,"ysyxSoCFull mem axi4frag w_idle", false,-1);
        tracep->declBit(c+9809,"ysyxSoCFull mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+9810,"ysyxSoCFull mem axi4frag in_awready", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+19358,"ysyxSoCFull mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+16602,"ysyxSoCFull mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+16603,"ysyxSoCFull mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+16604,"ysyxSoCFull mem axi4frag w_last", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+16605,"ysyxSoCFull mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+16601,"ysyxSoCFull mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+9603,"ysyxSoCFull mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+9811,"ysyxSoCFull mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+9813,"ysyxSoCFull mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+9814,"ysyxSoCFull mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+9815,"ysyxSoCFull mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+9816,"ysyxSoCFull mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+9817,"ysyxSoCFull mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+9818,"ysyxSoCFull mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+9819,"ysyxSoCFull mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+9820,"ysyxSoCFull mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+9821,"ysyxSoCFull mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+9822,"ysyxSoCFull mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+9823,"ysyxSoCFull mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+9824,"ysyxSoCFull mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+9825,"ysyxSoCFull mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+9826,"ysyxSoCFull mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag deq reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19339,"ysyxSoCFull mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+16597,"ysyxSoCFull mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19340,"ysyxSoCFull mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19341,"ysyxSoCFull mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19342,"ysyxSoCFull mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9797,"ysyxSoCFull mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9827+i*1,"ysyxSoCFull mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9828,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9829+i*1,"ysyxSoCFull mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9830,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9831+i*1,"ysyxSoCFull mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9832,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9833+i*1,"ysyxSoCFull mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9834,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9835+i*1,"ysyxSoCFull mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9836,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq empty", false,-1);
        tracep->declBit(c+16606,"ysyxSoCFull mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16607,"ysyxSoCFull mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19343,"ysyxSoCFull mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+16593,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19345,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19346,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19347,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9798,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9838+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9839,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9840+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9841,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9842+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9843,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18849,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9844+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9845,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18850,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9846+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9847,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9848,"ysyxSoCFull mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+16608,"ysyxSoCFull mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16609,"ysyxSoCFull mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+16594,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16596,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16601,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9849+i*2,"ysyxSoCFull mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9851,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9853+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9854,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18854,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9855+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+9856,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+16069,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9857,"ysyxSoCFull mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+16610,"ysyxSoCFull mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16611,"ysyxSoCFull mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash clk", false,-1);
        tracep->declBus(c+19859,"ysyxSoCFull spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+19860,"ysyxSoCFull spiFlash mosi", false,-1);
        tracep->declBit(c+17680,"ysyxSoCFull spiFlash miso", false,-1);
        tracep->declBit(c+40,"ysyxSoCFull spiFlash reset", false,-1);
        tracep->declBus(c+17681,"ysyxSoCFull spiFlash state", false,-1, 2,0);
        tracep->declBus(c+17682,"ysyxSoCFull spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+17683,"ysyxSoCFull spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+17684,"ysyxSoCFull spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+17685,"ysyxSoCFull spiFlash data", false,-1, 63,0);
        tracep->declBit(c+17687,"ysyxSoCFull spiFlash ren", false,-1);
        tracep->declQuad(c+19847,"ysyxSoCFull spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+17688,"ysyxSoCFull spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash flashRead clock", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+17688,"ysyxSoCFull spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+19847,"ysyxSoCFull spiFlash flashRead data", false,-1, 63,0);
        tracep->declBus(c+19915,"$unit SLAVE_NUM", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+17705,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17721,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17725,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17726,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17730,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18379,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19833,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15698,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15699,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17733,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+18029,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18030,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18031,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18032,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18033,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18034,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18035,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18036,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15567,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9858,"ysyxSoCFull asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9859,"ysyxSoCFull asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+18037,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9860,"ysyxSoCFull asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+15568,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+18038,"ysyxSoCFull asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+18039,"ysyxSoCFull asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+18040,"ysyxSoCFull asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+18042,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+18044,"ysyxSoCFull asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+18046,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+18049,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+18050,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+18051,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9863,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9864,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+18052,"ysyxSoCFull asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+18053,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+15569,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+15570,"ysyxSoCFull asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+15571,"ysyxSoCFull asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+15572,"ysyxSoCFull asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+15573,"ysyxSoCFull asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+16013,"ysyxSoCFull asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+18029,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18030,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18031,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18032,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18033,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18034,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18035,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18036,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15567,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+18055,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+18062,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+18063,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18065,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18067,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18069,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18070,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18071,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18073,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18074,"ysyxSoCFull asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+18075,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+18076,"ysyxSoCFull asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9866,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9867,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9868,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9869,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9870,"ysyxSoCFull asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9871,"ysyxSoCFull asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9872,"ysyxSoCFull asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+18079,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18080,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9873,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9874,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9875,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9876,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9877,"ysyxSoCFull asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9878,"ysyxSoCFull asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9879,"ysyxSoCFull asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9881,"ysyxSoCFull asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9882,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9883,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9885,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9887,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9888,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9889,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9890,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9891,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9892,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+15574,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15575,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15576,"ysyxSoCFull asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15577,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15578,"ysyxSoCFull asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18081,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15579,"ysyxSoCFull asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15580,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18082,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15582,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9893,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9894,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9895,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9897,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9898,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9899,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+15584,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15585,"ysyxSoCFull asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15586,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9900,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar_1 reset", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+4242,"ysyxSoCFull fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18883,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18884,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4252,"ysyxSoCFull fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4253,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4254,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4255,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4256,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+4257,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18890,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18891,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16070,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16071,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18892,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16072,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+19359,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4242,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19363,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19364,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19365,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19366,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16612,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9901,"ysyxSoCFull fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9902,"ysyxSoCFull fpga xbar_1 idle", false,-1);
        tracep->declBus(c+19367,"ysyxSoCFull fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9903,"ysyxSoCFull fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+16613,"ysyxSoCFull fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19368,"ysyxSoCFull fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+19369,"ysyxSoCFull fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+19370,"ysyxSoCFull fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+19371,"ysyxSoCFull fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9904,"ysyxSoCFull fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+19373,"ysyxSoCFull fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+19374,"ysyxSoCFull fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9905,"ysyxSoCFull fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+19376,"ysyxSoCFull fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+9906,"ysyxSoCFull fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+9907,"ysyxSoCFull fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+19377,"ysyxSoCFull fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+19378,"ysyxSoCFull fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+19379,"ysyxSoCFull fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9908,"ysyxSoCFull fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9909,"ysyxSoCFull fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9910,"ysyxSoCFull fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+19380,"ysyxSoCFull fpga xbar_1 latch", false,-1);
        tracep->declBus(c+19381,"ysyxSoCFull fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+16614,"ysyxSoCFull fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+16615,"ysyxSoCFull fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+16616,"ysyxSoCFull fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+16617,"ysyxSoCFull fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+16618,"ysyxSoCFull fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+16619,"ysyxSoCFull fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+19359,"ysyxSoCFull fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4242,"ysyxSoCFull fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19363,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19364,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19365,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19366,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16612,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9911,"ysyxSoCFull fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9913,"ysyxSoCFull fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9915,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9916,"ysyxSoCFull fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9919,"ysyxSoCFull fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9920,"ysyxSoCFull fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9923,"ysyxSoCFull fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9924,"ysyxSoCFull fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9926,"ysyxSoCFull fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9928,"ysyxSoCFull fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9929,"ysyxSoCFull fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9930,"ysyxSoCFull fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9931,"ysyxSoCFull fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+19382,"ysyxSoCFull fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+19383,"ysyxSoCFull fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9934,"ysyxSoCFull fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9935,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9936,"ysyxSoCFull fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9937,"ysyxSoCFull fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9938,"ysyxSoCFull fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9939,"ysyxSoCFull fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9940,"ysyxSoCFull fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+19384,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19385,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9941,"ysyxSoCFull fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9942,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9943,"ysyxSoCFull fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9944,"ysyxSoCFull fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9945,"ysyxSoCFull fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9946,"ysyxSoCFull fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9947,"ysyxSoCFull fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9948,"ysyxSoCFull fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9949,"ysyxSoCFull fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9950,"ysyxSoCFull fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9951,"ysyxSoCFull fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9953,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9955,"ysyxSoCFull fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9956,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9957,"ysyxSoCFull fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9958,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9959,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9960,"ysyxSoCFull fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+16620,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16621,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16622,"ysyxSoCFull fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16623,"ysyxSoCFull fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16624,"ysyxSoCFull fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19386,"ysyxSoCFull fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16625,"ysyxSoCFull fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16626,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19387,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16628,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9961,"ysyxSoCFull fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9962,"ysyxSoCFull fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9963,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9965,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9966,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9967,"ysyxSoCFull fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+16630,"ysyxSoCFull fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16631,"ysyxSoCFull fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16632,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9968,"ysyxSoCFull fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17725,"ysyxSoCFull asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17725,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9969,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9971,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9972,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9973,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18084,"ysyxSoCFull asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+9976,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+9979,"ysyxSoCFull asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+9980,"ysyxSoCFull asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9981,"ysyxSoCFull asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+9982,"ysyxSoCFull asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+9983,"ysyxSoCFull asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+9984,"ysyxSoCFull asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+9985,"ysyxSoCFull asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+9986,"ysyxSoCFull asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+9987,"ysyxSoCFull asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9988,"ysyxSoCFull asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+9989,"ysyxSoCFull asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+9990,"ysyxSoCFull asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+9991,"ysyxSoCFull asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+9980,"ysyxSoCFull asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+9992,"ysyxSoCFull asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9993,"ysyxSoCFull asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+9994,"ysyxSoCFull asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+9995,"ysyxSoCFull asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+9996,"ysyxSoCFull asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+9997,"ysyxSoCFull asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+9998,"ysyxSoCFull asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+15588,"ysyxSoCFull asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+9989,"ysyxSoCFull asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+9999,"ysyxSoCFull asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+10000,"ysyxSoCFull asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17725,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9969,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9971,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9972,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9973,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+18055,"ysyxSoCFull asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+18090,"ysyxSoCFull asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+18091,"ysyxSoCFull asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+18092,"ysyxSoCFull asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+18095,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18096,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+18097,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18098,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+18099,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18100,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+18101,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18102,"ysyxSoCFull asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+10001,"ysyxSoCFull asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10002,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10003,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10004,"ysyxSoCFull asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+10005,"ysyxSoCFull asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10006,"ysyxSoCFull asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+10007,"ysyxSoCFull asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+10008,"ysyxSoCFull asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+10009,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10010,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10011,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10012,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10013,"ysyxSoCFull asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+10014,"ysyxSoCFull asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10015,"ysyxSoCFull asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10016,"ysyxSoCFull asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+10017,"ysyxSoCFull asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+10018,"ysyxSoCFull asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10019,"ysyxSoCFull asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10021,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10023,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10024,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10025,"ysyxSoCFull asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+10026,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10027,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10028,"ysyxSoCFull asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+18103,"ysyxSoCFull asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15589,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15590,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15591,"ysyxSoCFull asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+10029,"ysyxSoCFull asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15592,"ysyxSoCFull asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15593,"ysyxSoCFull asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10030,"ysyxSoCFull asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10031,"ysyxSoCFull asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15594,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18104,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15596,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10032,"ysyxSoCFull asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10033,"ysyxSoCFull asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10034,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10036,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10037,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10038,"ysyxSoCFull asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+15598,"ysyxSoCFull asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+10039,"ysyxSoCFull asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15599,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10040,"ysyxSoCFull asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18084,"ysyxSoCFull asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+9976,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10041+i*1,"ysyxSoCFull asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+9976,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15601,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10042+i*1,"ysyxSoCFull asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15601,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10043+i*1,"ysyxSoCFull asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15601,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+15602,"ysyxSoCFull asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr reset", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+4252,"ysyxSoCFull fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+4253,"ysyxSoCFull fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4254,"ysyxSoCFull fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4255,"ysyxSoCFull fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4256,"ysyxSoCFull fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4257,"ysyxSoCFull fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+10044,"ysyxSoCFull fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+10045,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10046,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10047,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10048,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10049,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr a_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr a_reset", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+10050,"ysyxSoCFull fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+10051,"ysyxSoCFull fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10052,"ysyxSoCFull fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10053,"ysyxSoCFull fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+10054,"ysyxSoCFull fpga ferr idle", false,-1);
        tracep->declBus(c+10055,"ysyxSoCFull fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10056,"ysyxSoCFull fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+10057,"ysyxSoCFull fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+10058,"ysyxSoCFull fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+10059,"ysyxSoCFull fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+10060,"ysyxSoCFull fpga ferr a_last_first", false,-1);
        tracep->declBit(c+10061,"ysyxSoCFull fpga ferr a_last", false,-1);
        tracep->declBus(c+10062,"ysyxSoCFull fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+10063,"ysyxSoCFull fpga ferr idle_1", false,-1);
        tracep->declBit(c+10064,"ysyxSoCFull fpga ferr da_valid", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga ferr readys_1", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga ferr state_1", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga ferr allowed_1", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+10052,"ysyxSoCFull fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+10055,"ysyxSoCFull fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+10067,"ysyxSoCFull fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10068,"ysyxSoCFull fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+10069,"ysyxSoCFull fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+10070,"ysyxSoCFull fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+10071,"ysyxSoCFull fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+10072,"ysyxSoCFull fpga ferr da_first", false,-1);
        tracep->declBit(c+10073,"ysyxSoCFull fpga ferr da_last", false,-1);
        tracep->declBit(c+16634,"ysyxSoCFull fpga ferr latch", false,-1);
        tracep->declBit(c+10064,"ysyxSoCFull fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+10074,"ysyxSoCFull fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+10053,"ysyxSoCFull fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr monitor reset", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+10044,"ysyxSoCFull fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+10045,"ysyxSoCFull fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10046,"ysyxSoCFull fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10047,"ysyxSoCFull fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10048,"ysyxSoCFull fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10049,"ysyxSoCFull fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10076,"ysyxSoCFull fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10077,"ysyxSoCFull fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9915,"ysyxSoCFull fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9916,"ysyxSoCFull fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+10080,"ysyxSoCFull fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+10081,"ysyxSoCFull fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+10082,"ysyxSoCFull fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+10085,"ysyxSoCFull fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10086,"ysyxSoCFull fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+10087,"ysyxSoCFull fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10088,"ysyxSoCFull fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+10091,"ysyxSoCFull fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10092,"ysyxSoCFull fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+10093,"ysyxSoCFull fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10094,"ysyxSoCFull fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10095,"ysyxSoCFull fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10096,"ysyxSoCFull fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+10097,"ysyxSoCFull fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10098,"ysyxSoCFull fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+10099,"ysyxSoCFull fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+10100,"ysyxSoCFull fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+10101,"ysyxSoCFull fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10102,"ysyxSoCFull fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10103,"ysyxSoCFull fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10104,"ysyxSoCFull fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10105,"ysyxSoCFull fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+10106,"ysyxSoCFull fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10107,"ysyxSoCFull fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10108,"ysyxSoCFull fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+10109,"ysyxSoCFull fpga ferr monitor denied", false,-1);
        tracep->declBus(c+10110,"ysyxSoCFull fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10111,"ysyxSoCFull fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10113,"ysyxSoCFull fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10115,"ysyxSoCFull fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10116,"ysyxSoCFull fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10117,"ysyxSoCFull fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+10118,"ysyxSoCFull fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10119,"ysyxSoCFull fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10120,"ysyxSoCFull fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+10121,"ysyxSoCFull fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+10122,"ysyxSoCFull fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10123,"ysyxSoCFull fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10124,"ysyxSoCFull fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+10125,"ysyxSoCFull fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16635,"ysyxSoCFull fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+10126,"ysyxSoCFull fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10127,"ysyxSoCFull fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10128,"ysyxSoCFull fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+10129,"ysyxSoCFull fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19391,"ysyxSoCFull fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+10131,"ysyxSoCFull fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10133,"ysyxSoCFull fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10134,"ysyxSoCFull fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10135,"ysyxSoCFull fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10137,"ysyxSoCFull fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10138,"ysyxSoCFull fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10139,"ysyxSoCFull fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+16636,"ysyxSoCFull fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+10140,"ysyxSoCFull fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16637,"ysyxSoCFull fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10141,"ysyxSoCFull fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr a clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr a reset", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+4250,"ysyxSoCFull fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+10050,"ysyxSoCFull fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+10051,"ysyxSoCFull fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10052,"ysyxSoCFull fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10053,"ysyxSoCFull fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10142+i*1,"ysyxSoCFull fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+10051,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10144+i*1,"ysyxSoCFull fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+10052,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4244,"ysyxSoCFull fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10145+i*1,"ysyxSoCFull fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+10053,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4245,"ysyxSoCFull fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+10050,"ysyxSoCFull fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull fpga ferr a empty", false,-1);
        tracep->declBit(c+10146,"ysyxSoCFull fpga ferr a do_enq", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga ferr a do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17721,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17705,"ysyxSoCFull asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17721,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+18108,"ysyxSoCFull asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+18110,"ysyxSoCFull asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+10147,"ysyxSoCFull asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+10148,"ysyxSoCFull asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+10149,"ysyxSoCFull asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+10150,"ysyxSoCFull asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+10151,"ysyxSoCFull asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+10152,"ysyxSoCFull asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+10153,"ysyxSoCFull asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+10154,"ysyxSoCFull asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+10155,"ysyxSoCFull asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+10156,"ysyxSoCFull asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+10157,"ysyxSoCFull asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+15603,"ysyxSoCFull asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+10158,"ysyxSoCFull asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+10159,"ysyxSoCFull asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+10160,"ysyxSoCFull asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+10161,"ysyxSoCFull asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+10162,"ysyxSoCFull asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+10163,"ysyxSoCFull asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+10164,"ysyxSoCFull asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+10165,"ysyxSoCFull asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+10166,"ysyxSoCFull asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+15604,"ysyxSoCFull asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+18111,"ysyxSoCFull asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+18112,"ysyxSoCFull asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10167,"ysyxSoCFull asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10168,"ysyxSoCFull asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10169,"ysyxSoCFull asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10170,"ysyxSoCFull asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+18055,"ysyxSoCFull asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+18065,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18070,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18122,"ysyxSoCFull asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10171,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10172,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10173,"ysyxSoCFull asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+10174,"ysyxSoCFull asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10175,"ysyxSoCFull asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+10176,"ysyxSoCFull asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+10177,"ysyxSoCFull asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10178,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10179,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10180,"ysyxSoCFull asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+10181,"ysyxSoCFull asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10182,"ysyxSoCFull asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10183,"ysyxSoCFull asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10184,"ysyxSoCFull asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10185,"ysyxSoCFull asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+10186,"ysyxSoCFull asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+10187,"ysyxSoCFull asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10188,"ysyxSoCFull asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10190,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10192,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10193,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10194,"ysyxSoCFull asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+10195,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10196,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10197,"ysyxSoCFull asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+15605,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15606,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15607,"ysyxSoCFull asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15608,"ysyxSoCFull asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15609,"ysyxSoCFull asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18125,"ysyxSoCFull asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15610,"ysyxSoCFull asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15611,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18126,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15613,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10198,"ysyxSoCFull asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10199,"ysyxSoCFull asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10200,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10202,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10203,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10204,"ysyxSoCFull asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+15615,"ysyxSoCFull asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15616,"ysyxSoCFull asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15617,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10205,"ysyxSoCFull asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer reset", false,-1);
        tracep->declBit(c+18912,"ysyxSoCFull fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18883,"ysyxSoCFull fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18884,"ysyxSoCFull fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+4242,"ysyxSoCFull fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18883,"ysyxSoCFull fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18884,"ysyxSoCFull fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10206,"ysyxSoCFull fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+10207,"ysyxSoCFull fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+10208,"ysyxSoCFull fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+10209,"ysyxSoCFull fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+10210,"ysyxSoCFull fpga fixer a_first", false,-1);
        tracep->declBit(c+10211,"ysyxSoCFull fpga fixer flight_0", false,-1);
        tracep->declBit(c+10212,"ysyxSoCFull fpga fixer flight_1", false,-1);
        tracep->declBit(c+10213,"ysyxSoCFull fpga fixer flight_2", false,-1);
        tracep->declBit(c+10214,"ysyxSoCFull fpga fixer flight_3", false,-1);
        tracep->declBit(c+10215,"ysyxSoCFull fpga fixer flight_4", false,-1);
        tracep->declBit(c+10216,"ysyxSoCFull fpga fixer flight_5", false,-1);
        tracep->declBit(c+10217,"ysyxSoCFull fpga fixer flight_6", false,-1);
        tracep->declBit(c+10218,"ysyxSoCFull fpga fixer flight_7", false,-1);
        tracep->declBus(c+10219,"ysyxSoCFull fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+10220,"ysyxSoCFull fpga fixer stalls_0", false,-1);
        tracep->declBit(c+10221,"ysyxSoCFull fpga fixer flight_8", false,-1);
        tracep->declBit(c+10222,"ysyxSoCFull fpga fixer flight_9", false,-1);
        tracep->declBit(c+10223,"ysyxSoCFull fpga fixer flight_10", false,-1);
        tracep->declBit(c+10224,"ysyxSoCFull fpga fixer flight_11", false,-1);
        tracep->declBit(c+10225,"ysyxSoCFull fpga fixer flight_12", false,-1);
        tracep->declBit(c+10226,"ysyxSoCFull fpga fixer flight_13", false,-1);
        tracep->declBit(c+10227,"ysyxSoCFull fpga fixer flight_14", false,-1);
        tracep->declBit(c+10228,"ysyxSoCFull fpga fixer flight_15", false,-1);
        tracep->declBus(c+10229,"ysyxSoCFull fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+10230,"ysyxSoCFull fpga fixer stalls_1", false,-1);
        tracep->declBit(c+10231,"ysyxSoCFull fpga fixer stall", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10232,"ysyxSoCFull fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+19394,"ysyxSoCFull fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19212,"ysyxSoCFull fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10233,"ysyxSoCFull fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10234,"ysyxSoCFull fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10235,"ysyxSoCFull fpga fixer d_first_first", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull fpga fixer d_first", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer monitor reset", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10236,"ysyxSoCFull fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9913,"ysyxSoCFull fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9915,"ysyxSoCFull fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9916,"ysyxSoCFull fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+10237,"ysyxSoCFull fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+10238,"ysyxSoCFull fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9923,"ysyxSoCFull fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+10239,"ysyxSoCFull fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+10240,"ysyxSoCFull fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+10241,"ysyxSoCFull fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9929,"ysyxSoCFull fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+10242,"ysyxSoCFull fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10243,"ysyxSoCFull fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+19396,"ysyxSoCFull fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10244,"ysyxSoCFull fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10245,"ysyxSoCFull fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10246,"ysyxSoCFull fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+10247,"ysyxSoCFull fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10248,"ysyxSoCFull fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+10249,"ysyxSoCFull fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+10250,"ysyxSoCFull fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+19394,"ysyxSoCFull fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19212,"ysyxSoCFull fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10251,"ysyxSoCFull fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10252,"ysyxSoCFull fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10253,"ysyxSoCFull fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+10254,"ysyxSoCFull fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10255,"ysyxSoCFull fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10256,"ysyxSoCFull fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10257,"ysyxSoCFull fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10258,"ysyxSoCFull fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+10259,"ysyxSoCFull fpga fixer monitor denied", false,-1);
        tracep->declBus(c+10260,"ysyxSoCFull fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10261,"ysyxSoCFull fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10263,"ysyxSoCFull fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10265,"ysyxSoCFull fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10266,"ysyxSoCFull fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10267,"ysyxSoCFull fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+10268,"ysyxSoCFull fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10269,"ysyxSoCFull fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10270,"ysyxSoCFull fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+16641,"ysyxSoCFull fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16642,"ysyxSoCFull fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16643,"ysyxSoCFull fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16644,"ysyxSoCFull fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16645,"ysyxSoCFull fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19398,"ysyxSoCFull fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16646,"ysyxSoCFull fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16647,"ysyxSoCFull fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19399,"ysyxSoCFull fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16649,"ysyxSoCFull fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10271,"ysyxSoCFull fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10272,"ysyxSoCFull fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10273,"ysyxSoCFull fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10275,"ysyxSoCFull fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10276,"ysyxSoCFull fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10277,"ysyxSoCFull fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+16651,"ysyxSoCFull fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16652,"ysyxSoCFull fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16653,"ysyxSoCFull fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10278,"ysyxSoCFull fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget reset", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17741,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17743,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17745,"ysyxSoCFull asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+17746,"ysyxSoCFull asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+17747,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17749,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17721,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17722,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17741,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17745,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15619,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+18129,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17741,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17743,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+18130,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+15620,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15622,"ysyxSoCFull asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+18131,"ysyxSoCFull asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+18132,"ysyxSoCFull asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18134,"ysyxSoCFull asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+10279,"ysyxSoCFull asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+18138,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+18139,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+18130,"ysyxSoCFull asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18140,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster widget limit", false,-1);
        tracep->declBit(c+10280,"ysyxSoCFull asic chipMaster widget count", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster widget last", false,-1);
        tracep->declBit(c+15623,"ysyxSoCFull asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+10281,"ysyxSoCFull asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+15619,"ysyxSoCFull asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+10282,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+10283,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+15624,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17741,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17745,"ysyxSoCFull asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17715,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17716,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17719,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17720,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15619,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+18147,"ysyxSoCFull asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18148,"ysyxSoCFull asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+18152,"ysyxSoCFull asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+18154,"ysyxSoCFull asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+18155,"ysyxSoCFull asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+18156,"ysyxSoCFull asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+18157,"ysyxSoCFull asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+18158,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+18165,"ysyxSoCFull asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+18166,"ysyxSoCFull asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+18168,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18169,"ysyxSoCFull asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+18170,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18171,"ysyxSoCFull asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+18172,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18173,"ysyxSoCFull asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+18174,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18175,"ysyxSoCFull asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+18176,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18177,"ysyxSoCFull asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+18178,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+18180,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18181,"ysyxSoCFull asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+18182,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18183,"ysyxSoCFull asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+18184,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18185,"ysyxSoCFull asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+18186,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18187,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10284,"ysyxSoCFull asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+10285,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10286,"ysyxSoCFull asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+10287,"ysyxSoCFull asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10288,"ysyxSoCFull asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+10289,"ysyxSoCFull asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+10290,"ysyxSoCFull asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+17893,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10291,"ysyxSoCFull asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+10292,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10293,"ysyxSoCFull asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+10294,"ysyxSoCFull asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10295,"ysyxSoCFull asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10296,"ysyxSoCFull asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10297,"ysyxSoCFull asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10298,"ysyxSoCFull asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+10299,"ysyxSoCFull asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+10300,"ysyxSoCFull asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10301,"ysyxSoCFull asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10303,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10305,"ysyxSoCFull asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10306,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10307,"ysyxSoCFull asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+10308,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10309,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10310,"ysyxSoCFull asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+15625,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15626,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15627,"ysyxSoCFull asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15628,"ysyxSoCFull asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15629,"ysyxSoCFull asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18188,"ysyxSoCFull asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15630,"ysyxSoCFull asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15631,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18189,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15633,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10311,"ysyxSoCFull asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10312,"ysyxSoCFull asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10313,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10315,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+10316,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+10317,"ysyxSoCFull asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+15635,"ysyxSoCFull asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15636,"ysyxSoCFull asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15637,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10318,"ysyxSoCFull asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+18129,"ysyxSoCFull asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17741,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17743,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+18130,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+15620,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+10319,"ysyxSoCFull asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+10320,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10321,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+10322,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+10323,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+10324,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+10325,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget reset", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+4317,"ysyxSoCFull fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4318,"ysyxSoCFull fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4319,"ysyxSoCFull fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4320,"ysyxSoCFull fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4321,"ysyxSoCFull fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4322,"ysyxSoCFull fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18914,"ysyxSoCFull fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18916,"ysyxSoCFull fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18918,"ysyxSoCFull fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18912,"ysyxSoCFull fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18883,"ysyxSoCFull fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18884,"ysyxSoCFull fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget monitor_reset", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4317,"ysyxSoCFull fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4318,"ysyxSoCFull fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4319,"ysyxSoCFull fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4320,"ysyxSoCFull fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4321,"ysyxSoCFull fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18914,"ysyxSoCFull fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+10327,"ysyxSoCFull fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4317,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4318,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4319,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4320,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4321,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4322,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10328,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10329,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10331,"ysyxSoCFull fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+10332,"ysyxSoCFull fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+10333,"ysyxSoCFull fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+4243,"ysyxSoCFull fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+4244,"ysyxSoCFull fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+10335,"ysyxSoCFull fpga widget repeat_limit", false,-1);
        tracep->declBit(c+10336,"ysyxSoCFull fpga widget repeat_count", false,-1);
        tracep->declBit(c+10337,"ysyxSoCFull fpga widget repeat_last", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga widget cated_valid", false,-1);
        tracep->declBus(c+4246,"ysyxSoCFull fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+10338,"ysyxSoCFull fpga widget repeat_sel", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull fpga widget repeat_index", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+10341,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+10328,"ysyxSoCFull fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+10342,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+10343,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+19212,"ysyxSoCFull fpga widget hasData", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull fpga widget limit", false,-1);
        tracep->declBit(c+10344,"ysyxSoCFull fpga widget count", false,-1);
        tracep->declBit(c+19403,"ysyxSoCFull fpga widget last", false,-1);
        tracep->declBit(c+16656,"ysyxSoCFull fpga widget enable_0", false,-1);
        tracep->declBit(c+10345,"ysyxSoCFull fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull fpga widget corrupt_out", false,-1);
        tracep->declBit(c+19404,"ysyxSoCFull fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+19405,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+10347,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+16657,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget monitor reset", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4317,"ysyxSoCFull fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4318,"ysyxSoCFull fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4319,"ysyxSoCFull fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4320,"ysyxSoCFull fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4321,"ysyxSoCFull fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18914,"ysyxSoCFull fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18880,"ysyxSoCFull fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18881,"ysyxSoCFull fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18882,"ysyxSoCFull fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10348,"ysyxSoCFull fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+10349,"ysyxSoCFull fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10350,"ysyxSoCFull fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+10351,"ysyxSoCFull fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+10352,"ysyxSoCFull fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+10353,"ysyxSoCFull fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+10355,"ysyxSoCFull fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+10356,"ysyxSoCFull fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+10357,"ysyxSoCFull fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+10358,"ysyxSoCFull fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+10359,"ysyxSoCFull fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+10360,"ysyxSoCFull fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10361,"ysyxSoCFull fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+10362,"ysyxSoCFull fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+10363,"ysyxSoCFull fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+10364,"ysyxSoCFull fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+10365,"ysyxSoCFull fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+10366,"ysyxSoCFull fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+10367,"ysyxSoCFull fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+10368,"ysyxSoCFull fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+10369,"ysyxSoCFull fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+10370,"ysyxSoCFull fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+10371,"ysyxSoCFull fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+10372,"ysyxSoCFull fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+10373,"ysyxSoCFull fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+10374,"ysyxSoCFull fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+10375,"ysyxSoCFull fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+10376,"ysyxSoCFull fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+10377,"ysyxSoCFull fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+10378,"ysyxSoCFull fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+10379,"ysyxSoCFull fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+10380,"ysyxSoCFull fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+10381,"ysyxSoCFull fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+10382,"ysyxSoCFull fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+10383,"ysyxSoCFull fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+10384,"ysyxSoCFull fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+10385,"ysyxSoCFull fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+10386,"ysyxSoCFull fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+10387,"ysyxSoCFull fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+19396,"ysyxSoCFull fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+10388,"ysyxSoCFull fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+10389,"ysyxSoCFull fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10390,"ysyxSoCFull fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+10391,"ysyxSoCFull fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10392,"ysyxSoCFull fpga widget monitor a_first", false,-1);
        tracep->declBus(c+10393,"ysyxSoCFull fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10394,"ysyxSoCFull fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+10395,"ysyxSoCFull fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+10396,"ysyxSoCFull fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+19213,"ysyxSoCFull fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19212,"ysyxSoCFull fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10397,"ysyxSoCFull fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+10398,"ysyxSoCFull fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10399,"ysyxSoCFull fpga widget monitor d_first", false,-1);
        tracep->declBus(c+10400,"ysyxSoCFull fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10401,"ysyxSoCFull fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10402,"ysyxSoCFull fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10403,"ysyxSoCFull fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10404,"ysyxSoCFull fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+10405,"ysyxSoCFull fpga widget monitor denied", false,-1);
        tracep->declBus(c+10406,"ysyxSoCFull fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10407,"ysyxSoCFull fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10409,"ysyxSoCFull fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10411,"ysyxSoCFull fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10412,"ysyxSoCFull fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10413,"ysyxSoCFull fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+10414,"ysyxSoCFull fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10415,"ysyxSoCFull fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10416,"ysyxSoCFull fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+16658,"ysyxSoCFull fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16659,"ysyxSoCFull fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16660,"ysyxSoCFull fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16661,"ysyxSoCFull fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16662,"ysyxSoCFull fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19406,"ysyxSoCFull fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16663,"ysyxSoCFull fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16664,"ysyxSoCFull fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19407,"ysyxSoCFull fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16666,"ysyxSoCFull fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10417,"ysyxSoCFull fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10418,"ysyxSoCFull fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10419,"ysyxSoCFull fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10421,"ysyxSoCFull fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+10422,"ysyxSoCFull fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+10423,"ysyxSoCFull fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+16668,"ysyxSoCFull fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16669,"ysyxSoCFull fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16670,"ysyxSoCFull fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10424,"ysyxSoCFull fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+10327,"ysyxSoCFull fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4317,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4318,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4319,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4320,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4321,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4322,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10328,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10329,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+10425,"ysyxSoCFull fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+10426,"ysyxSoCFull fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10427,"ysyxSoCFull fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+10428,"ysyxSoCFull fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+10429,"ysyxSoCFull fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+10430,"ysyxSoCFull fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+10431,"ysyxSoCFull fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+15700,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15705,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15707,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15708,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+19863,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+15709,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+208,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+19863,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+15710,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15705,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15707,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15708,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19863,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+15711,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+208,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19863,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+10433,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+10434,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+10435,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+10436,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+10437,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10438,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10439,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+10440,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+10441,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+10442,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10443,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10444,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+10445,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+10446,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+10447,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10448,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10449,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+10450,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+10451,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+10452,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10453,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10454,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+10455,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+10456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+10457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10459,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+10460,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+10461,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+10462,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10463,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10464,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+10465,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+10466,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+10467,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+10469,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+10470,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+10471,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+10472,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+10473,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+10474,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+10475,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+10476,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+10477,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+10478,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+10479,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+10480,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+10481,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+10482,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+10483,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+10484,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+10485,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+10486,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+10487,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10488,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10489,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+10490,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+10491,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+10492,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+10495,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+10496,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+10497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+10500,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+10501,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+10502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+10505,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+10506,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+10507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+10510,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+10511,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+10512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+10515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+10516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+10517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+10518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+10519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+10520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+10521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+10522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+10523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+10524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20003,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20004,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+10525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+10526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+20005,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20006,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20007,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+10527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+10528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+20008,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+10529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+10530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+20011,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20012,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20013,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+10531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+10532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+20014,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20015,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20016,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18568,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18569,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18570,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18571,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18573,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18574,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18568,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18569,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18570,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18571,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18573,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18574,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+10433,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+10434,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20017+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20034+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20051+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10535,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+10536,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+10537,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+10538,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+10539,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+10540,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+10435,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+10436,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+10437,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10438,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10439,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20068+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10437,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20085+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10438,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20102+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10439,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10543,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+10544,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+10545,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+10546,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+10547,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+10548,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+10440,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+10441,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+10442,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10443,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10444,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20119+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10442,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10549,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10550,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20136+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10443,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10549,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10550,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20153+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10444,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10549,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10550,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10550,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10549,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10551,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+10552,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+10553,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+10554,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+10555,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+10556,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+10445,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+10446,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+10447,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10448,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10449,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20170+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10447,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10557,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10558,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20187+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10448,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10557,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10558,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20204+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10449,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10557,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10558,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10558,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10557,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10559,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+10560,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+10561,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+10562,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+10563,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+10564,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+10450,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+10451,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+10452,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10453,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10454,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20221+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10452,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10565,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10566,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20238+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10453,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10565,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10566,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20255+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10454,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10565,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10566,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10566,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10565,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10567,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+10568,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+10569,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+10570,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+10572,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+10455,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+10456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+10457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10459,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20272+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10573,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10574,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20289+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10573,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10574,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20306+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10459,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10573,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10574,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10574,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10573,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10575,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+10576,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+10577,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+10578,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+10579,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+10580,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+10460,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+10461,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+10462,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10463,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10464,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20323+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10462,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10581,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10582,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20340+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10463,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10581,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10582,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20357+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10464,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10581,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10582,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10582,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10581,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10583,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+10584,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+10585,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+10586,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+10587,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+10588,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+10465,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+10466,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20374+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20375+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20376+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10466,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+10465,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+10467,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20377+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20378+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20379+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+10467,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+10469,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+10470,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20380+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20381+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20382+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10470,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+10469,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+10471,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+10472,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20383+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20384+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20385+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10472,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+10471,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+10473,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+10474,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20386+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20387+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20388+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10474,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+10473,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+10475,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+10476,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20389+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20390+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20391+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10476,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+10475,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+10477,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+10478,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20392+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20393+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20394+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10478,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+10477,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+10479,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+10480,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20395+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20396+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20397+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10480,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+10479,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+10481,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+10482,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20398+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20399+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20400+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10482,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+10481,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+10483,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+10484,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20401+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10589,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10590,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20418+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10589,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10590,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20435+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10589,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10590,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10590,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10589,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10591,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+10592,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+10593,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+10594,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+10595,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+10596,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+10485,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+10486,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+10487,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10488,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10489,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20452+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10487,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10597,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10598,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20469+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10488,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10597,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10598,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20486+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10489,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10597,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10598,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10598,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10597,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10599,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+10600,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+10601,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+10602,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+10603,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+10604,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+10490,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+10491,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+10492,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20503+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10492,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10605,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10606,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20520+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10605,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10606,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20537+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10605,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10606,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10606,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10605,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10607,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+10608,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+10609,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+10610,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+10611,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+10612,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+10495,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+10496,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+10497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20554+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10613,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10614,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20571+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10613,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10614,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20588+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10613,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10614,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10614,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10613,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10615,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+10616,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+10617,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+10618,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+10619,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+10620,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+10500,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+10501,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+10502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20605+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10621,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10622,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20622+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10621,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10622,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20639+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10621,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10622,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10622,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10621,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10623,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+10624,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+10625,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+10626,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+10627,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+10628,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+10505,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+10506,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+10507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20656+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10629,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10630,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20673+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10629,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10630,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20690+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10629,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10630,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10630,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10629,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10631,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+10632,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+10633,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+10634,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+10635,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+10636,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+10510,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+10511,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+10512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20707+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10637,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10638,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20724+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10637,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10638,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20741+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10637,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10638,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10638,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10637,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10639,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+10640,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+10641,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+10642,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+10643,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+10644,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+10515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+10516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20758+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20759+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20760+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+10515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+10517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+10518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20761+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20762+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20763+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+10517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+10519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+10520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20764+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20765+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20766+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+10519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+10521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+10522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20767+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20768+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20769+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+10521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+10523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+10524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20003,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20004,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20770+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20771+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20003,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20772+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20004,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+10523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+10525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+10526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+20005,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20006,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20007,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20773+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20005,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20774+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20006,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20775+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20007,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+10525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+10527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+10528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+20008,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20776+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20008,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20777+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20778+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+10527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+10529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+10530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+20011,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20012,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20013,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20779+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20011,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20780+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20012,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20781+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20013,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+10529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+10531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+10532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+20014,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20015,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20016,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20782+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20014,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20783+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20015,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20784+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20016,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+10531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank reset", false,-1);
        tracep->declBit(c+16073,"ysyxSoCFull fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4277,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4278,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4279,"ysyxSoCFull fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16074,"ysyxSoCFull fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4282,"ysyxSoCFull fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+18855,"ysyxSoCFull fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+18847,"ysyxSoCFull fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+10645,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19409,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10646,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+10647,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+10648,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10649,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10650,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+10651,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10652,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+10653,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+10654,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10655,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10656,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+10657,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10658,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+10659,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+10660,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10661,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10662,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+10663,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+10665,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+10666,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10667,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10668,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+10669,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10670,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+10671,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+10672,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10673,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10674,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+10675,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10676,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10679,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10680,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+10681,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10682,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+10683,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+10684,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10685,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10686,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+10687,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10688,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+10689,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+10690,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10691,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10692,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+10693,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10694,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+10695,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+10696,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10697,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10698,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+10699,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10700,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+10701,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+10702,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10703,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10704,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+10705,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19419,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10706,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+10707,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+10708,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10709,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10710,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+10711,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19420,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10712,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+10713,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10716,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+10717,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10718,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+10719,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+10720,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10721,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10722,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+10723,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10724,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+10725,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+10726,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10727,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10728,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+10729,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19423,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10730,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+10731,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+10732,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10733,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10734,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+10735,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10736,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10739,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10740,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+10741,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19425,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10742,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+10743,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+10744,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10745,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10746,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+10747,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10748,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+10749,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+10750,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10751,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10752,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+10753,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19427,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10754,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+10755,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+10756,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10757,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+10759,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10764,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19429,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+10767,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+10768,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10769,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10770,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+10771,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10776,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+10777,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19431,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+10779,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+10780,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10781,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10782,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+10783,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19432,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10784,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+10785,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+10786,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10787,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10788,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+10789,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19433,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10790,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+10791,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+10792,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10793,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10794,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+10795,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10796,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10799,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10800,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+10801,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10802,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+10803,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+10804,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10805,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10806,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+10807,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10808,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+10809,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+10810,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10811,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10812,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+10813,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+10815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+10816,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10818,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+10819,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19438,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10820,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+10821,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+10822,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10823,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10824,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+10825,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10826,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+10827,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+10828,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10829,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10830,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+10831,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19440,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10832,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+10833,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10836,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19441,"ysyxSoCFull fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+19448,"ysyxSoCFull fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+19449,"ysyxSoCFull fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+19453,"ysyxSoCFull fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+19455,"ysyxSoCFull fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+19456,"ysyxSoCFull fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+10837,"ysyxSoCFull fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+10838,"ysyxSoCFull fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+10839,"ysyxSoCFull fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+10840,"ysyxSoCFull fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+10841,"ysyxSoCFull fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+10842,"ysyxSoCFull fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+10843,"ysyxSoCFull fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+10844,"ysyxSoCFull fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+10845,"ysyxSoCFull fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+10846,"ysyxSoCFull fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+10847,"ysyxSoCFull fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+10848,"ysyxSoCFull fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+10849,"ysyxSoCFull fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+10850,"ysyxSoCFull fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+10851,"ysyxSoCFull fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+10852,"ysyxSoCFull fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+19441,"ysyxSoCFull fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+19448,"ysyxSoCFull fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+19449,"ysyxSoCFull fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+19453,"ysyxSoCFull fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+19455,"ysyxSoCFull fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+19456,"ysyxSoCFull fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+10853,"ysyxSoCFull fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+10854,"ysyxSoCFull fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+10855,"ysyxSoCFull fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+10856,"ysyxSoCFull fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+10857,"ysyxSoCFull fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+10858,"ysyxSoCFull fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+10859,"ysyxSoCFull fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+10860,"ysyxSoCFull fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+10861,"ysyxSoCFull fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+10862,"ysyxSoCFull fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+10863,"ysyxSoCFull fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+10864,"ysyxSoCFull fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+10865,"ysyxSoCFull fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+10866,"ysyxSoCFull fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+10867,"ysyxSoCFull fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+10868,"ysyxSoCFull fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+10645,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19409,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10646,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+10647,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+10648,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10649,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10650,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10869+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10648,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10886,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10887,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10888+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10649,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10886,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10887,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10905+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10650,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10886,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10887,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10887,"ysyxSoCFull fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10886,"ysyxSoCFull fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10922,"ysyxSoCFull fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+10923,"ysyxSoCFull fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+10924,"ysyxSoCFull fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+10925,"ysyxSoCFull fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+19457,"ysyxSoCFull fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+10926,"ysyxSoCFull fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+10927,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+10928,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+10651,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10652,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+10653,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+10654,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10655,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10656,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10929+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10654,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10946,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10948+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10655,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10946,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10965+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10656,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10946,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10947,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10946,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10982,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+10983,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+10984,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+10985,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+10986,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+10987,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+10988,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+10657,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10658,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+10659,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+10660,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10661,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10662,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10989+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10660,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11006,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11007,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11008+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10661,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11006,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11007,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11025+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10662,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11006,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11007,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11007,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11006,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11042,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+11043,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+11044,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+11045,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19459,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+11046,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+11047,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+11048,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+10663,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+10665,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+10666,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10667,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10668,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11049+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10666,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11066,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11067,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11068+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10667,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11066,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11067,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11085+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10668,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11066,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11067,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11067,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11066,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11102,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+11103,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+11104,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+11105,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+11106,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+11107,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+11108,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+10669,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10670,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+10671,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+10672,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10673,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10674,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11109+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10672,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11126,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11127,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11128+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10673,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11126,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11127,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11145+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10674,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11126,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11127,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11127,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11126,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11162,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+11163,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+11164,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+11165,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19461,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+11166,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+11167,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+11168,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+10675,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10676,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10679,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10680,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11169+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11186,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11187,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11188+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10679,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11186,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11187,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11205+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10680,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11186,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11187,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11187,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11186,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11222,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+11223,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+11224,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+11225,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19462,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+11226,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+11227,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+11228,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+10681,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10682,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+10683,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+10684,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10685,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10686,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11229+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10684,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11248+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10685,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11265+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10686,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11282,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+11283,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+11284,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+11285,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19463,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+11286,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+11287,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+10687,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10688,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+10689,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+10690,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10691,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10692,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11289+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10690,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11290+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10691,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11291+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10692,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10689,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+10687,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19464,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+11292,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+10693,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10694,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+10695,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+10696,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10697,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10698,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11293+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10696,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11294+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10697,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11295+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10698,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10695,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+10693,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19465,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+11296,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+10699,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10700,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+10701,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+10702,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10703,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10704,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11297+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10702,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11298+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10703,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11299+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10704,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10701,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+10699,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+11300,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+10705,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19419,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10706,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+10707,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+10708,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10709,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10710,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11301+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10708,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11302+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10709,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11303+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10710,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10707,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+10705,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+10711,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19420,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10712,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+10713,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10716,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11305+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11306+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11307+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10716,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10713,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+10711,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+11308,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+10717,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10718,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+10719,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+10720,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10721,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10722,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11309+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10720,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11310+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10721,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11311+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10722,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10719,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+10717,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+10723,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10724,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+10725,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+10726,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10727,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10728,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11313+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10726,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11314+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10727,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11315+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10728,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10725,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+10723,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+11316,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+10729,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19423,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10730,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+10731,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+10732,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10733,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10734,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11317+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10732,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11318+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10733,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11319+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10734,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10731,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+10729,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+11320,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+10735,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10736,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10739,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10740,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11321+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16687,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11322+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10739,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16687,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11323+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10740,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16687,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+10735,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+11324,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+10741,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19425,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10742,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+10743,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+10744,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10745,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10746,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11325+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10744,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11344+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10745,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11361+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10746,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11378,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+11379,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+11380,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+11381,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19473,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+11383,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+10747,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10748,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+10749,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+10750,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10751,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10752,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11385+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10750,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11404+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10751,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11421+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10752,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11438,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+11439,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+11440,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+11441,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19474,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+11442,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+11443,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+11444,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+10753,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19427,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10754,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+10755,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+10756,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10757,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11445+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10756,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11462,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11463,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11464+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10757,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11462,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11463,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11481+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10758,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11462,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11463,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11463,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11462,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11498,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+11499,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+11500,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+11501,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19475,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+11502,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+11503,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+11504,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+10759,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+10762,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10763,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10764,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11505+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10762,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11522,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11523,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16691,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11524+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10763,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11522,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11523,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16691,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11541+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10764,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11522,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11523,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16691,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11523,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11522,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11558,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+11559,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+11560,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+11561,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19476,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+11562,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+11563,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+11564,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+10765,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19429,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+10767,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+10768,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10769,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10770,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11565+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10768,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11582,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11583,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11584+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10769,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11582,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11583,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11601+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10770,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11582,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11583,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11583,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11582,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11618,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+11619,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+11620,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+11621,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19477,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+11622,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+11623,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+11624,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+10771,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10776,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11625+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11642,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11643,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11644+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11642,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11643,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11661+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10776,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11642,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11643,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11643,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11642,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11678,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+11679,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+11680,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+11681,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19478,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+11682,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+11683,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+11684,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+10777,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19431,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+10779,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+10780,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10781,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10782,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11685+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10780,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11702,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11703,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11704+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10781,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11702,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11703,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11721+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10782,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11702,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11703,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11703,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11702,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11738,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+11739,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+11740,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+11741,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19479,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+11742,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+11743,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+11744,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+10783,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19432,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10784,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+10785,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+10786,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10787,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10788,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11745+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10786,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11746+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10787,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11747+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10788,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10785,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+10783,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19480,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+11748,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+10789,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19433,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10790,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+10791,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+10792,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10793,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10794,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11749+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10792,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11750+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10793,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11751+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10794,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10791,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+10789,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19481,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+11752,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+10795,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10796,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10799,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10800,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11753+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11754+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10799,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11755+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10800,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+10795,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19482,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+11756,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+10801,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10802,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+10803,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+10804,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10805,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10806,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11757+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10804,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16698,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11758+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10805,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16698,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11759+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10806,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16698,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10803,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+10801,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19483,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+11760,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+10807,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10808,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+10809,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+10810,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10811,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10812,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11761+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10810,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16699,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11762+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10811,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16699,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11763+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10812,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16699,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10809,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+10807,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19484,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+11764,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+10813,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+10815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+10816,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10818,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11765+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10816,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16700,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11766+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10817,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16700,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11767+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10818,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16700,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10815,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+10813,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+11768,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+10819,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19438,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10820,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+10821,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+10822,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10823,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10824,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11769+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10822,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16701,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11770+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10823,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16701,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11771+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10824,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16701,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10821,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+10819,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+11772,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+10825,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10826,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+10827,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+10828,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10829,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10830,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11773+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10828,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16702,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11774+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10829,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16702,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11775+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10830,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16702,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10827,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+10825,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+11776,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+10831,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19440,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10832,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+10833,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10836,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11777+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16703,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11778+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16703,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11779+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10836,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16703,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10833,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+10831,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19488,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+11780,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+18377,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18368,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18369,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18373,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+15700,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15705,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15707,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15708,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+212,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+15709,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+208,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+213,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19859,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18368,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18369,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11781,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11782,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11783,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11784,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18373,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15705,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15707,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15708,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18580,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18581,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18582,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18583,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11787,"ysyxSoCFull asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11788,"ysyxSoCFull asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11789,"ysyxSoCFull asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11790,"ysyxSoCFull asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11791,"ysyxSoCFull asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11792,"ysyxSoCFull asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+18585,"ysyxSoCFull asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11793,"ysyxSoCFull asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11794,"ysyxSoCFull asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+11796,"ysyxSoCFull asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+11797,"ysyxSoCFull asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+11798,"ysyxSoCFull asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+18587,"ysyxSoCFull asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+11799,"ysyxSoCFull asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+11800,"ysyxSoCFull asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+11801,"ysyxSoCFull asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+18588,"ysyxSoCFull asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+11802,"ysyxSoCFull asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+11803,"ysyxSoCFull asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+11804,"ysyxSoCFull asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+11805,"ysyxSoCFull asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+11806,"ysyxSoCFull asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+11807,"ysyxSoCFull asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+11808,"ysyxSoCFull asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+11809,"ysyxSoCFull asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+11810,"ysyxSoCFull asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+11811,"ysyxSoCFull asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+11812,"ysyxSoCFull asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+11813,"ysyxSoCFull asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+11814,"ysyxSoCFull asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+11815,"ysyxSoCFull asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+11816,"ysyxSoCFull asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+11817,"ysyxSoCFull asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+11818,"ysyxSoCFull asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+11819,"ysyxSoCFull asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+11820,"ysyxSoCFull asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+11821,"ysyxSoCFull asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+11822,"ysyxSoCFull asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+11823,"ysyxSoCFull asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+11824,"ysyxSoCFull asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+11825,"ysyxSoCFull asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+11826,"ysyxSoCFull asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+11827,"ysyxSoCFull asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+11828,"ysyxSoCFull asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+11829,"ysyxSoCFull asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+11830,"ysyxSoCFull asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+11831,"ysyxSoCFull asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+11832,"ysyxSoCFull asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+11833,"ysyxSoCFull asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+11834,"ysyxSoCFull asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+11835,"ysyxSoCFull asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+11836,"ysyxSoCFull asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+11837,"ysyxSoCFull asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+11838,"ysyxSoCFull asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+11839,"ysyxSoCFull asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+11840,"ysyxSoCFull asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+11841,"ysyxSoCFull asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+18591,"ysyxSoCFull asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+11842,"ysyxSoCFull asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+18592,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18442,"ysyxSoCFull asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18593,"ysyxSoCFull asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+11843,"ysyxSoCFull asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+18594,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+11845,"ysyxSoCFull asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+11844,"ysyxSoCFull asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+208,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+11846,"ysyxSoCFull asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+11847,"ysyxSoCFull asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+11848,"ysyxSoCFull asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+11849,"ysyxSoCFull asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+11850,"ysyxSoCFull asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+18597,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+18598,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+18599,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+18600,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+18603,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+18604,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+18605,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+18606,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+18609,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+18610,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+18611,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+11851,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+11852,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+11853,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+11854,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+11855,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+11856,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+11857,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+11858,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+11859,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+11860,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+11861,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+11862,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+11863,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+11864,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+11865,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+11866,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+11867,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+11869,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+11870,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+11871,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+11872,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+11873,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+11874,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+11875,"ysyxSoCFull asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+18638,"ysyxSoCFull asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+18639,"ysyxSoCFull asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18368,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18369,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11781,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11782,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11783,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11784,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18521,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+18403,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18404,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+18405,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18406,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18407,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18409,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18412,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18413,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18414,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18645,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18647,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18648,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18649,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18650,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18651,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18656,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18658,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18659,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18664,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18665,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18666,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18668,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+11876,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+18442,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11877,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11878,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11879,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+11880,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11881,"ysyxSoCFull asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+11882,"ysyxSoCFull asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+11883,"ysyxSoCFull asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+11884,"ysyxSoCFull asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+11885,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11886,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11887,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11888,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+20785,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+20786,"ysyxSoCFull asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+20787,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+20788,"ysyxSoCFull asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+11889,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+11893,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+11909,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+11925,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11926,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11927,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+11928,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11929,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11930,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+18669,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16024,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16025,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16026,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+19874,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+19874,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16030,"ysyxSoCFull asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11931,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11932,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16031,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+20789,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16047,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+11933,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+11934,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+11938,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+11954,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11955,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11956,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+19874,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+11957,"ysyxSoCFull asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+20789,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+11958,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18373,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15705,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15707,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15708,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11959+i*2,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11961,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18373,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11963+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11964,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11965+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+11966,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11967,"ysyxSoCFull asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11785,"ysyxSoCFull asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18580,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18581,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18582,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18583,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15701,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15702,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15703,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18383,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18384,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11968+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11969,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18580,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11970+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11971,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11972+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11973,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18581,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11974+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11975,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18582,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11976+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11977,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11978+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11979,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18583,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11980+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11981,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11982+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+11983,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+11984,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11786,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+18872,"ysyxSoCFull fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18873,"ysyxSoCFull fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18858,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18859,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18864,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4196,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+4236,"ysyxSoCFull fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+4237,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4238,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4239,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4240,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4241,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16073,"ysyxSoCFull fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18901,"ysyxSoCFull fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+4283,"ysyxSoCFull fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4277,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4278,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16074,"ysyxSoCFull fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18901,"ysyxSoCFull fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+4284,"ysyxSoCFull fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+19489,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18873,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18858,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18859,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4196,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+11985,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4237,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11986,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11987,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11988,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11989,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18864,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19491,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19492,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19494,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19495,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19496,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18988,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19497,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+19498,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18901,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19499,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11992,"ysyxSoCFull fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11993,"ysyxSoCFull fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11994,"ysyxSoCFull fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+16704,"ysyxSoCFull fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+19500,"ysyxSoCFull fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11995,"ysyxSoCFull fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11996,"ysyxSoCFull fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11997,"ysyxSoCFull fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+16705,"ysyxSoCFull fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+19501,"ysyxSoCFull fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11998,"ysyxSoCFull fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11999,"ysyxSoCFull fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+12000,"ysyxSoCFull fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+16706,"ysyxSoCFull fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+19502,"ysyxSoCFull fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+12001,"ysyxSoCFull fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+12002,"ysyxSoCFull fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+12003,"ysyxSoCFull fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+16707,"ysyxSoCFull fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+19503,"ysyxSoCFull fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+12004,"ysyxSoCFull fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+12005,"ysyxSoCFull fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+12006,"ysyxSoCFull fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+16708,"ysyxSoCFull fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+19504,"ysyxSoCFull fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+12007,"ysyxSoCFull fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+12008,"ysyxSoCFull fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+12009,"ysyxSoCFull fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+19505,"ysyxSoCFull fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+12010,"ysyxSoCFull fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+12011,"ysyxSoCFull fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+12012,"ysyxSoCFull fpga tl2axi4 write", false,-1);
        tracep->declBit(c+16710,"ysyxSoCFull fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+19506,"ysyxSoCFull fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+12013,"ysyxSoCFull fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+12015,"ysyxSoCFull fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+12016,"ysyxSoCFull fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+12017,"ysyxSoCFull fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+12018,"ysyxSoCFull fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+12019,"ysyxSoCFull fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+12020,"ysyxSoCFull fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+12021,"ysyxSoCFull fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+12022,"ysyxSoCFull fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+12023,"ysyxSoCFull fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+12024,"ysyxSoCFull fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+12025,"ysyxSoCFull fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+12026,"ysyxSoCFull fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+12027,"ysyxSoCFull fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+12028,"ysyxSoCFull fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+12029,"ysyxSoCFull fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+12030,"ysyxSoCFull fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+12031,"ysyxSoCFull fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+12032,"ysyxSoCFull fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+12033,"ysyxSoCFull fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+12034,"ysyxSoCFull fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+12035,"ysyxSoCFull fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+12036,"ysyxSoCFull fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+12037,"ysyxSoCFull fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+12038,"ysyxSoCFull fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+12039,"ysyxSoCFull fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+12040,"ysyxSoCFull fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+12041,"ysyxSoCFull fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+12042,"ysyxSoCFull fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+12043,"ysyxSoCFull fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+12044,"ysyxSoCFull fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+12045,"ysyxSoCFull fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+12046,"ysyxSoCFull fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+19507,"ysyxSoCFull fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+12047,"ysyxSoCFull fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+19508,"ysyxSoCFull fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19324,"ysyxSoCFull fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19509,"ysyxSoCFull fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+12048,"ysyxSoCFull fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16711,"ysyxSoCFull fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+19499,"ysyxSoCFull fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+19498,"ysyxSoCFull fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+19510,"ysyxSoCFull fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19511,"ysyxSoCFull fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+12049,"ysyxSoCFull fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+12050,"ysyxSoCFull fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+12051,"ysyxSoCFull fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+12052,"ysyxSoCFull fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+12053,"ysyxSoCFull fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+12054,"ysyxSoCFull fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+12055,"ysyxSoCFull fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+12056,"ysyxSoCFull fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+12057,"ysyxSoCFull fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+12058,"ysyxSoCFull fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+12059,"ysyxSoCFull fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+12060,"ysyxSoCFull fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+19512,"ysyxSoCFull fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+19513,"ysyxSoCFull fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+19514,"ysyxSoCFull fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+19515,"ysyxSoCFull fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+19516,"ysyxSoCFull fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+19517,"ysyxSoCFull fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+19518,"ysyxSoCFull fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+19519,"ysyxSoCFull fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+19520,"ysyxSoCFull fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+19522,"ysyxSoCFull fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+19525,"ysyxSoCFull fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+19527,"ysyxSoCFull fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+19528,"ysyxSoCFull fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+19530,"ysyxSoCFull fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+19531,"ysyxSoCFull fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+19532,"ysyxSoCFull fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+19533,"ysyxSoCFull fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+19534,"ysyxSoCFull fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+12062,"ysyxSoCFull fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+12063,"ysyxSoCFull fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+12064,"ysyxSoCFull fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+12065,"ysyxSoCFull fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+12066,"ysyxSoCFull fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+12067,"ysyxSoCFull fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+12068,"ysyxSoCFull fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+12069,"ysyxSoCFull fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+12070,"ysyxSoCFull fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+12071,"ysyxSoCFull fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+12072,"ysyxSoCFull fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+12073,"ysyxSoCFull fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+12074,"ysyxSoCFull fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+12075,"ysyxSoCFull fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+12076,"ysyxSoCFull fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+12077,"ysyxSoCFull fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+12078,"ysyxSoCFull fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+12079,"ysyxSoCFull fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+12080,"ysyxSoCFull fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+12081,"ysyxSoCFull fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+12082,"ysyxSoCFull fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+12083,"ysyxSoCFull fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+12084,"ysyxSoCFull fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+12085,"ysyxSoCFull fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+12086,"ysyxSoCFull fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+19535,"ysyxSoCFull fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+19536,"ysyxSoCFull fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+12088,"ysyxSoCFull fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+19537,"ysyxSoCFull fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+12089,"ysyxSoCFull fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+19538,"ysyxSoCFull fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+12090,"ysyxSoCFull fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+19539,"ysyxSoCFull fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+12091,"ysyxSoCFull fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+19540,"ysyxSoCFull fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+12092,"ysyxSoCFull fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+19541,"ysyxSoCFull fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+12093,"ysyxSoCFull fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+19542,"ysyxSoCFull fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+12094,"ysyxSoCFull fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+19543,"ysyxSoCFull fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+12095,"ysyxSoCFull fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+19544,"ysyxSoCFull fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+12096,"ysyxSoCFull fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+12097,"ysyxSoCFull fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+19546,"ysyxSoCFull fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+12098,"ysyxSoCFull fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+19547,"ysyxSoCFull fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+12099,"ysyxSoCFull fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+19548,"ysyxSoCFull fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+12100,"ysyxSoCFull fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+19549,"ysyxSoCFull fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+12101,"ysyxSoCFull fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+19550,"ysyxSoCFull fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+12102,"ysyxSoCFull fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+19551,"ysyxSoCFull fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+12103,"ysyxSoCFull fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+19552,"ysyxSoCFull fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+12104,"ysyxSoCFull fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+19553,"ysyxSoCFull fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+12105,"ysyxSoCFull fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+19554,"ysyxSoCFull fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+12106,"ysyxSoCFull fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+19555,"ysyxSoCFull fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+12107,"ysyxSoCFull fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+19556,"ysyxSoCFull fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+12108,"ysyxSoCFull fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+19557,"ysyxSoCFull fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+12109,"ysyxSoCFull fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+19489,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18873,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18858,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18859,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4196,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+11985,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4237,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11986,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11987,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11988,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11989,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18947,"ysyxSoCFull fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+19291,"ysyxSoCFull fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19558,"ysyxSoCFull fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+19293,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19294,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19295,"ysyxSoCFull fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+19559,"ysyxSoCFull fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+19560,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19298,"ysyxSoCFull fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19561,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19562,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19563,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19564,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19565,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19566,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19567,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19568,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18969,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19569,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19570,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19571,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19572,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19573,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19574,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19575,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19576,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19577,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19579,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19581,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19582,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19583,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19584,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19585,"ysyxSoCFull fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+12110,"ysyxSoCFull fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+19324,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18988,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12111,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+12112,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12113,"ysyxSoCFull fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+12114,"ysyxSoCFull fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12115,"ysyxSoCFull fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+12116,"ysyxSoCFull fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+12117,"ysyxSoCFull fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+12118,"ysyxSoCFull fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+12119,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4406,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12120,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+12121,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12122,"ysyxSoCFull fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+12123,"ysyxSoCFull fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12124,"ysyxSoCFull fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12125,"ysyxSoCFull fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+12126,"ysyxSoCFull fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+12127,"ysyxSoCFull fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+12131,"ysyxSoCFull fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+12147,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+12163,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12164,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12165,"ysyxSoCFull fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+12166,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12167,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12168,"ysyxSoCFull fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+19586,"ysyxSoCFull fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16712,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16713,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16714,"ysyxSoCFull fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+12169,"ysyxSoCFull fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+12173,"ysyxSoCFull fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16718,"ysyxSoCFull fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+12177,"ysyxSoCFull fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+12178,"ysyxSoCFull fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16719,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+12179,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16735,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+12195,"ysyxSoCFull fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+12196,"ysyxSoCFull fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+12200,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+12216,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+12217,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+12218,"ysyxSoCFull fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+12219,"ysyxSoCFull fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+12223,"ysyxSoCFull fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+12224,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+12240,"ysyxSoCFull fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18864,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19491,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18854,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16069,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+12241+i*2,"ysyxSoCFull fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+12243,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18864,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16751,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12245+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+12246,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16751,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12247+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+12248,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19491,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16751,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+12249,"ysyxSoCFull fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+16751,"ysyxSoCFull fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19492,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19494,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19495,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19496,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18988,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19497,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+19498,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18901,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18848,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19499,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12250+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+12251,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12252+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+12253,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12254+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+12255,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19494,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12256+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+12257,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19495,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12258+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+12259,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19881,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12260+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12261,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19496,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12262+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12263,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18861,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12264+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+12265,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+12266,"ysyxSoCFull fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11991,"ysyxSoCFull fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+6703,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+6704,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+6705,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+6706,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+6707,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6708,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6710,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6711,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6712,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6713,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12267+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6707,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12278+i*2,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6708,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12294+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6710,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12302+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6711,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12310+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6712,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12318+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6713,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12326+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12276,"ysyxSoCFull fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12275,"ysyxSoCFull fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12334,"ysyxSoCFull fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+12335,"ysyxSoCFull fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+12336,"ysyxSoCFull fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+12337,"ysyxSoCFull fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+12338,"ysyxSoCFull fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+12339,"ysyxSoCFull fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+6715,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+6716,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+6717,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+6718,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+6719,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6720,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6722,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6723,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6724,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6725,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6726,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12340+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6719,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12351+i*2,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12367+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12375+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6723,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12383+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6724,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12391+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6725,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12399+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+6726,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12350,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12349,"ysyxSoCFull fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12348,"ysyxSoCFull fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12407,"ysyxSoCFull fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+12408,"ysyxSoCFull fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+12409,"ysyxSoCFull fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+12410,"ysyxSoCFull fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+12411,"ysyxSoCFull fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+12412,"ysyxSoCFull fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+6727,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+6728,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+6729,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+6730,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+6731,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6732,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6735,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6736,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6737,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6738,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12413+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6731,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12424+i*2,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6732,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12440+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12448+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6735,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12456+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6736,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12464+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6737,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12472+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+6738,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12422,"ysyxSoCFull fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12421,"ysyxSoCFull fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12480,"ysyxSoCFull fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+12481,"ysyxSoCFull fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+12482,"ysyxSoCFull fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+12483,"ysyxSoCFull fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+12484,"ysyxSoCFull fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+12485,"ysyxSoCFull fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+6739,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+6740,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+6741,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+6742,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+6743,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6744,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6746,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6747,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12486+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6743,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12497+i*2,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6744,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12513+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6746,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12521+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6747,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12529+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12537+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12545+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12496,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12495,"ysyxSoCFull fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12494,"ysyxSoCFull fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12553,"ysyxSoCFull fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+12554,"ysyxSoCFull fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+12555,"ysyxSoCFull fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+12556,"ysyxSoCFull fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+12557,"ysyxSoCFull fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+12558,"ysyxSoCFull fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+6751,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+6752,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+6753,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+6754,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+6755,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6756,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6758,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6759,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6760,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6761,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6762,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12559+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6755,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12570+i*2,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6756,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12586+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6758,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12594+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6759,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12602+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6760,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12610+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6761,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12618+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+6762,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12568,"ysyxSoCFull fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12567,"ysyxSoCFull fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12626,"ysyxSoCFull fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+12627,"ysyxSoCFull fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+12628,"ysyxSoCFull fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+12629,"ysyxSoCFull fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+12630,"ysyxSoCFull fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+12631,"ysyxSoCFull fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+6763,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+6764,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+6765,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+6766,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+6767,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6768,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6770,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6771,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6772,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12632+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6767,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12643+i*2,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6768,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12659+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6770,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12667+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6771,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12675+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6772,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12683+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12691+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12641,"ysyxSoCFull fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12640,"ysyxSoCFull fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12699,"ysyxSoCFull fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+12700,"ysyxSoCFull fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+12701,"ysyxSoCFull fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+12702,"ysyxSoCFull fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+12703,"ysyxSoCFull fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+12704,"ysyxSoCFull fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+6775,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+6776,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+6777,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+6778,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+6779,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6780,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6782,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6783,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6784,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12705+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6779,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12716+i*2,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6780,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12732+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6782,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12740+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6783,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12748+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6784,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12756+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12764+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12715,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12714,"ysyxSoCFull fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12713,"ysyxSoCFull fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12772,"ysyxSoCFull fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+12773,"ysyxSoCFull fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+12774,"ysyxSoCFull fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+12775,"ysyxSoCFull fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+12776,"ysyxSoCFull fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+12777,"ysyxSoCFull fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+6787,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+6788,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+6789,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+6790,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+6791,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6792,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6796,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6797,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6798,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12778+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6791,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12789+i*2,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6792,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12805+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12813+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12821+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6796,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12829+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6797,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12837+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+6798,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12788,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12787,"ysyxSoCFull fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12786,"ysyxSoCFull fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12845,"ysyxSoCFull fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+12846,"ysyxSoCFull fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+12847,"ysyxSoCFull fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+12848,"ysyxSoCFull fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+12849,"ysyxSoCFull fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+12850,"ysyxSoCFull fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+6799,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+6800,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+6801,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+6802,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+6803,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6804,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6806,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6807,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6808,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6809,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6810,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12851+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6803,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12862+i*2,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6804,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12878+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6806,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12886+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6807,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12894+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6808,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12902+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6809,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12910+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+6810,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12861,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12860,"ysyxSoCFull fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12859,"ysyxSoCFull fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12918,"ysyxSoCFull fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+12919,"ysyxSoCFull fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+12920,"ysyxSoCFull fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+12921,"ysyxSoCFull fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+12922,"ysyxSoCFull fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+12923,"ysyxSoCFull fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+6811,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+6812,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+6813,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+6814,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+6815,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6816,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6818,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6819,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6820,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6821,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6822,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12924+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6815,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12935+i*2,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6816,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12951+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6818,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12959+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6819,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12967+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6820,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12975+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6821,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12983+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+6822,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12934,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12933,"ysyxSoCFull fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12991,"ysyxSoCFull fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+12992,"ysyxSoCFull fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+12993,"ysyxSoCFull fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+12994,"ysyxSoCFull fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+12995,"ysyxSoCFull fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+12996,"ysyxSoCFull fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+6823,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+6825,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+6826,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+6827,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6828,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6830,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12997+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6827,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13008+i*2,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6828,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13024+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6830,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13032+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13040+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13048+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13056+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13007,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13006,"ysyxSoCFull fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13064,"ysyxSoCFull fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+13065,"ysyxSoCFull fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+13066,"ysyxSoCFull fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+13067,"ysyxSoCFull fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+13068,"ysyxSoCFull fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+13069,"ysyxSoCFull fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+6836,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+6837,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+6838,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+6839,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6840,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6842,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6846,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13070+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6839,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13081+i*2,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6840,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13097+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6842,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13105+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13113+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13121+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13129+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+6846,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13080,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13079,"ysyxSoCFull fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13137,"ysyxSoCFull fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+13140,"ysyxSoCFull fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+13141,"ysyxSoCFull fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+6847,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+6848,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+6849,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+6850,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+6851,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6852,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6858,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13143+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6851,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13154+i*2,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6852,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13170+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13178+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13186+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13194+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13202+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+6858,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13153,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13210,"ysyxSoCFull fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+13211,"ysyxSoCFull fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+13212,"ysyxSoCFull fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+13213,"ysyxSoCFull fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+13214,"ysyxSoCFull fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+13215,"ysyxSoCFull fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+6859,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+6860,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+6861,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+6862,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+6863,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6864,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6866,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6867,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13216+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6863,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13227+i*2,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6864,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13243+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6866,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13251+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6867,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13259+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13267+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13275+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13226,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13225,"ysyxSoCFull fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13283,"ysyxSoCFull fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+13284,"ysyxSoCFull fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+13285,"ysyxSoCFull fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+13286,"ysyxSoCFull fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+13287,"ysyxSoCFull fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+13288,"ysyxSoCFull fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+6871,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+6872,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+6873,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+6874,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+6875,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6876,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6878,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6879,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6880,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13289+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6875,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13300+i*2,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6876,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13316+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6878,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13324+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6879,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13332+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6880,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13340+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13348+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13299,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13298,"ysyxSoCFull fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13356,"ysyxSoCFull fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+13358,"ysyxSoCFull fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+13359,"ysyxSoCFull fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+6884,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+6885,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+6886,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+6887,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6888,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6890,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13362+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6887,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4294,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13373+i*2,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6888,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4295,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13389+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6890,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13397+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13405+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13413+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13421+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13371,"ysyxSoCFull fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13429,"ysyxSoCFull fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+13430,"ysyxSoCFull fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+13431,"ysyxSoCFull fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+13432,"ysyxSoCFull fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+13433,"ysyxSoCFull fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+13434,"ysyxSoCFull fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17773,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16823,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+444,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17726,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18379,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19833,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15698,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15699,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+17726,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18379,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19833,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15698,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15699,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17773,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16823,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+444,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18199,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18201,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18203,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+18199,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18201,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18203,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+17726,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18379,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19833,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15698,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15699,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17712,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17773,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16823,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+444,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18199,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18201,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18203,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+18204,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18206,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18675,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18207,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19849,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+13435,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+13436,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+13437,"ysyxSoCFull asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+13438,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+13439,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+18678,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19850,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+13440,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+13441,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+13442,"ysyxSoCFull asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19851,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+18210,"ysyxSoCFull asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+18211,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18212,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+18213,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+18215,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+13443,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+13444,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+13445,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+15640,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+18216,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+15641,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+15642,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+18217,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+15643,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+15644,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+18218,"ysyxSoCFull asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+13446,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+18204,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17727,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17728,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18206,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18675,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18207,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19849,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+18055,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18065,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18223,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18070,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18226,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+18227,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13447,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13448,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13449,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+13450,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13451,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+13452,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+13453,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18229,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13454,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13455,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13456,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+13457,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13458,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13459,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13460,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13461,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+13462,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13464,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13466,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13468,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13469,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13470,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13472,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13473,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+15645,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15646,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15647,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15648,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15649,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18230,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15650,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15651,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18231,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15653,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13474,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13475,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13476,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13478,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13479,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13480,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+15655,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15656,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15657,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13481,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+18199,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18201,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18203,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18234,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18235,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18236,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18237,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18239,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+13482,"ysyxSoCFull asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+13483,"ysyxSoCFull asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+13484,"ysyxSoCFull asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+13485,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+18240,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+18241,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+18242,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+18243,"ysyxSoCFull asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+13486,"ysyxSoCFull asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+13487,"ysyxSoCFull asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+18244,"ysyxSoCFull asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+13488,"ysyxSoCFull asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+18245,"ysyxSoCFull asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18246,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+18247,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+18248,"ysyxSoCFull asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+13489,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+13490,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+13491,"ysyxSoCFull asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+13492,"ysyxSoCFull asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+15659,"ysyxSoCFull asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+18243,"ysyxSoCFull asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+18249,"ysyxSoCFull asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+15660,"ysyxSoCFull asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18234,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18235,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18236,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18237,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18239,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18250,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+18251,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+18252,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18254,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18255,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+18256,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+18257,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+18258,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+18259,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+18260,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+18261,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18262,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+18263,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+18265,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18266,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+18267,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18268,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18270,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+18271,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+18240,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13493,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+13494,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13495,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+13496,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13497,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+13498,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+13499,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+18272,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+18273,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13503,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+13504,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13505,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+13506,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13507,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+13508,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+13509,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+13510,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13511,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+13513,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+13517,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13518,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13519,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+13520,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13521,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13522,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+15661,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15662,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+15663,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15664,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15665,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18274,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15666,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+15667,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+15669,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+15671,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+15675,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+13523,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13524,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+13525,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+13529,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+13530,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+13531,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+15679,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15680,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15681,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+13532,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18994,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4673,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18890,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18891,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16070,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16072,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18890,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18891,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16070,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16072,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18994,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4673,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19592,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19593,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19594,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19595,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19596,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19597,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+19592,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+19593,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19594,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19595,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19596,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19597,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18890,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18891,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16070,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16071,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18892,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16072,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18994,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4673,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19592,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19593,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19594,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19595,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19596,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19597,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+19598,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19599,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19600,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19601,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19602,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19603,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19604,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19605,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16756,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+13538,"ysyxSoCFull fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+13539,"ysyxSoCFull fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+19606,"ysyxSoCFull fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+13540,"ysyxSoCFull fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+13541,"ysyxSoCFull fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+13542,"ysyxSoCFull fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+19607,"ysyxSoCFull fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19608,"ysyxSoCFull fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+13543,"ysyxSoCFull fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+13544,"ysyxSoCFull fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+13545,"ysyxSoCFull fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+19609,"ysyxSoCFull fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+19610,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19611,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+19612,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19613,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+19614,"ysyxSoCFull fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+13546,"ysyxSoCFull fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+13547,"ysyxSoCFull fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+13548,"ysyxSoCFull fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+19615,"ysyxSoCFull fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+16758,"ysyxSoCFull fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+16759,"ysyxSoCFull fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+19616,"ysyxSoCFull fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+16760,"ysyxSoCFull fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+16761,"ysyxSoCFull fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+19617,"ysyxSoCFull fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+13549,"ysyxSoCFull fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+19598,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19599,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19600,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19601,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19602,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19603,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19604,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19605,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16756,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13550,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9913,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9915,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9916,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+13551,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+13552,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9923,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+13553,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+13554,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+13555,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9929,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+13556,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+13557,"ysyxSoCFull fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+19618,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13558,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13559,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13560,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+13561,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13562,"ysyxSoCFull fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+13563,"ysyxSoCFull fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+13564,"ysyxSoCFull fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+19619,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19620,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13565,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13566,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13567,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+13568,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13569,"ysyxSoCFull fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13570,"ysyxSoCFull fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13571,"ysyxSoCFull fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13572,"ysyxSoCFull fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+13573,"ysyxSoCFull fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+13574,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13575,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13577,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13581,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+13582,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13583,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13584,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+16762,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16763,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16764,"ysyxSoCFull fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16765,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16766,"ysyxSoCFull fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19621,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16767,"ysyxSoCFull fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16768,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19622,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16770,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13585,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13586,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13587,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13589,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13590,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13591,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+16772,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16773,"ysyxSoCFull fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16774,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13592,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+19592,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+19593,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19594,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19595,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19596,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19597,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+19624,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19625,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19626,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19627,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19628,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19629,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16776,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+13593,"ysyxSoCFull fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+13594,"ysyxSoCFull fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+13595,"ysyxSoCFull fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+13596,"ysyxSoCFull fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+13597,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+13599,"ysyxSoCFull fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+19630,"ysyxSoCFull fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+13601,"ysyxSoCFull fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+19631,"ysyxSoCFull fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+13602,"ysyxSoCFull fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+13603,"ysyxSoCFull fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+13604,"ysyxSoCFull fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+13605,"ysyxSoCFull fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+13606,"ysyxSoCFull fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+13607,"ysyxSoCFull fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+13608,"ysyxSoCFull fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+13609,"ysyxSoCFull fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+13610,"ysyxSoCFull fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+16777,"ysyxSoCFull fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+19630,"ysyxSoCFull fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+19632,"ysyxSoCFull fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+16778,"ysyxSoCFull fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+19624,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19590,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+13534,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19591,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19625,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19626,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19627,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19628,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19629,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16776,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13611,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+13612,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+13613,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+13614,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+13615,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+13616,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+13617,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+13618,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+13619,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+13620,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+13621,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+13622,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+13623,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+13624,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+13626,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+13627,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+13628,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+13629,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+13630,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+13631,"ysyxSoCFull fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+19633,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+13597,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13632,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+13633,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13634,"ysyxSoCFull fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+13635,"ysyxSoCFull fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13636,"ysyxSoCFull fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+13637,"ysyxSoCFull fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+13638,"ysyxSoCFull fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+19634,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+19635,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13642,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+13643,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13644,"ysyxSoCFull fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+13645,"ysyxSoCFull fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13646,"ysyxSoCFull fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+13647,"ysyxSoCFull fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+13648,"ysyxSoCFull fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+13649,"ysyxSoCFull fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13650,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+13652,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+13656,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13657,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13658,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+13659,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13660,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13661,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+16779,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16780,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+16781,"ysyxSoCFull fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16782,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16783,"ysyxSoCFull fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19636,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16784,"ysyxSoCFull fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+16785,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+16787,"ysyxSoCFull fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+16789,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+16793,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+13662,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13663,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+13664,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+13668,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+13669,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+13670,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+16797,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16798,"ysyxSoCFull fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16799,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17707,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17708,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17709,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17710,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17711,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17773,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+16823,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+444,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18275,"ysyxSoCFull asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+18055,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18058,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+18065,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18070,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+18280,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+18281,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18282,"ysyxSoCFull asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+13672,"ysyxSoCFull asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13673,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13674,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13675,"ysyxSoCFull asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+13676,"ysyxSoCFull asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13677,"ysyxSoCFull asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+13678,"ysyxSoCFull asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+13679,"ysyxSoCFull asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+13680,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1176,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13681,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13682,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13683,"ysyxSoCFull asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+13684,"ysyxSoCFull asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13686,"ysyxSoCFull asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13688,"ysyxSoCFull asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+13689,"ysyxSoCFull asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13691,"ysyxSoCFull asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13693,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13696,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13697,"ysyxSoCFull asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+13698,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13699,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13700,"ysyxSoCFull asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+18283,"ysyxSoCFull asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15685,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15686,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15687,"ysyxSoCFull asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15419,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15688,"ysyxSoCFull asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15689,"ysyxSoCFull asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13701,"ysyxSoCFull asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15690,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18284,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15692,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13703,"ysyxSoCFull asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13704,"ysyxSoCFull asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13705,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13707,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13709,"ysyxSoCFull asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+15694,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+13710,"ysyxSoCFull asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15695,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13711,"ysyxSoCFull asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18994,"ysyxSoCFull fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4673,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13712,"ysyxSoCFull fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9913,"ysyxSoCFull fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9915,"ysyxSoCFull fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9916,"ysyxSoCFull fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+13713,"ysyxSoCFull fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+13714,"ysyxSoCFull fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9923,"ysyxSoCFull fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+13715,"ysyxSoCFull fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+13716,"ysyxSoCFull fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+13717,"ysyxSoCFull fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9929,"ysyxSoCFull fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+13718,"ysyxSoCFull fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+13719,"ysyxSoCFull fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+13720,"ysyxSoCFull fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+9932,"ysyxSoCFull fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9933,"ysyxSoCFull fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13721,"ysyxSoCFull fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13722,"ysyxSoCFull fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13723,"ysyxSoCFull fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+13724,"ysyxSoCFull fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+13726,"ysyxSoCFull fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+13727,"ysyxSoCFull fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+13728,"ysyxSoCFull fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+5487,"ysyxSoCFull fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13729,"ysyxSoCFull fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13730,"ysyxSoCFull fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13731,"ysyxSoCFull fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+13732,"ysyxSoCFull fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13733,"ysyxSoCFull fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13734,"ysyxSoCFull fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13735,"ysyxSoCFull fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13736,"ysyxSoCFull fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+13737,"ysyxSoCFull fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+13738,"ysyxSoCFull fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13739,"ysyxSoCFull fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13741,"ysyxSoCFull fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13743,"ysyxSoCFull fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13745,"ysyxSoCFull fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+13746,"ysyxSoCFull fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13747,"ysyxSoCFull fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13748,"ysyxSoCFull fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+19637,"ysyxSoCFull fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13749,"ysyxSoCFull fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13750,"ysyxSoCFull fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16808,"ysyxSoCFull fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19638,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16810,"ysyxSoCFull fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13751,"ysyxSoCFull fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13752,"ysyxSoCFull fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13753,"ysyxSoCFull fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13755,"ysyxSoCFull fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13756,"ysyxSoCFull fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13757,"ysyxSoCFull fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+16812,"ysyxSoCFull fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+13758,"ysyxSoCFull fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16813,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13759,"ysyxSoCFull fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19865,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+498,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+499,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+13760,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+13761,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+13765,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+13766,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+13769,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+13770,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+13773,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+13774,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+13777,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+13778,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+498,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+499,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+17264,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13781,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13783,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13785,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+17265,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13788,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13790,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+13791,"ysyxSoCFull asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+13792,"ysyxSoCFull asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+13795,"ysyxSoCFull asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+13796,"ysyxSoCFull asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+13798,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+13800,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+13801,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+13802,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+13803,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+13804,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+13805,"ysyxSoCFull asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+13806,"ysyxSoCFull asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+13807,"ysyxSoCFull asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+13808,"ysyxSoCFull asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+13809,"ysyxSoCFull asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+13810,"ysyxSoCFull asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+13811,"ysyxSoCFull asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+13812,"ysyxSoCFull asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+13813,"ysyxSoCFull asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+13781,"ysyxSoCFull asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+13783,"ysyxSoCFull asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+13785,"ysyxSoCFull asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+13786,"ysyxSoCFull asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+13788,"ysyxSoCFull asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+13790,"ysyxSoCFull asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+13814,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13815,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+13816,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+13817,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+13818,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13819,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+13820,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13821,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+13822,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13823,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+13824,"ysyxSoCFull asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+13825,"ysyxSoCFull asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+13826,"ysyxSoCFull asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+13827,"ysyxSoCFull asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+13828,"ysyxSoCFull asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+13829,"ysyxSoCFull asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+13830,"ysyxSoCFull asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+13831,"ysyxSoCFull asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+13832,"ysyxSoCFull asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+13833,"ysyxSoCFull asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+17266,"ysyxSoCFull asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+17267,"ysyxSoCFull asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+17268,"ysyxSoCFull asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+17269,"ysyxSoCFull asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+17270,"ysyxSoCFull asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+17271,"ysyxSoCFull asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+17272,"ysyxSoCFull asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+17273,"ysyxSoCFull asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+17274,"ysyxSoCFull asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+17275,"ysyxSoCFull asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+17264,"ysyxSoCFull asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+13834,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+13835,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+13836,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+13837,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+13838,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+17265,"ysyxSoCFull asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+17276,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+17277,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+17278,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+17279,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+17280,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+13760,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+13761,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+13760,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+13761,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+13760,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+13761,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+13841,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15422,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13843,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13844,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+13845,"ysyxSoCFull asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+13846,"ysyxSoCFull asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+17283,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+13847,"ysyxSoCFull asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+15423,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+13848,"ysyxSoCFull asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+13849,"ysyxSoCFull asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+13850,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+13841,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15422,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13841,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15422,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15422,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13841,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13851,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13852,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13853+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20805,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13885+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13886,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+17286,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+13765,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+13766,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+13765,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+13766,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+13887,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13887,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+13765,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+13766,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+13887,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15426,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+13889,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13891,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13892,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+13893,"ysyxSoCFull asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+13894,"ysyxSoCFull asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+17289,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+13895,"ysyxSoCFull asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+15428,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+13896,"ysyxSoCFull asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+13897,"ysyxSoCFull asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+13898,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+13889,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15426,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13889,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13889,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13899,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13900,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13901+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20806,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13887,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13933+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15429,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13934,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+13769,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+13770,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+13769,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+13770,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
    }
}

void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+13769,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+13770,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15431,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15432,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13939,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13940,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+13941,"ysyxSoCFull asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+13942,"ysyxSoCFull asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+17295,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+17296,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+17297,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+13943,"ysyxSoCFull asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+13944,"ysyxSoCFull asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+13945,"ysyxSoCFull asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+13946,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+15431,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15432,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15431,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15432,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15432,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15431,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13937,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13947,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13948,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13949+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20807,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13981+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15434,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13982,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+17298,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+15435,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+13773,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+13774,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+13773,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+13774,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+13983,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+13984,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13983,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13984,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+13773,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+13774,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+13983,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+13984,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15436,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13986,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15437,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13986,"ysyxSoCFull asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13987,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13988,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+13989,"ysyxSoCFull asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+13990,"ysyxSoCFull asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+17302,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+17303,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+13991,"ysyxSoCFull asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+15438,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+13992,"ysyxSoCFull asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+13993,"ysyxSoCFull asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+13994,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13986,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15437,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15436,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13986,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15437,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13986,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15437,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13997+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20808,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13983,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13984,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14029+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13984,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14030,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+17304,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+15440,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+13777,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+13778,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+13777,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+13778,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17305,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+14031,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+14032,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+17305,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14031,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14032,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+13777,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+13778,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17305,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+14031,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+14032,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15441,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14034,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15442,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14034,"ysyxSoCFull asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14035,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14036,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+14037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+14038,"ysyxSoCFull asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+17307,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+17308,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+17309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+14039,"ysyxSoCFull asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+15443,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+14040,"ysyxSoCFull asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+14041,"ysyxSoCFull asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+14042,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+15441,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14034,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15442,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15441,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14034,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15442,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14034,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15442,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15441,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14043,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14044,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14045+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20809,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+17305,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14031,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14032,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14077+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14032,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15444,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14078,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+17310,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+15445,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+17264,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+13781,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13783,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13785,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+17313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17314,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+17315,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17316,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17317,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19801,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19803,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19804,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18842,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17318,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17319,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+17265,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+13786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13788,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13790,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+17322,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17323,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+17324,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17320,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17325,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17326,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19806,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19807,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19808,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19809,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18845,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17327,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17328,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4726,"ysyxSoCFull fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4746,"ysyxSoCFull fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4750,"ysyxSoCFull fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4752,"ysyxSoCFull fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+14080,"ysyxSoCFull fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+14085,"ysyxSoCFull fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+14093,"ysyxSoCFull fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4726,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4750,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4752,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+17480,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14101,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14102,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14103,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14104,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+17481,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14106,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14108,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14109,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+14110,"ysyxSoCFull fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+14111,"ysyxSoCFull fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+14112,"ysyxSoCFull fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+14113,"ysyxSoCFull fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+14114,"ysyxSoCFull fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+14115,"ysyxSoCFull fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+14116,"ysyxSoCFull fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+14117,"ysyxSoCFull fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+14118,"ysyxSoCFull fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+14119,"ysyxSoCFull fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+14120,"ysyxSoCFull fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+14121,"ysyxSoCFull fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+14122,"ysyxSoCFull fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+14123,"ysyxSoCFull fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+14124,"ysyxSoCFull fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+14125,"ysyxSoCFull fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+14126,"ysyxSoCFull fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+14127,"ysyxSoCFull fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+14128,"ysyxSoCFull fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+14129,"ysyxSoCFull fpga chiplink rx first", false,-1);
        tracep->declBit(c+14130,"ysyxSoCFull fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+14131,"ysyxSoCFull fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+14132,"ysyxSoCFull fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+14101,"ysyxSoCFull fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+14102,"ysyxSoCFull fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+14103,"ysyxSoCFull fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+14104,"ysyxSoCFull fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+14106,"ysyxSoCFull fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+14108,"ysyxSoCFull fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+14109,"ysyxSoCFull fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+14133,"ysyxSoCFull fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14134,"ysyxSoCFull fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+14135,"ysyxSoCFull fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+14136,"ysyxSoCFull fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+14137,"ysyxSoCFull fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14138,"ysyxSoCFull fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+14139,"ysyxSoCFull fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14140,"ysyxSoCFull fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+14141,"ysyxSoCFull fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14142,"ysyxSoCFull fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+14143,"ysyxSoCFull fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+14144,"ysyxSoCFull fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+14145,"ysyxSoCFull fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+14146,"ysyxSoCFull fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+14147,"ysyxSoCFull fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+14148,"ysyxSoCFull fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+14149,"ysyxSoCFull fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+14150,"ysyxSoCFull fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+14151,"ysyxSoCFull fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+14152,"ysyxSoCFull fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+17482,"ysyxSoCFull fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+17483,"ysyxSoCFull fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+17484,"ysyxSoCFull fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+17485,"ysyxSoCFull fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+17486,"ysyxSoCFull fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+17487,"ysyxSoCFull fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+17488,"ysyxSoCFull fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+17489,"ysyxSoCFull fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+17490,"ysyxSoCFull fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+17491,"ysyxSoCFull fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+17480,"ysyxSoCFull fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+14153,"ysyxSoCFull fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+14154,"ysyxSoCFull fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+14155,"ysyxSoCFull fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+14157,"ysyxSoCFull fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+17481,"ysyxSoCFull fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+17492,"ysyxSoCFull fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+17493,"ysyxSoCFull fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+17494,"ysyxSoCFull fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+17495,"ysyxSoCFull fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+17496,"ysyxSoCFull fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+14080,"ysyxSoCFull fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+14080,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17497,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+14158,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+17497,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14158,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+14080,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17497,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+14158,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17498,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+14160,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15447,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14162,"ysyxSoCFull fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14163,"ysyxSoCFull fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+14164,"ysyxSoCFull fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+14165,"ysyxSoCFull fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+17499,"ysyxSoCFull fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+17500,"ysyxSoCFull fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+17501,"ysyxSoCFull fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+14166,"ysyxSoCFull fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+15448,"ysyxSoCFull fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+14167,"ysyxSoCFull fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+14168,"ysyxSoCFull fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+14169,"ysyxSoCFull fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17498,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+14160,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15447,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17498,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14160,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15447,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15447,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17498,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14160,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14170,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14171,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14172+i*1,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20810,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+17497,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14158,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14204+i*1,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15449,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14205,"ysyxSoCFull fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+17502,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+15450,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+14085,"ysyxSoCFull fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+14085,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17503,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+14206,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+14207,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+17503,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14206,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14207,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+14085,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17503,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+14206,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+14207,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17504,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15452,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14210,"ysyxSoCFull fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14211,"ysyxSoCFull fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+14212,"ysyxSoCFull fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+14213,"ysyxSoCFull fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+17505,"ysyxSoCFull fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+17506,"ysyxSoCFull fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+17507,"ysyxSoCFull fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+14214,"ysyxSoCFull fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+15453,"ysyxSoCFull fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+14215,"ysyxSoCFull fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+14216,"ysyxSoCFull fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+14217,"ysyxSoCFull fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17504,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15452,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17504,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15452,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15452,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15451,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17504,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14218,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14219,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14220+i*1,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20811,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+17503,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14206,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14207,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14252+i*1,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14207,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15454,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14253,"ysyxSoCFull fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+17508,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+15455,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17509,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+14254,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+17509,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14254,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17509,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+14254,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15456,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+14256,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14258,"ysyxSoCFull fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14259,"ysyxSoCFull fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+14260,"ysyxSoCFull fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+14261,"ysyxSoCFull fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+17511,"ysyxSoCFull fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+17512,"ysyxSoCFull fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+17513,"ysyxSoCFull fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+14262,"ysyxSoCFull fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+15458,"ysyxSoCFull fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+14263,"ysyxSoCFull fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+14264,"ysyxSoCFull fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+14265,"ysyxSoCFull fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+15456,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+14256,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15456,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14256,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15456,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14256,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14266,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14267,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14268+i*1,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20812,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+17509,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14254,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14300+i*1,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15459,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14301,"ysyxSoCFull fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+17514,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+15460,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+14093,"ysyxSoCFull fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+14093,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17515,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+14302,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+17515,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14302,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+14093,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17515,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+14302,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15461,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17516,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+14304,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15462,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14306,"ysyxSoCFull fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14307,"ysyxSoCFull fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+14308,"ysyxSoCFull fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+14309,"ysyxSoCFull fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+14310,"ysyxSoCFull fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+15463,"ysyxSoCFull fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+14311,"ysyxSoCFull fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+14312,"ysyxSoCFull fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+14313,"ysyxSoCFull fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+15461,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17516,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+14304,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15462,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15461,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17516,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14304,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15462,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15462,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15461,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17516,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14304,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14314,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14315,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14316+i*1,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20813,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+17515,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14302,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14348+i*1,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15464,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14349,"ysyxSoCFull fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+15465,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17521,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+14350,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+14351,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14350,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14351,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17521,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+14350,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+14351,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15466,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17522,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+14352,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14353,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14353,"ysyxSoCFull fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14354,"ysyxSoCFull fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14355,"ysyxSoCFull fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+14356,"ysyxSoCFull fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+14357,"ysyxSoCFull fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+17525,"ysyxSoCFull fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+14358,"ysyxSoCFull fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+15468,"ysyxSoCFull fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+14359,"ysyxSoCFull fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+14360,"ysyxSoCFull fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+14361,"ysyxSoCFull fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+15466,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17522,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+14352,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14353,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15466,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17522,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14352,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14353,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14353,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15466,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17522,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14352,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14362,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14363,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14364+i*1,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20814,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14350,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14351,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14396+i*1,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14351,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15469,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14397,"ysyxSoCFull fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+17526,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+15470,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+17480,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14101,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14102,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14103,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14104,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+17529,"ysyxSoCFull fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17532,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17533,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19813,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19694,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19695,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19693,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17534,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+17481,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14106,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14108,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14109,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17541,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17542,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19818,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19820,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17543,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17544,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16827,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17022,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+19853,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19854,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17024,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19705,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19706,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17022,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19707,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17025,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17022,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17329,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17026,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17330,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17332,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17026,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17329,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17026,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17026,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17032,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17330,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17034,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17035,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17036,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17332,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+19853,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19854,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19701,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19702,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19703,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19704,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17023,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17041,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+477,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16828,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16063,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18702,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18703,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18704,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17333,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17334,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17335,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17050,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17049,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17051,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17333,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17334,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17335,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17057,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17058,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16063,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19746,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19747,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19749,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18340,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17060,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+479,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+498,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+499,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17239,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17064,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18705,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18706,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18707,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17065,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17338,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17339,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17340,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17072,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17073,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17338,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17074,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17339,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17340,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17078,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17079,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16064,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17239,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19752,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19753,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19754,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+17778,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19855,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17084,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18292,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18293,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18294,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17090,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17091,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17092,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17093,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17094,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19855,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19758,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19760,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19761,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17101,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+460,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16826,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16065,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17240,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18708,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18709,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18710,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17105,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17110,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17111,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17115,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17116,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17117,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16065,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17240,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19766,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19767,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18348,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18349,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17007,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4708,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17122,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16815,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4708,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19640,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19641,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17122,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19642,"ysyxSoCFull fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17125,"ysyxSoCFull fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17122,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17130,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17131,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17135,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17137,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16815,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4708,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4708,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19770,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19771,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18351,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18352,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17140,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+4709,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17008,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4710,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4726,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17142,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4710,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17241,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17144,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18711,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18712,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17142,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18713,"ysyxSoCFull fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17145,"ysyxSoCFull fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17142,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17549,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17550,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17552,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17150,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17149,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17151,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17549,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17152,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17550,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17155,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17156,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17157,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17552,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17158,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17159,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16066,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4710,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17241,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4710,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19776,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19777,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19778,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19779,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17160,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+4711,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17009,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16067,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17242,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17164,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18714,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18715,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18716,"ysyxSoCFull fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17165,"ysyxSoCFull fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17553,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17554,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17556,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17170,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17171,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17553,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17554,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17177,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17556,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17178,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17179,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16067,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17242,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18357,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18358,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17010,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17182,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19857,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17184,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19643,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19644,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17182,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19645,"ysyxSoCFull fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17185,"ysyxSoCFull fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17182,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17557,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17558,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17559,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17560,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17190,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17191,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17557,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17193,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17558,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17194,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17195,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17559,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17196,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17197,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17560,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17199,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19857,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19789,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18360,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18361,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17200,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17201,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+4689,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4750,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4752,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17202,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16068,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17243,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17204,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18717,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18718,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17202,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18719,"ysyxSoCFull fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17205,"ysyxSoCFull fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17202,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17561,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17562,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17563,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17564,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17210,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17209,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17211,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17561,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17212,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17213,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17562,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17214,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17563,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17217,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17564,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17218,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17219,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16068,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17243,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19794,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19795,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19796,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19797,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17220,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+17774,"ysyxSoCFull asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+17775,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+17776,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+17777,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+463,"ysyxSoCFull asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+465,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+469,"ysyxSoCFull asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+471,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15487,"ysyxSoCFull asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14398,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14399,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14400,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14401,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14402,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14403,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14405,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14407,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+17774,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+17775,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17776,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+17777,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14412,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+463,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+465,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+14414,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+14415,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14417,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14418,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+14420,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+469,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+471,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14423,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+14424,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14426,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+14428,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+15487,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14429,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+14430,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14432,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+14434,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+14435,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+14412,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14436,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+14437,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+14438,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14439,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+14440,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+14441,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+14442,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+14415,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+14417,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14443,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+14444,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+14445,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14446,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+14447,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+14448,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+14420,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14450,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+14451,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+14452,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14453,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+14454,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+14455,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+14456,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14426,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14457,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+14458,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+14459,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14460,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+14461,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+14462,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+14463,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14432,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14464,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+14465,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+14466,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14467,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+14468,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+14469,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+14470,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14471,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+14472,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+14473,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14474,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+14475,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+14476,"ysyxSoCFull asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+14477,"ysyxSoCFull asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+14478,"ysyxSoCFull asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+14479,"ysyxSoCFull asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+14480,"ysyxSoCFull asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+14481,"ysyxSoCFull asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+14483,"ysyxSoCFull asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+14485,"ysyxSoCFull asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+14486,"ysyxSoCFull asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+14487,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+14489,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+14490,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+14491,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+14492,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+14493,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+14494,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+14495,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+14496,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+14497,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+14498,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+14499,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+14500,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+14501,"ysyxSoCFull asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+14502,"ysyxSoCFull asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+14503,"ysyxSoCFull asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+14504,"ysyxSoCFull asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+14505,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+14506,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+14507,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+14508,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+14509,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+14510,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+14511,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+14512,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+14513,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+14514,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+14515,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+14516,"ysyxSoCFull asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+14517,"ysyxSoCFull asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+14518,"ysyxSoCFull asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+14519,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+14520,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+14521,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+14522,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+14523,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+14524,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+14525,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+14526,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+14527,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+14528,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+14529,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+14530,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+14531,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+14533,"ysyxSoCFull asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+14534,"ysyxSoCFull asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+14535,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+14536,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+14537,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+14538,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+14539,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+14540,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+14541,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+14542,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+14543,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+14544,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+14545,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+14546,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+14547,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+14548,"ysyxSoCFull asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+14549,"ysyxSoCFull asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+14550,"ysyxSoCFull asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+14551,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+14552,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+14553,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+14554,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+14555,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+14556,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+14557,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+14558,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+14559,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+14560,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+14561,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+14562,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+14563,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+14564,"ysyxSoCFull asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+14565,"ysyxSoCFull asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+14566,"ysyxSoCFull asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+14567,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+14568,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+14569,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+14570,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+14571,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+14572,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+14573,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+14574,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+14575,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+14576,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+14577,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+14578,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+14579,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+14581,"ysyxSoCFull asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+14582,"ysyxSoCFull asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+14583,"ysyxSoCFull asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+14584,"ysyxSoCFull asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18722,"ysyxSoCFull asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18723,"ysyxSoCFull asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18724,"ysyxSoCFull asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18725,"ysyxSoCFull asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18726,"ysyxSoCFull asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+14585,"ysyxSoCFull asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+14586,"ysyxSoCFull asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+14587,"ysyxSoCFull asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+14588,"ysyxSoCFull asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+14589,"ysyxSoCFull asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+14474,"ysyxSoCFull asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+14590,"ysyxSoCFull asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+14591,"ysyxSoCFull asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+14592,"ysyxSoCFull asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+14593,"ysyxSoCFull asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+14594,"ysyxSoCFull asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+14595,"ysyxSoCFull asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+14596,"ysyxSoCFull asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+14597,"ysyxSoCFull asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+14598,"ysyxSoCFull asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+14599,"ysyxSoCFull asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+14600,"ysyxSoCFull asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+14601,"ysyxSoCFull asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+14602,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+14603,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+14604,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+14605,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+14606,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+14607,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+14608,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+14609,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18727,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18728,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18729,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18730,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18731,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14398,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14399,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14400,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14401,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14402,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14610,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14614,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17244,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18733,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18734,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+14618,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14620,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17223,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17225,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14610,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14614,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17244,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14614,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18735,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14403,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14405,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14407,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14622,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14626,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17245,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18739,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+14630,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14632,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17227,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17228,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17229,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14622,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14626,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17245,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14626,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19720,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19721,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19722,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19723,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18740,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+17774,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+17775,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17776,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+17777,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14412,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+14634,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+14412,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14635,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14636,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+14637,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+18302,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+463,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+465,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+14414,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+14415,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14417,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14414,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+14638,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+14415,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+14417,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20817,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20818,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20819,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14639,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14418,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+14420,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+14640,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+14420,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20820,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20821,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20822,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14641,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+469,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+471,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14423,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+14424,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14426,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14424,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+14642,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14426,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14643,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14644,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+14645,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14646,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+14647,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+14428,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+15487,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14429,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+14430,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14432,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14430,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+14648,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14432,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20823,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20824,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20825,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14649,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+14434,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+14435,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+14412,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14436,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+14437,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+14438,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14439,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+14440,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14437,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+14650,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+14438,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14439,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+14440,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14651,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14652,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+14653,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14654,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+14655,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+14441,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+14442,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+14415,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+14417,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14443,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+14444,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+14445,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14446,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+14447,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14444,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+14656,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+14445,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14446,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+14447,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14657,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14658,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+14659,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14660,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+14661,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+14448,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+14449,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+14420,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14450,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+14451,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+14452,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14453,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+14454,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14451,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+14662,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+14452,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14453,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+14454,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14663,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14664,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+14665,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14666,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+14667,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+14455,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+14456,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14426,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14457,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+14458,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+14459,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14460,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+14461,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14458,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+14668,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+14459,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14460,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+14461,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14669,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14670,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+14671,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14672,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+14673,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+14462,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+14463,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14432,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14464,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+14465,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+14466,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14467,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+14468,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14465,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+14674,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+14466,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14467,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+14468,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14675,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14676,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+14677,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14678,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+14679,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+14469,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+14470,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14471,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+14472,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+14473,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14474,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+14475,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14472,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+14680,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+14473,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14474,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+14475,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14681,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14682,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+14683,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14684,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+14685,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+4691,"ysyxSoCFull fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+4692,"ysyxSoCFull fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+4693,"ysyxSoCFull fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+4694,"ysyxSoCFull fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4695,"ysyxSoCFull fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+4697,"ysyxSoCFull fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+4698,"ysyxSoCFull fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+4699,"ysyxSoCFull fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+4700,"ysyxSoCFull fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+4701,"ysyxSoCFull fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+4702,"ysyxSoCFull fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18999,"ysyxSoCFull fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+4703,"ysyxSoCFull fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+4704,"ysyxSoCFull fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16149,"ysyxSoCFull fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14686,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14687,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14688,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14689,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14690,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14691,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14693,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14694,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14695,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+4691,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+4692,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4693,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+4694,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14696,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+14697,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+14698,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14699,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14700,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4697,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14701,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+14702,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+14703,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14705,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+4698,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+4699,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4700,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14706,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+14707,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+14708,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14709,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14710,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+4701,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+4702,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18999,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4703,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+4704,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14711,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+14712,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+14713,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14714,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14715,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+14716,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+16149,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14717,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+14718,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+14719,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14720,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+14723,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+14698,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14699,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+14700,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+14725,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+14728,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+14729,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+14703,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+14705,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+14735,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+14708,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14709,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+14710,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+14740,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14741,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+14743,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+14744,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+14713,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14714,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+14715,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14745,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+14746,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14748,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+14750,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+14751,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+14719,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14720,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14752,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+14754,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14755,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+14756,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+14757,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+14758,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14759,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+14760,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+14761,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14762,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+14763,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+14764,"ysyxSoCFull fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+14765,"ysyxSoCFull fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+14766,"ysyxSoCFull fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+14767,"ysyxSoCFull fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+14768,"ysyxSoCFull fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+14769,"ysyxSoCFull fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+14770,"ysyxSoCFull fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+14771,"ysyxSoCFull fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+14772,"ysyxSoCFull fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+14773,"ysyxSoCFull fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+14774,"ysyxSoCFull fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+14775,"ysyxSoCFull fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+14776,"ysyxSoCFull fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+14777,"ysyxSoCFull fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+14778,"ysyxSoCFull fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+14779,"ysyxSoCFull fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+14780,"ysyxSoCFull fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+14781,"ysyxSoCFull fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+14782,"ysyxSoCFull fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+14783,"ysyxSoCFull fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+14784,"ysyxSoCFull fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+14785,"ysyxSoCFull fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+14786,"ysyxSoCFull fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+14787,"ysyxSoCFull fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+14788,"ysyxSoCFull fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+14789,"ysyxSoCFull fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+14790,"ysyxSoCFull fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+14791,"ysyxSoCFull fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+14792,"ysyxSoCFull fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+14793,"ysyxSoCFull fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+14794,"ysyxSoCFull fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+14795,"ysyxSoCFull fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+14796,"ysyxSoCFull fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+14797,"ysyxSoCFull fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+14798,"ysyxSoCFull fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+14799,"ysyxSoCFull fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+14800,"ysyxSoCFull fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+14802,"ysyxSoCFull fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+14804,"ysyxSoCFull fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+14805,"ysyxSoCFull fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+14806,"ysyxSoCFull fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+14807,"ysyxSoCFull fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+14808,"ysyxSoCFull fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+14809,"ysyxSoCFull fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+14810,"ysyxSoCFull fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+14811,"ysyxSoCFull fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+14812,"ysyxSoCFull fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+14813,"ysyxSoCFull fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+14814,"ysyxSoCFull fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+14815,"ysyxSoCFull fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+14816,"ysyxSoCFull fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+14817,"ysyxSoCFull fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+14818,"ysyxSoCFull fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+14819,"ysyxSoCFull fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+14820,"ysyxSoCFull fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+14821,"ysyxSoCFull fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+14822,"ysyxSoCFull fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+14823,"ysyxSoCFull fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+14824,"ysyxSoCFull fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+14825,"ysyxSoCFull fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+14826,"ysyxSoCFull fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+14827,"ysyxSoCFull fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+14828,"ysyxSoCFull fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+14829,"ysyxSoCFull fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+14830,"ysyxSoCFull fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+14831,"ysyxSoCFull fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+14832,"ysyxSoCFull fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+14833,"ysyxSoCFull fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+14834,"ysyxSoCFull fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+14835,"ysyxSoCFull fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+14836,"ysyxSoCFull fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+14837,"ysyxSoCFull fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+14838,"ysyxSoCFull fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+14839,"ysyxSoCFull fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+14840,"ysyxSoCFull fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+14841,"ysyxSoCFull fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+14842,"ysyxSoCFull fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+14843,"ysyxSoCFull fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+14844,"ysyxSoCFull fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+14845,"ysyxSoCFull fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+14846,"ysyxSoCFull fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+14847,"ysyxSoCFull fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+14848,"ysyxSoCFull fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+14850,"ysyxSoCFull fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+14851,"ysyxSoCFull fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+14852,"ysyxSoCFull fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+14853,"ysyxSoCFull fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+14854,"ysyxSoCFull fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+14855,"ysyxSoCFull fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+14856,"ysyxSoCFull fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+14857,"ysyxSoCFull fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+14858,"ysyxSoCFull fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+14859,"ysyxSoCFull fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+14860,"ysyxSoCFull fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+14861,"ysyxSoCFull fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+14862,"ysyxSoCFull fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+14863,"ysyxSoCFull fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+14864,"ysyxSoCFull fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+14865,"ysyxSoCFull fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+14866,"ysyxSoCFull fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+14867,"ysyxSoCFull fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+14868,"ysyxSoCFull fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+14869,"ysyxSoCFull fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+14870,"ysyxSoCFull fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+14871,"ysyxSoCFull fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+14872,"ysyxSoCFull fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18744,"ysyxSoCFull fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18745,"ysyxSoCFull fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18746,"ysyxSoCFull fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18747,"ysyxSoCFull fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18748,"ysyxSoCFull fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+14873,"ysyxSoCFull fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+14874,"ysyxSoCFull fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+14875,"ysyxSoCFull fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+14876,"ysyxSoCFull fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+14877,"ysyxSoCFull fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+14762,"ysyxSoCFull fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+14878,"ysyxSoCFull fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+14879,"ysyxSoCFull fpga chiplink tx first", false,-1);
        tracep->declBus(c+14880,"ysyxSoCFull fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+14881,"ysyxSoCFull fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+14882,"ysyxSoCFull fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+14883,"ysyxSoCFull fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+14884,"ysyxSoCFull fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+14885,"ysyxSoCFull fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+14886,"ysyxSoCFull fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+14887,"ysyxSoCFull fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+14888,"ysyxSoCFull fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+14889,"ysyxSoCFull fpga chiplink tx send", false,-1);
        tracep->declBit(c+14890,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+14891,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+14892,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+14893,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+14894,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+14895,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+14896,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18749,"ysyxSoCFull fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18750,"ysyxSoCFull fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18751,"ysyxSoCFull fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18752,"ysyxSoCFull fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18753,"ysyxSoCFull fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14686,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14687,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14688,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14689,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14690,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4754,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4756,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14898,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14902,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+14906,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14908,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17231,"ysyxSoCFull fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17232,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14898,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14902,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14902,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19731,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19734,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19735,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18758,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14691,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14693,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14694,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14695,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4763,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14910,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14914,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+14918,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14920,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17235,"ysyxSoCFull fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17470,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17237,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14910,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14914,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14914,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19740,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19741,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19742,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19743,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+4691,"ysyxSoCFull fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+4692,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4693,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+4694,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14696,"ysyxSoCFull fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+14697,"ysyxSoCFull fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+14698,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14699,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14700,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14697,"ysyxSoCFull fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+14922,"ysyxSoCFull fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+14698,"ysyxSoCFull fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14699,"ysyxSoCFull fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+14700,"ysyxSoCFull fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14923,"ysyxSoCFull fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14924,"ysyxSoCFull fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+14925,"ysyxSoCFull fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4697,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14701,"ysyxSoCFull fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+14702,"ysyxSoCFull fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+14703,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14705,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14702,"ysyxSoCFull fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+14926,"ysyxSoCFull fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+14703,"ysyxSoCFull fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+14705,"ysyxSoCFull fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20826,"ysyxSoCFull fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20827,"ysyxSoCFull fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14927,"ysyxSoCFull fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+4698,"ysyxSoCFull fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+4699,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4700,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14706,"ysyxSoCFull fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+14707,"ysyxSoCFull fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+14708,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14709,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14710,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14707,"ysyxSoCFull fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+14928,"ysyxSoCFull fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+14708,"ysyxSoCFull fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14709,"ysyxSoCFull fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+14710,"ysyxSoCFull fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20829,"ysyxSoCFull fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20830,"ysyxSoCFull fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20831,"ysyxSoCFull fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14929,"ysyxSoCFull fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+4701,"ysyxSoCFull fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+4702,"ysyxSoCFull fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18999,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4703,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+4704,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14711,"ysyxSoCFull fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+14712,"ysyxSoCFull fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+14713,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14714,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14715,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14712,"ysyxSoCFull fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+14930,"ysyxSoCFull fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+14713,"ysyxSoCFull fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14714,"ysyxSoCFull fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+14715,"ysyxSoCFull fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14931,"ysyxSoCFull fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14932,"ysyxSoCFull fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+14933,"ysyxSoCFull fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14934,"ysyxSoCFull fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+14935,"ysyxSoCFull fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+14716,"ysyxSoCFull fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+16149,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14717,"ysyxSoCFull fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+14718,"ysyxSoCFull fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+14719,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14720,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14718,"ysyxSoCFull fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+14936,"ysyxSoCFull fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+14719,"ysyxSoCFull fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14720,"ysyxSoCFull fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20832,"ysyxSoCFull fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20833,"ysyxSoCFull fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20834,"ysyxSoCFull fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14937,"ysyxSoCFull fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+14723,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+14698,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14699,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+14700,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+14725,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+14728,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14725,"ysyxSoCFull fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+14938,"ysyxSoCFull fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+14728,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14939,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14940,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+14941,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14942,"ysyxSoCFull fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+14943,"ysyxSoCFull fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+14729,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+14703,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+14705,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+14735,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+14944,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+14735,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14946,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14948,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+14949,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+14708,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14709,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+14710,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+14740,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14741,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+14950,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+14740,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14741,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14951,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14952,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+14953,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14954,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+14955,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+14743,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+14744,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+14713,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14714,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+14715,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14745,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+14746,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14748,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14746,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+14956,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14748,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14957,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14958,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14960,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+14961,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+14750,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+14751,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+14719,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14720,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14752,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+14754,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14755,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+14756,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14753,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+14962,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+14754,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14755,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+14756,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14963,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14964,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+14965,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14966,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+14967,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+14757,"ysyxSoCFull fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+14758,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14759,"ysyxSoCFull fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+14760,"ysyxSoCFull fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+14761,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14762,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+14763,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14760,"ysyxSoCFull fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+14761,"ysyxSoCFull fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14762,"ysyxSoCFull fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+14763,"ysyxSoCFull fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14969,"ysyxSoCFull fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14970,"ysyxSoCFull fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+14971,"ysyxSoCFull fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14972,"ysyxSoCFull fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+14973,"ysyxSoCFull fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+13764,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+17351,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17352,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17353,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+17354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18764,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17357,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17357,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17359,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18764,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17357,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17357,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17364,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17367,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18684,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18685,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18686,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+17260,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17377,"ysyxSoCFull asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18689,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17379,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17379,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17383,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17384,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17379,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17379,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17387,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17388,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17390,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17391,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17392,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18807,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18808,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18809,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17394,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+13771,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+498,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+499,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+498,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+499,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17397,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17398,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17399,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17400,"ysyxSoCFull asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17401,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17402,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17403,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17404,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17405,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17403,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17402,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17406,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17405,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17404,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17407,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17402,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17402,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17408,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17409,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17403,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17403,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17410,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17411,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17404,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17404,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17412,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17413,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17405,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17405,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18818,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17417,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17420,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17421,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17422,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17423,"ysyxSoCFull asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18779,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17429,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17431,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17432,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18779,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17437,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18825,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18826,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18827,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18829,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17419,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17440,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+17263,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+13779,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+13780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17441,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17443,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17444,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17441,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"ysyxSoCFull asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17447,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17441,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17451,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17452,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17451,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17453,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17454,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17455,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17456,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17457,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17458,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17459,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17451,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17451,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17460,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17461,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17442,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17462,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17463,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+17475,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+14082,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17565,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+17567,"ysyxSoCFull fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17568,"ysyxSoCFull fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17569,"ysyxSoCFull fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+17565,"ysyxSoCFull fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+17570,"ysyxSoCFull fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+17571,"ysyxSoCFull fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+17464,"ysyxSoCFull fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18695,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17565,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17572,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18785,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17573,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17575,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17573,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17572,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17576,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17575,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17577,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18784,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17572,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17572,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17578,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17579,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18785,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17573,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17573,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17580,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17581,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17582,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17583,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17575,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17575,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17584,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17585,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19651,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17566,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17586,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17587,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+17476,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4726,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17588,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+4726,"ysyxSoCFull fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17591,"ysyxSoCFull fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17592,"ysyxSoCFull fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+17588,"ysyxSoCFull fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17593,"ysyxSoCFull fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17594,"ysyxSoCFull fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+17465,"ysyxSoCFull fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18696,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17588,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18788,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18789,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18790,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18791,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17599,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17598,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17600,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18788,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18789,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17603,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18790,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17605,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17606,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18791,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17607,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17608,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19661,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19662,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17609,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17610,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17611,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17613,"ysyxSoCFull fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17614,"ysyxSoCFull fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17615,"ysyxSoCFull fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17611,"ysyxSoCFull fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17616,"ysyxSoCFull fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17617,"ysyxSoCFull fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+17466,"ysyxSoCFull fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18697,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17611,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17622,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17621,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17623,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17624,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17626,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17627,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17628,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17629,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17630,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17631,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19669,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19670,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19671,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17632,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17633,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17634,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17636,"ysyxSoCFull fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17637,"ysyxSoCFull fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17638,"ysyxSoCFull fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17634,"ysyxSoCFull fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17639,"ysyxSoCFull fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17640,"ysyxSoCFull fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+17467,"ysyxSoCFull fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18698,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17634,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17641,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17642,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18798,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17643,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17644,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17642,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17641,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17645,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17644,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17643,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17646,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17641,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17641,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17647,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17648,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17642,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17642,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17649,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17650,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18798,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17643,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17643,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17651,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17652,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17644,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17644,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17653,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17654,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19678,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19679,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19680,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19682,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19683,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17635,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17655,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17656,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+17479,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+14098,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4750,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4752,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17657,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+4746,"ysyxSoCFull fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4750,"ysyxSoCFull fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4752,"ysyxSoCFull fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17659,"ysyxSoCFull fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17660,"ysyxSoCFull fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17661,"ysyxSoCFull fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17657,"ysyxSoCFull fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"ysyxSoCFull fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17663,"ysyxSoCFull fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+17468,"ysyxSoCFull fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17657,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17664,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17665,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17666,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17665,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17664,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17668,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17667,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17666,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17669,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17664,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17664,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17670,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17671,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17665,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17665,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17672,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17673,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17666,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17666,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17675,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17676,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17677,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19689,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19690,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19692,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17658,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17678,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17679,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
    }
}
