{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678113111395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678113111396 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678113111496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678113111553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678113111553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678113112048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678113114278 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 315 " "No exact pin location assignment(s) for 72 pins of 315 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678113114764 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ_i " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ_i not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ_i } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ_i" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1678113114790 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1678113114790 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678113128384 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G10 " "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678113129661 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678113129661 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_i~inputCLKENA0 587 global CLKCTRL_G6 " "CLOCK_50_i~inputCLKENA0 with 587 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678113129661 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678113129661 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113129662 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678113134992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1678113135018 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678113135020 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678113135025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1678113135028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678113135368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135369 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678113135370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135370 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135370 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678113135373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678113135374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135374 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135374 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678113135375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135375 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678113135376 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678113135376 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678113135386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678113135386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678113135417 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1678113135421 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678113135427 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1678113135427 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678113135429 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK2_50_i " "  20.000  CLOCK2_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK3_50_i " "  20.000  CLOCK3_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK4_50_i " "  20.000  CLOCK4_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   CLOCK_50_i " "  20.000   CLOCK_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N_o " "   2.500 HPS_DDR3_CK_N_o" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P_o " "   2.500 HPS_DDR3_CK_P_o" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[0\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[1\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[2\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[3\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678113135429 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678113135429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678113135503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678113135504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678113135506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678113135509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678113135517 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678113135523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678113135524 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678113135530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678113135532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678113135537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678113135537 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113136106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678113143054 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678113144789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113152545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678113160232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678113161344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113161344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678113168442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678113175646 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678113175646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678113177362 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678113177362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678113177362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113177365 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.28 " "Total time spent on timing analysis during the Fitter is 3.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678113180842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678113180962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678113183012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678113183015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678113184950 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678113198719 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678113199261 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK_io a permanently disabled " "Pin AUD_ADCLRCK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK_io a permanently disabled " "Pin AUD_DACLRCK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK_io a permanently disabled " "Pin AUD_BCLK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[0\] a permanently disabled " "Pin DRAM_DQ_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[1\] a permanently disabled " "Pin DRAM_DQ_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[2\] a permanently disabled " "Pin DRAM_DQ_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[3\] a permanently disabled " "Pin DRAM_DQ_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[4\] a permanently disabled " "Pin DRAM_DQ_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[5\] a permanently disabled " "Pin DRAM_DQ_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[6\] a permanently disabled " "Pin DRAM_DQ_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[7\] a permanently disabled " "Pin DRAM_DQ_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[8\] a permanently disabled " "Pin DRAM_DQ_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[9\] a permanently disabled " "Pin DRAM_DQ_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[10\] a permanently disabled " "Pin DRAM_DQ_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[11\] a permanently disabled " "Pin DRAM_DQ_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[12\] a permanently disabled " "Pin DRAM_DQ_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[13\] a permanently disabled " "Pin DRAM_DQ_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[14\] a permanently disabled " "Pin DRAM_DQ_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[15\] a permanently disabled " "Pin DRAM_DQ_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT_io a permanently disabled " "Pin FPGA_I2C_SDAT_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[0\] a permanently disabled " "Pin GPIO_0_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[1\] a permanently disabled " "Pin GPIO_0_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[2\] a permanently disabled " "Pin GPIO_0_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[3\] a permanently disabled " "Pin GPIO_0_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[4\] a permanently disabled " "Pin GPIO_0_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[5\] a permanently disabled " "Pin GPIO_0_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[6\] a permanently disabled " "Pin GPIO_0_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[7\] a permanently disabled " "Pin GPIO_0_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[8\] a permanently disabled " "Pin GPIO_0_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[9\] a permanently disabled " "Pin GPIO_0_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[10\] a permanently disabled " "Pin GPIO_0_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[11\] a permanently disabled " "Pin GPIO_0_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[12\] a permanently disabled " "Pin GPIO_0_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[13\] a permanently disabled " "Pin GPIO_0_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[14\] a permanently disabled " "Pin GPIO_0_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[15\] a permanently disabled " "Pin GPIO_0_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[16\] a permanently disabled " "Pin GPIO_0_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[17\] a permanently disabled " "Pin GPIO_0_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[18\] a permanently disabled " "Pin GPIO_0_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[19\] a permanently disabled " "Pin GPIO_0_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[20\] a permanently disabled " "Pin GPIO_0_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[21\] a permanently disabled " "Pin GPIO_0_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[22\] a permanently disabled " "Pin GPIO_0_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[23\] a permanently disabled " "Pin GPIO_0_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[24\] a permanently disabled " "Pin GPIO_0_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[25\] a permanently disabled " "Pin GPIO_0_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[26\] a permanently disabled " "Pin GPIO_0_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[27\] a permanently disabled " "Pin GPIO_0_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[28\] a permanently disabled " "Pin GPIO_0_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[29\] a permanently disabled " "Pin GPIO_0_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[30\] a permanently disabled " "Pin GPIO_0_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[31\] a permanently disabled " "Pin GPIO_0_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[32\] a permanently disabled " "Pin GPIO_0_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[32] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[32\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[33\] a permanently disabled " "Pin GPIO_0_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[33] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[33\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[34\] a permanently disabled " "Pin GPIO_0_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[34] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[34\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[35\] a permanently disabled " "Pin GPIO_0_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[35] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[35\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[0\] a permanently disabled " "Pin GPIO_1_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[1\] a permanently disabled " "Pin GPIO_1_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[2\] a permanently disabled " "Pin GPIO_1_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[3\] a permanently disabled " "Pin GPIO_1_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[4\] a permanently disabled " "Pin GPIO_1_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[5\] a permanently disabled " "Pin GPIO_1_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[6\] a permanently disabled " "Pin GPIO_1_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[7\] a permanently disabled " "Pin GPIO_1_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[8\] a permanently disabled " "Pin GPIO_1_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[9\] a permanently disabled " "Pin GPIO_1_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[10\] a permanently disabled " "Pin GPIO_1_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[11\] a permanently disabled " "Pin GPIO_1_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[12\] a permanently disabled " "Pin GPIO_1_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[13\] a permanently disabled " "Pin GPIO_1_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[14\] a permanently disabled " "Pin GPIO_1_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[15\] a permanently disabled " "Pin GPIO_1_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[16\] a permanently disabled " "Pin GPIO_1_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[17\] a permanently disabled " "Pin GPIO_1_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[18\] a permanently disabled " "Pin GPIO_1_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[19\] a permanently disabled " "Pin GPIO_1_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[20\] a permanently disabled " "Pin GPIO_1_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[21\] a permanently disabled " "Pin GPIO_1_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[22\] a permanently disabled " "Pin GPIO_1_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[23\] a permanently disabled " "Pin GPIO_1_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[24\] a permanently disabled " "Pin GPIO_1_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[25\] a permanently disabled " "Pin GPIO_1_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[26\] a permanently disabled " "Pin GPIO_1_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[27\] a permanently disabled " "Pin GPIO_1_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[28\] a permanently disabled " "Pin GPIO_1_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[29\] a permanently disabled " "Pin GPIO_1_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[30\] a permanently disabled " "Pin GPIO_1_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[31\] a permanently disabled " "Pin GPIO_1_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[32\] a permanently disabled " "Pin GPIO_1_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[32] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[32\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[33\] a permanently disabled " "Pin GPIO_1_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[33] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[33\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[34\] a permanently disabled " "Pin GPIO_1_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[34] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[34\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[35\] a permanently disabled " "Pin GPIO_1_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[35] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[35\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK_io a permanently disabled " "Pin PS2_CLK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT_io a permanently disabled " "Pin PS2_DAT_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2_io a permanently disabled " "Pin PS2_CLK2_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2_io a permanently disabled " "Pin PS2_DAT2_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678113199291 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678113199291 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678113199295 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1678113199295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.fit.smsg " "Generated suppressed messages file /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678113199520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2872 " "Peak virtual memory: 2872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678113201184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 15:33:21 2023 " "Processing ended: Mon Mar  6 15:33:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678113201184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678113201184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678113201184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678113201184 ""}
