// Seed: 345802381
module module_0 (
    input wor id_0,
    output wire id_1,
    output tri1 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri id_5,
    output supply0 id_6,
    output wand id_7,
    input wor id_8,
    output tri1 id_9,
    output tri1 id_10
);
  id_12(
      .id_0(id_0 ^ {1{1}}), .id_1(1), .id_2("")
  );
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11
);
  always @(negedge 1, posedge id_4) begin : LABEL_0
    id_1 = 1;
    return id_5;
  end
  module_0 modCall_1 (
      id_10,
      id_0,
      id_3,
      id_1,
      id_6,
      id_11,
      id_3,
      id_3,
      id_6,
      id_0,
      id_0
  );
endmodule
