/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "dut.sv:1.2-51.10" *)
module fsm(clock, reset, req_0, req_1, gnt_0, gnt_1);
  (* src = "dut.sv:2.13-2.18" *)
  input clock;
  wire clock;
  (* src = "dut.sv:2.19-2.24" *)
  input reset;
  wire reset;
  (* src = "dut.sv:2.25-2.30" *)
  input req_0;
  wire req_0;
  (* src = "dut.sv:2.31-2.36" *)
  input req_1;
  wire req_1;
  (* src = "dut.sv:3.13-3.18" *)
  output gnt_0;
  wire gnt_0;
  (* src = "dut.sv:3.19-3.24" *)
  output gnt_1;
  wire gnt_1;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  (* force_downto = 32'd1 *)
  (* src = "dut.sv:43.26-43.26|dut.sv:24.13-49.20|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:576.21-576.22" *)
  wire [2:0] _37_;
  (* force_downto = 32'd1 *)
  (* src = "dut.sv:43.26-43.26|dut.sv:24.13-49.20|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:576.21-576.22" *)
  wire [0:0] _38_;
  (* src = "dut.sv:13.20-13.25" *)
  wire [2:0] state;
  \$_NOT_  _39_ (
    .A(req_0),
    .Y(_04_)
  );
  \$_ORNOT_  _40_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_05_)
  );
  \$_OR_  _41_ (
    .A(_05_),
    .B(state[2]),
    .Y(_03_)
  );
  \$_NOT_  _42_ (
    .A(state[2]),
    .Y(_06_)
  );
  \$_ORNOT_  _43_ (
    .A(state[1]),
    .B(state[0]),
    .Y(_07_)
  );
  \$_ANDNOT_  _44_ (
    .A(_06_),
    .B(_07_),
    .Y(_08_)
  );
  \$_MUX_  _45_ (
    .A(_03_),
    .B(_04_),
    .S(_08_),
    .Y(_09_)
  );
  \$_OR_  _46_ (
    .A(_03_),
    .B(_04_),
    .Y(_10_)
  );
  \$_ANDNOT_  _47_ (
    .A(_10_),
    .B(_09_),
    .Y(_00_)
  );
  \$_OR_  _48_ (
    .A(_07_),
    .B(state[2]),
    .Y(_11_)
  );
  \$_OR_  _49_ (
    .A(_07_),
    .B(_06_),
    .Y(_12_)
  );
  \$_MUX_  _50_ (
    .A(_12_),
    .B(_11_),
    .S(req_0),
    .Y(_13_)
  );
  \$_NOT_  _51_ (
    .A(req_1),
    .Y(_14_)
  );
  \$_OR_  _52_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_15_)
  );
  \$_OR_  _53_ (
    .A(_15_),
    .B(_06_),
    .Y(_16_)
  );
  \$_ANDNOT_  _54_ (
    .A(_14_),
    .B(_16_),
    .Y(_17_)
  );
  \$_ANDNOT_  _55_ (
    .A(_14_),
    .B(_11_),
    .Y(_18_)
  );
  \$_OR_  _56_ (
    .A(_18_),
    .B(_17_),
    .Y(_19_)
  );
  \$_ANDNOT_  _57_ (
    .A(_13_),
    .B(_19_),
    .Y(_20_)
  );
  \$_ORNOT_  _58_ (
    .A(state[1]),
    .B(state[2]),
    .Y(_21_)
  );
  \$_ANDNOT_  _59_ (
    .A(_21_),
    .B(_08_),
    .Y(_22_)
  );
  \$_ANDNOT_  _60_ (
    .A(_20_),
    .B(_22_),
    .Y(_01_)
  );
  \$_OR_  _61_ (
    .A(_12_),
    .B(req_0),
    .Y(_23_)
  );
  \$_ANDNOT_  _62_ (
    .A(_23_),
    .B(_17_),
    .Y(_02_)
  );
  \$_ANDNOT_  _63_ (
    .A(_03_),
    .B(_08_),
    .Y(_24_)
  );
  \$_NAND_  _64_ (
    .A(_21_),
    .B(_24_),
    .Y(_25_)
  );
  \$_ANDNOT_  _65_ (
    .A(_04_),
    .B(_03_),
    .Y(_26_)
  );
  \$_OR_  _66_ (
    .A(req_1),
    .B(req_0),
    .Y(_27_)
  );
  \$_ANDNOT_  _67_ (
    .A(_08_),
    .B(_27_),
    .Y(_28_)
  );
  \$_OR_  _68_ (
    .A(_28_),
    .B(_26_),
    .Y(_29_)
  );
  \$_ANDNOT_  _69_ (
    .A(_16_),
    .B(_29_),
    .Y(_30_)
  );
  \$_NAND_  _70_ (
    .A(_30_),
    .B(_25_),
    .Y(_37_[0])
  );
  \$_NOR_  _71_ (
    .A(req_1),
    .B(req_0),
    .Y(_31_)
  );
  \$_ANDNOT_  _72_ (
    .A(_08_),
    .B(_31_),
    .Y(_32_)
  );
  \$_ANDNOT_  _73_ (
    .A(_10_),
    .B(_32_),
    .Y(_33_)
  );
  \$_ANDNOT_  _74_ (
    .A(_25_),
    .B(_33_),
    .Y(_37_[1])
  );
  \$_ANDNOT_  _75_ (
    .A(state[2]),
    .B(state[1]),
    .Y(_37_[2])
  );
  \$_ANDNOT_  _76_ (
    .A(req_1),
    .B(_12_),
    .Y(_34_)
  );
  \$_ANDNOT_  _77_ (
    .A(req_0),
    .B(_16_),
    .Y(_35_)
  );
  \$_OR_  _78_ (
    .A(_35_),
    .B(_34_),
    .Y(_36_)
  );
  \$_OR_  _79_ (
    .A(_36_),
    .B(_21_),
    .Y(_38_)
  );
  (* src = "dut.sv:16.5-50.12" *)
  \$_SDFFE_PP0P_  gnt_0_reg /* _80_ */ (
    .C(clock),
    .D(_03_),
    .E(_00_),
    .Q(gnt_0),
    .R(reset)
  );
  (* src = "dut.sv:16.5-50.12" *)
  \$_SDFFE_PP0P_  gnt_1_reg /* _81_ */ (
    .C(clock),
    .D(_38_),
    .E(_01_),
    .Q(gnt_1),
    .R(reset)
  );
  (* src = "dut.sv:16.5-50.12" *)
  \$_SDFFE_PP1P_  \state_reg[0]  /* _82_ */ (
    .C(clock),
    .D(_37_[0]),
    .E(_02_),
    .Q(state[0]),
    .R(reset)
  );
  (* src = "dut.sv:16.5-50.12" *)
  \$_SDFFE_PP0P_  \state_reg[1]  /* _83_ */ (
    .C(clock),
    .D(_37_[1]),
    .E(_02_),
    .Q(state[1]),
    .R(reset)
  );
  (* src = "dut.sv:16.5-50.12" *)
  \$_SDFFE_PP0P_  \state_reg[2]  /* _84_ */ (
    .C(clock),
    .D(_37_[2]),
    .E(_02_),
    .Q(state[2]),
    .R(reset)
  );
endmodule
