Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RX_TB_behav xil_defaultlib.RX_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/UART_RX.v" Line 1. Module UART_RX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_FSM.v" Line 1. Module RX_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_EDGE_BIT_COUNTER.v" Line 1. Module RX_EDGE_BIT_COUNTER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_DATA_SAMPLING.v" Line 1. Module RX_DATA_SAMPLING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_DESERIALIZER.v" Line 1. Module RX_DESERIALIZER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_START_CHECK.v" Line 1. Module RX_START_CHECK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_PARITY_CHECK.v" Line 1. Module RX_PARITY_CHECK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_STOP_CHECK.v" Line 1. Module RX_STOP_CHECK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/UART_RX.v" Line 1. Module UART_RX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_FSM.v" Line 1. Module RX_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_EDGE_BIT_COUNTER.v" Line 1. Module RX_EDGE_BIT_COUNTER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_DATA_SAMPLING.v" Line 1. Module RX_DATA_SAMPLING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_DESERIALIZER.v" Line 1. Module RX_DESERIALIZER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_START_CHECK.v" Line 1. Module RX_START_CHECK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_PARITY_CHECK.v" Line 1. Module RX_PARITY_CHECK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/RX_STOP_CHECK.v" Line 1. Module RX_STOP_CHECK doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RX_FSM
Compiling module xil_defaultlib.RX_EDGE_BIT_COUNTER
Compiling module xil_defaultlib.RX_DATA_SAMPLING
Compiling module xil_defaultlib.RX_DESERIALIZER
Compiling module xil_defaultlib.RX_START_CHECK
Compiling module xil_defaultlib.RX_PARITY_CHECK
Compiling module xil_defaultlib.RX_STOP_CHECK
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.RX_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RX_TB_behav
