16:15:58 INFO  : Platform repository initialization has completed.
16:15:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
16:15:58 INFO  : Registering command handlers for Vitis TCF services
16:16:01 INFO  : XSCT server has started successfully.
16:16:01 INFO  : plnx-install-location is set to ''
16:16:01 INFO  : Successfully done setting XSCT server connection channel  
16:16:01 INFO  : Successfully done query RDI_DATADIR 
16:16:01 INFO  : Successfully done setting workspace for the tool. 
16:16:32 INFO  : Platform 'lwip_modi_3' is added to custom repositories.
16:16:35 INFO  : [Import] Updating active build configuration of the system project 'cameralink_udp_system' to 'Debug' after the import.
16:16:36 INFO  : [Import] Updating active build configuration of the system project 'single_udp_test_system' to 'Debug' after the import.
16:32:08 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:32:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:32:32 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:32:32 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:32:39 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
16:35:32 INFO  : Checking for BSP changes to sync application flags for project 'single_udp_test'...
16:35:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:35:32 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:35:32 INFO  : Updating application flags with new BSP settings...
16:35:32 ERROR : Failed to update application flags from BSP for 'single_udp_test'. Reason:  Os Description not found for   
java.lang.RuntimeException:  Os Description not found for   
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:807)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
16:35:32 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:40:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
16:40:47 INFO  : Platform repository initialization has completed.
16:40:48 INFO  : Registering command handlers for Vitis TCF services
16:40:48 INFO  : XSCT server has started successfully.
16:40:49 INFO  : plnx-install-location is set to ''
16:40:49 INFO  : Successfully done setting XSCT server connection channel  
16:40:49 INFO  : Successfully done query RDI_DATADIR 
16:40:49 INFO  : Successfully done setting workspace for the tool. 
16:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:50:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:51:45 INFO  : 'jtag frequency' command is executed.
16:51:45 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:07 INFO  : Context for 'APU' is selected.
16:52:37 INFO  : System reset is completed.
16:52:53 INFO  : 'after 3000' command is executed.
16:53:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:53:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:58:15 INFO  : 'jtag frequency' command is executed.
16:58:15 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:15 INFO  : Context for 'APU' is selected.
16:58:37 INFO  : System reset is completed.
16:58:40 INFO  : 'after 3000' command is executed.
16:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:59:37 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:59:59 INFO  : Context for 'APU' is selected.
17:00:20 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:42 INFO  : Context for 'APU' is selected.
17:00:42 INFO  : Boot mode is read from the target.
17:00:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:07 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:29 INFO  : 'set bp_1_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:02:12 INFO  : 'con -block -timeout 60' command is executed.
17:02:12 INFO  : 'bpremove $bp_1_7_fsbl_bp' command is executed.
17:02:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:04 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:03:47 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:04:18 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
17:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_1_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:05 INFO  : 'con' command is executed.
17:06:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:06:49 INFO  : 'con' command is executed.
17:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

17:06:49 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
18:12:41 INFO  : Disconnected from the channel tcfchan#1.
18:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:13:54 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:29 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:14:29 INFO  : 'jtag frequency' command is executed.
18:14:29 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:14:51 INFO  : Context for 'APU' is selected.
18:15:13 INFO  : System reset is completed.
18:15:16 INFO  : 'after 3000' command is executed.
18:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
18:15:52 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
18:15:52 INFO  : Context for 'APU' is selected.
18:16:13 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
18:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:35 INFO  : Context for 'APU' is selected.
18:16:35 INFO  : Boot mode is read from the target.
18:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:01 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:22 INFO  : 'set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:05 INFO  : 'con -block -timeout 60' command is executed.
18:18:05 INFO  : 'bpremove $bp_17_1_fsbl_bp' command is executed.
18:18:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:35 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:57 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
18:19:28 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
18:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:54 INFO  : 'con' command is executed.
18:20:54 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:21:37 INFO  : 'con' command is executed.
18:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

18:21:37 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
18:58:22 INFO  : Disconnected from the channel tcfchan#2.
18:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:58:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:59:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:00:11 INFO  : 'jtag frequency' command is executed.
19:00:11 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:00:32 INFO  : Context for 'APU' is selected.
19:01:02 INFO  : System reset is completed.
19:01:19 INFO  : 'after 3000' command is executed.
19:01:28 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:01:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:42 ERROR : Could not read jtag device properties from the line: 7  dummy_dap (irlen 4)
19:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:59 ERROR : Could not read jtag device properties from the line: 7  dummy_dap (irlen 4)
19:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:02:43 INFO  : 'jtag frequency' command is executed.
19:02:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:02:43 INFO  : Context for 'APU' is selected.
19:03:27 INFO  : System reset is completed.
19:03:30 INFO  : 'after 3000' command is executed.
19:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
19:04:05 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
19:04:05 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
19:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:27 INFO  : Context for 'APU' is selected.
19:04:49 INFO  : Boot mode is read from the target.
19:04:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:05:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:05:15 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:05:37 INFO  : 'set bp_5_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:06:20 INFO  : 'con -block -timeout 60' command is executed.
19:06:20 INFO  : 'bpremove $bp_5_15_fsbl_bp' command is executed.
19:06:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:06:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:06:51 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:07:12 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:07:34 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
19:07:43 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
19:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_5_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:08:27 INFO  : 'con' command is executed.
19:08:27 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:08:48 INFO  : 'con' command is executed.
19:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

19:08:48 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
09:14:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:15:04 INFO  : Platform repository initialization has completed.
09:15:04 INFO  : Registering command handlers for Vitis TCF services
09:15:05 INFO  : XSCT server has started successfully.
09:15:05 INFO  : Successfully done setting XSCT server connection channel  
09:15:06 INFO  : plnx-install-location is set to ''
09:15:06 INFO  : Successfully done setting workspace for the tool. 
09:15:06 INFO  : Successfully done query RDI_DATADIR 
09:17:46 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
09:18:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:06 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
09:18:06 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


09:18:09 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
09:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:19:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:19:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:20:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:21:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:22:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:14 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
09:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:24:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:22 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
09:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:24:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:26:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:28:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:28:19 INFO  : XSCT server has started successfully.
09:28:19 INFO  : plnx-install-location is set to ''
09:28:19 INFO  : Successfully done setting XSCT server connection channel  
09:28:19 INFO  : Successfully done setting workspace for the tool. 
09:28:20 INFO  : Platform repository initialization has completed.
09:28:21 INFO  : Registering command handlers for Vitis TCF services
09:28:21 INFO  : Successfully done query RDI_DATADIR 
09:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:29:00 INFO  : 'jtag frequency' command is executed.
09:29:00 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:29:00 INFO  : Context for 'APU' is selected.
09:29:01 INFO  : System reset is completed.
09:29:04 INFO  : 'after 3000' command is executed.
09:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
09:29:21 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
09:29:21 INFO  : Context for 'APU' is selected.
09:29:22 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
09:29:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:23 INFO  : Context for 'APU' is selected.
09:29:23 INFO  : Boot mode is read from the target.
09:29:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:29:27 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:29:27 INFO  : 'set bp_29_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:29:27 INFO  : 'con -block -timeout 60' command is executed.
09:29:27 INFO  : 'bpremove $bp_29_27_fsbl_bp' command is executed.
09:29:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:29:39 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
09:29:39 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:29:39 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
09:29:44 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
09:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_29_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:44 INFO  : 'con' command is executed.
09:29:44 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:29:44 INFO  : 'con' command is executed.
09:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

09:29:44 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
09:35:43 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
09:35:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:35:43 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
09:35:43 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


09:35:45 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
09:36:15 INFO  : Disconnected from the channel tcfchan#1.
09:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:36:15 INFO  : 'jtag frequency' command is executed.
09:36:15 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:36:15 INFO  : Context for 'APU' is selected.
09:36:16 INFO  : System reset is completed.
09:36:19 INFO  : 'after 3000' command is executed.
09:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
09:36:36 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
09:36:36 INFO  : Context for 'APU' is selected.
09:36:59 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
09:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:59 INFO  : Context for 'APU' is selected.
09:36:59 INFO  : Boot mode is read from the target.
09:36:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:36:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:03 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:03 INFO  : 'set bp_37_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:37:04 INFO  : 'con -block -timeout 60' command is executed.
09:37:04 INFO  : 'bpremove $bp_37_3_fsbl_bp' command is executed.
09:37:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:16 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:16 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:37:16 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
09:37:26 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
09:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_37_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:26 INFO  : 'con' command is executed.
09:37:26 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:37:26 INFO  : 'con' command is executed.
09:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

09:37:26 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
09:40:45 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
09:40:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:40:45 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
09:40:45 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


09:40:46 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
09:41:20 INFO  : Disconnected from the channel tcfchan#4.
09:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:41:20 INFO  : 'jtag frequency' command is executed.
09:41:20 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:41:20 INFO  : Context for 'APU' is selected.
09:41:21 INFO  : System reset is completed.
09:41:24 INFO  : 'after 3000' command is executed.
09:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
09:41:41 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
09:41:41 INFO  : Context for 'APU' is selected.
09:42:03 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
09:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:03 INFO  : Context for 'APU' is selected.
09:42:03 INFO  : Boot mode is read from the target.
09:42:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:42:07 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:42:07 INFO  : 'set bp_42_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:42:07 INFO  : 'con -block -timeout 60' command is executed.
09:42:07 INFO  : 'bpremove $bp_42_7_fsbl_bp' command is executed.
09:42:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:42:19 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
09:42:19 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:42:19 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
09:42:28 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
09:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_42_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:28 INFO  : 'con' command is executed.
09:42:28 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:42:28 INFO  : 'con' command is executed.
09:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

09:42:28 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
09:54:59 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
09:54:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:54:59 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
09:54:59 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


09:55:00 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
09:55:42 INFO  : Disconnected from the channel tcfchan#7.
09:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:55:43 INFO  : 'jtag frequency' command is executed.
09:55:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:55:43 INFO  : Context for 'APU' is selected.
09:55:43 INFO  : System reset is completed.
09:55:46 INFO  : 'after 3000' command is executed.
09:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
09:56:03 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
09:56:03 INFO  : Context for 'APU' is selected.
09:56:27 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
09:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:27 INFO  : Context for 'APU' is selected.
09:56:27 INFO  : Boot mode is read from the target.
09:56:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:56:32 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:56:32 INFO  : 'set bp_56_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:56:32 INFO  : 'con -block -timeout 60' command is executed.
09:56:32 INFO  : 'bpremove $bp_56_32_fsbl_bp' command is executed.
09:56:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:56:44 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
09:56:44 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
09:56:53 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
09:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_56_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:56:53 INFO  : 'con' command is executed.
09:56:53 INFO  : Context for processor 'psu_cortexa53_1' is selected.
09:56:53 INFO  : 'con' command is executed.
09:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

09:56:53 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
09:59:33 INFO  : Disconnected from the channel tcfchan#10.
09:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:59:34 INFO  : 'jtag frequency' command is executed.
09:59:34 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:59:34 INFO  : Context for 'APU' is selected.
09:59:35 INFO  : System reset is completed.
09:59:38 INFO  : 'after 3000' command is executed.
09:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
09:59:55 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
09:59:55 INFO  : Context for 'APU' is selected.
10:00:17 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:17 INFO  : Context for 'APU' is selected.
10:00:17 INFO  : Boot mode is read from the target.
10:00:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:00:21 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:00:21 INFO  : 'set bp_0_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:00:22 INFO  : 'con -block -timeout 60' command is executed.
10:00:22 INFO  : 'bpremove $bp_0_21_fsbl_bp' command is executed.
10:00:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:00:33 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:00:33 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:00:34 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:00:43 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_0_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:43 INFO  : 'con' command is executed.
10:00:43 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:00:43 INFO  : 'con' command is executed.
10:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:00:43 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
11:18:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
18:25:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
18:25:41 INFO  : XSCT server has started successfully.
18:25:41 INFO  : Successfully done setting XSCT server connection channel  
18:25:41 INFO  : plnx-install-location is set to ''
18:25:41 INFO  : Successfully done setting workspace for the tool. 
18:25:42 INFO  : Platform repository initialization has completed.
18:25:43 INFO  : Registering command handlers for Vitis TCF services
18:25:43 INFO  : Successfully done query RDI_DATADIR 
18:26:50 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
18:27:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:27:12 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
18:27:12 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


18:27:14 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
18:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:29:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:30:53 INFO  : 'jtag frequency' command is executed.
18:30:53 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:53 INFO  : Context for 'APU' is selected.
18:31:06 INFO  : System reset is completed.
18:31:09 INFO  : 'after 3000' command is executed.
18:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
18:31:28 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
18:31:28 INFO  : Context for 'APU' is selected.
18:31:33 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
18:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:35 INFO  : Context for 'APU' is selected.
18:31:35 INFO  : Boot mode is read from the target.
18:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:44 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:46 INFO  : 'set bp_31_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:31:54 INFO  : 'con -block -timeout 60' command is executed.
18:31:54 INFO  : 'bpremove $bp_31_44_fsbl_bp' command is executed.
18:31:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:08 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:10 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:32:13 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
18:32:22 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
18:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_31_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:32 INFO  : 'con' command is executed.
18:32:32 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:32:34 INFO  : 'con' command is executed.
18:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

18:32:34 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
18:33:19 INFO  : Disconnected from the channel tcfchan#3.
18:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:33:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:52 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:33:54 INFO  : 'jtag frequency' command is executed.
18:33:54 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:33:54 INFO  : Context for 'APU' is selected.
18:33:57 INFO  : System reset is completed.
18:34:00 INFO  : 'after 3000' command is executed.
18:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
18:34:22 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
18:34:24 INFO  : Context for 'APU' is selected.
18:34:52 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
18:34:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:54 INFO  : Context for 'APU' is selected.
18:34:54 INFO  : Boot mode is read from the target.
18:34:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:00 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:03 INFO  : 'set bp_35_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:35:10 INFO  : 'con -block -timeout 60' command is executed.
18:35:10 INFO  : 'bpremove $bp_35_0_fsbl_bp' command is executed.
18:35:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:24 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:27 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:35:29 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
18:35:38 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
18:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_35_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:46 INFO  : 'con' command is executed.
18:35:46 INFO  : Context for processor 'psu_cortexa53_1' is selected.
18:35:48 INFO  : 'con' command is executed.
18:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

18:35:48 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
00:09:57 INFO  : Disconnected from the channel tcfchan#4.
16:20:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
16:20:49 INFO  : XSCT server has started successfully.
16:20:49 INFO  : plnx-install-location is set to ''
16:20:49 INFO  : Successfully done setting XSCT server connection channel  
16:20:49 INFO  : Successfully done setting workspace for the tool. 
16:20:49 INFO  : Platform repository initialization has completed.
16:20:49 INFO  : Registering command handlers for Vitis TCF services
16:20:50 INFO  : Successfully done query RDI_DATADIR 
16:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:22:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:23:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:23:50 INFO  : 'jtag frequency' command is executed.
16:23:50 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:50 INFO  : Context for 'APU' is selected.
16:24:14 INFO  : System reset is completed.
16:24:17 INFO  : 'after 3000' command is executed.
16:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:24:42 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:24:42 INFO  : Context for 'APU' is selected.
16:24:51 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:51 INFO  : Context for 'APU' is selected.
16:24:56 INFO  : Boot mode is read from the target.
16:24:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:04 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:09 INFO  : 'set bp_25_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:23 INFO  : 'con -block -timeout 60' command is executed.
16:25:23 INFO  : 'bpremove $bp_25_4_fsbl_bp' command is executed.
16:25:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:44 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:25:53 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:26:07 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_25_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:25 INFO  : 'con' command is executed.
16:26:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:26:30 INFO  : 'con' command is executed.
16:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:26:30 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:51:40 INFO  : Disconnected from the channel tcfchan#1.
10:05:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
10:05:53 INFO  : XSCT server has started successfully.
10:05:53 INFO  : plnx-install-location is set to ''
10:05:53 INFO  : Successfully done setting XSCT server connection channel  
10:05:53 INFO  : Successfully done setting workspace for the tool. 
10:05:53 INFO  : Platform repository initialization has completed.
10:05:54 INFO  : Registering command handlers for Vitis TCF services
10:05:54 INFO  : Successfully done query RDI_DATADIR 
10:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:08:26 INFO  : 'jtag frequency' command is executed.
10:08:26 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:08:31 INFO  : Context for 'APU' is selected.
10:09:00 INFO  : System reset is completed.
10:09:03 INFO  : 'after 3000' command is executed.
10:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:09:29 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:09:29 INFO  : Context for 'APU' is selected.
10:09:40 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:40 INFO  : Context for 'APU' is selected.
10:09:46 INFO  : Boot mode is read from the target.
10:09:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:09:56 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:02 INFO  : 'set bp_9_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:10:19 INFO  : 'con -block -timeout 60' command is executed.
10:10:19 INFO  : 'bpremove $bp_9_56_fsbl_bp' command is executed.
10:10:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:42 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:10:53 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:11:08 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_9_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:11:31 INFO  : 'con' command is executed.
10:11:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:11:37 INFO  : 'con' command is executed.
10:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:11:37 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:56:08 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:56:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:56:08 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:56:08 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:57:09 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:57:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:57:09 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:57:09 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:58:04 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:58:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:58:04 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:58:04 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:59:22 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:59:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:59:22 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:59:22 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


18:00:37 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
18:00:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:00:37 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
18:00:37 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


18:11:09 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
18:11:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:11:09 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
18:11:09 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


18:29:35 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
18:29:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:29:35 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
18:29:35 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


18:59:18 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
18:59:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:59:18 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
18:59:18 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:38:31 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:38:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:38:31 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:38:31 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:39:18 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:39:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:39:18 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:39:18 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:39:19 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
21:40:27 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:40:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:40:27 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:40:27 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:41:20 INFO  : Disconnected from the channel tcfchan#1.
21:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:41:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:42:24 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:43:23 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:43:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:44:32 INFO  : Build configuration of 'cameralink_udp_system' is updated to 'Release'
21:44:32 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:44:32 INFO  : Build configuration of 'camerlink_update' is updated to 'Release'
21:45:18 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:45:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:45:44 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:45:44 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:45:56 INFO  : Build configuration of 'cameralink_udp_system' is updated to 'Debug'
21:45:56 INFO  : Build configuration of system project is automatically updated to 'Debug'.
21:45:56 INFO  : Build configuration of 'camerlink_update' is updated to 'Debug'
21:46:46 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:46:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:46:46 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:46:46 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:47:04 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:48:03 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:48:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:13 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:48:19 INFO  : 'jtag frequency' command is executed.
21:48:19 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:48:19 INFO  : Context for 'APU' is selected.
21:48:48 INFO  : System reset is completed.
21:48:51 INFO  : 'after 3000' command is executed.
21:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
21:49:11 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:49:11 INFO  : Context for 'APU' is selected.
21:49:17 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:17 INFO  : Context for 'APU' is selected.
21:49:22 INFO  : Boot mode is read from the target.
21:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:49:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:49:32 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:49:38 INFO  : 'set bp_49_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:49:49 INFO  : 'con -block -timeout 60' command is executed.
21:49:49 INFO  : 'bpremove $bp_49_32_fsbl_bp' command is executed.
21:49:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:49:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:50:12 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:50:18 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:50:33 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_49_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:18 INFO  : 'con' command is executed.
21:51:18 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:51:24 INFO  : 'con' command is executed.
21:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:51:24 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
22:01:04 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
22:01:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:01:04 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
22:01:04 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


22:01:20 INFO  : Disconnected from the channel tcfchan#14.
22:01:21 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

22:02:20 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
22:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:02:47 INFO  : 'jtag frequency' command is executed.
22:02:47 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:02:47 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : System reset is completed.
22:02:56 INFO  : 'after 3000' command is executed.
22:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
22:03:22 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
22:03:27 INFO  : Context for 'APU' is selected.
22:03:56 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
22:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:56 INFO  : Context for 'APU' is selected.
22:03:56 INFO  : Boot mode is read from the target.
22:03:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:04:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:04:06 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:04:11 INFO  : 'set bp_4_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:04:28 INFO  : 'con -block -timeout 60' command is executed.
22:04:29 INFO  : 'bpremove $bp_4_6_fsbl_bp' command is executed.
22:04:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:04:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:04:46 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:04:52 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:04:57 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:05:07 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
22:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_4_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:05:46 INFO  : 'con' command is executed.
22:05:58 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:06:03 INFO  : 'con' command is executed.
22:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

22:06:03 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
22:37:01 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
22:37:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:37:01 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
22:37:01 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


22:37:53 INFO  : Disconnected from the channel tcfchan#19.
22:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:38:29 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:40:53 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

22:41:52 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
22:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:42:01 INFO  : 'jtag frequency' command is executed.
22:42:01 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:42:01 INFO  : Context for 'APU' is selected.
22:42:30 INFO  : System reset is completed.
22:42:33 INFO  : 'after 3000' command is executed.
22:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
22:42:58 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
22:43:04 INFO  : Context for 'APU' is selected.
22:43:38 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
22:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:38 INFO  : Context for 'APU' is selected.
22:43:44 INFO  : Boot mode is read from the target.
22:43:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:43:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:43:54 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:43:59 INFO  : 'set bp_43_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:44:11 INFO  : 'con -block -timeout 60' command is executed.
22:44:11 INFO  : 'bpremove $bp_43_54_fsbl_bp' command is executed.
22:44:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:44:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:44:28 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:44:34 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:44:40 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:44:49 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
22:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_43_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:06 INFO  : 'con' command is executed.
22:45:06 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:45:12 INFO  : 'con' command is executed.
22:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

22:45:12 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
23:13:15 INFO  : Disconnected from the channel tcfchan#21.
10:12:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
10:12:50 INFO  : Platform repository initialization has completed.
10:12:50 INFO  : Registering command handlers for Vitis TCF services
10:12:52 INFO  : XSCT server has started successfully.
10:12:52 INFO  : plnx-install-location is set to ''
10:12:52 INFO  : Successfully done setting XSCT server connection channel  
10:12:52 INFO  : Successfully done query RDI_DATADIR 
10:12:52 INFO  : Successfully done setting workspace for the tool. 
10:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:17:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:17:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:00 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
10:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:32:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:32:15 ERROR : channel "tcfchan#1" closed
10:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:33:43 INFO  : 'jtag frequency' command is executed.
10:33:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:33:43 INFO  : Context for 'APU' is selected.
10:34:13 INFO  : System reset is completed.
10:34:21 INFO  : 'after 3000' command is executed.
10:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:34:43 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:34:43 INFO  : Context for 'APU' is selected.
10:34:57 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:04 INFO  : Context for 'APU' is selected.
10:35:04 INFO  : Boot mode is read from the target.
10:35:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:15 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:22 INFO  : 'set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:35:36 INFO  : 'con -block -timeout 60' command is executed.
10:35:36 INFO  : 'bpremove $bp_35_15_fsbl_bp' command is executed.
10:35:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:36:01 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:36:29 INFO  : 'con' command is executed.
10:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:36:29 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default.tcl'
10:40:18 INFO  : Disconnected from the channel tcfchan#2.
10:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:40:42 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:41:02 INFO  : 'jtag frequency' command is executed.
10:41:02 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:41:09 INFO  : Context for 'APU' is selected.
10:41:16 INFO  : System reset is completed.
10:41:19 INFO  : 'after 3000' command is executed.
10:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:41:47 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:41:54 INFO  : Context for 'APU' is selected.
10:42:15 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:22 INFO  : Context for 'APU' is selected.
10:42:22 INFO  : Boot mode is read from the target.
10:42:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:33 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:40 INFO  : 'set bp_42_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:42:54 INFO  : 'con -block -timeout 60' command is executed.
10:42:54 INFO  : 'bpremove $bp_42_33_fsbl_bp' command is executed.
10:42:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:43:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:43:13 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_42_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:43:34 INFO  : 'con' command is executed.
10:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:43:34 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default.tcl'
10:47:56 INFO  : Disconnected from the channel tcfchan#3.
10:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:48:06 INFO  : 'jtag frequency' command is executed.
10:48:06 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:48:13 INFO  : Context for 'APU' is selected.
10:48:43 INFO  : System reset is completed.
10:48:51 INFO  : 'after 3000' command is executed.
10:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:49:19 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:49:19 INFO  : Context for 'APU' is selected.
10:49:47 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:47 INFO  : Context for 'APU' is selected.
10:49:47 INFO  : Boot mode is read from the target.
10:49:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:58 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:50:05 INFO  : 'set bp_49_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:50:26 INFO  : 'con -block -timeout 60' command is executed.
10:50:26 INFO  : 'bpremove $bp_49_58_fsbl_bp' command is executed.
10:50:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:50:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:50:45 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_49_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:13 INFO  : 'con' command is executed.
10:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:51:13 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default.tcl'
10:56:12 INFO  : Disconnected from the channel tcfchan#4.
10:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:56:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:56:55 INFO  : 'jtag frequency' command is executed.
10:56:55 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:02 INFO  : Context for 'APU' is selected.
10:57:10 INFO  : System reset is completed.
10:57:13 INFO  : 'after 3000' command is executed.
10:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:57:41 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:57:41 INFO  : Context for 'APU' is selected.
10:58:02 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:09 INFO  : Context for 'APU' is selected.
10:58:16 INFO  : Boot mode is read from the target.
10:58:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:27 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:34 INFO  : 'set bp_58_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:48 INFO  : 'con -block -timeout 60' command is executed.
10:58:48 INFO  : 'bpremove $bp_58_27_fsbl_bp' command is executed.
10:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:59:07 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_58_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:27 INFO  : 'con' command is executed.
10:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:59:27 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default.tcl'
11:16:21 INFO  : Disconnected from the channel tcfchan#5.
11:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:33 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:16:40 INFO  : 'jtag frequency' command is executed.
11:16:40 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:40 INFO  : Context for 'APU' is selected.
11:17:10 INFO  : System reset is completed.
11:17:18 INFO  : 'after 3000' command is executed.
11:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
11:17:46 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
11:17:46 INFO  : Context for 'APU' is selected.
11:18:07 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
11:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:07 INFO  : Context for 'APU' is selected.
11:18:14 INFO  : Boot mode is read from the target.
11:18:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:18:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:18:25 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:18:32 INFO  : 'set bp_18_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:18:53 INFO  : 'con -block -timeout 60' command is executed.
11:18:53 INFO  : 'bpremove $bp_18_25_fsbl_bp' command is executed.
11:18:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:12 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:19 INFO  : Context for processor 'psu_cortexa53_1' is selected.
11:19:26 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
11:19:42 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
11:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_18_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:03 INFO  : 'con' command is executed.
11:20:03 INFO  : Context for processor 'psu_cortexa53_1' is selected.
11:20:16 INFO  : 'con' command is executed.
11:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

11:20:16 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default.tcl'
15:21:00 INFO  : Disconnected from the channel tcfchan#6.
15:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:23:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:25:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
15:25:07 INFO  : XSCT server has started successfully.
15:25:07 INFO  : plnx-install-location is set to ''
15:25:07 INFO  : Successfully done setting XSCT server connection channel  
15:25:07 INFO  : Successfully done setting workspace for the tool. 
15:25:08 INFO  : Platform repository initialization has completed.
15:25:08 INFO  : Registering command handlers for Vitis TCF services
15:25:09 INFO  : Successfully done query RDI_DATADIR 
15:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:25:56 INFO  : 'jtag frequency' command is executed.
15:25:56 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:25:56 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : System reset is completed.
15:26:00 INFO  : 'after 3000' command is executed.
15:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
15:26:17 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
15:26:17 INFO  : Context for 'APU' is selected.
15:26:19 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
15:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:19 INFO  : Context for 'APU' is selected.
15:26:19 INFO  : Boot mode is read from the target.
15:26:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:24 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:25 INFO  : 'set bp_26_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:25 INFO  : 'con -block -timeout 60' command is executed.
15:26:25 INFO  : 'bpremove $bp_26_24_fsbl_bp' command is executed.
15:26:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:37 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:37 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:26:38 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
15:26:47 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
15:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_26_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:47 INFO  : 'con' command is executed.
15:26:47 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:26:47 INFO  : 'con' command is executed.
15:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

15:26:47 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:02:25 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:02:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:02:25 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:02:25 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:02:27 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
16:02:47 INFO  : Disconnected from the channel tcfchan#1.
16:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:48 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:02:48 INFO  : 'jtag frequency' command is executed.
16:02:48 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:48 INFO  : Context for 'APU' is selected.
16:02:48 INFO  : System reset is completed.
16:02:51 INFO  : 'after 3000' command is executed.
16:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:03:08 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:03:08 INFO  : Context for 'APU' is selected.
16:03:28 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:28 INFO  : Context for 'APU' is selected.
16:03:28 INFO  : Boot mode is read from the target.
16:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:33 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:33 INFO  : 'set bp_3_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:33 INFO  : 'con -block -timeout 60' command is executed.
16:03:33 INFO  : 'bpremove $bp_3_33_fsbl_bp' command is executed.
16:03:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:45 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:03:45 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:03:55 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_3_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:55 INFO  : 'con' command is executed.
16:03:55 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:03:55 INFO  : 'con' command is executed.
16:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:03:55 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:30:30 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:30:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:30:30 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:30:30 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:30:31 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
16:31:41 INFO  : Disconnected from the channel tcfchan#4.
16:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:41 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:31:41 INFO  : 'jtag frequency' command is executed.
16:31:41 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:41 INFO  : Context for 'APU' is selected.
16:31:42 INFO  : System reset is completed.
16:31:45 INFO  : 'after 3000' command is executed.
16:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:32:02 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:32:02 INFO  : Context for 'APU' is selected.
16:32:23 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:23 INFO  : Context for 'APU' is selected.
16:32:23 INFO  : Boot mode is read from the target.
16:32:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:27 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:27 INFO  : 'set bp_32_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:27 INFO  : 'con -block -timeout 60' command is executed.
16:32:27 INFO  : 'bpremove $bp_32_27_fsbl_bp' command is executed.
16:32:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:39 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:39 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:32:40 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:32:49 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_32_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:49 INFO  : 'con' command is executed.
16:32:49 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:32:49 INFO  : 'con' command is executed.
16:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:32:49 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
19:43:38 INFO  : Disconnected from the channel tcfchan#7.
19:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:43:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:45:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:19 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:48:19 INFO  : 'jtag frequency' command is executed.
19:48:19 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:48:19 INFO  : Context for 'APU' is selected.
19:48:19 INFO  : System reset is completed.
19:48:22 INFO  : 'after 3000' command is executed.
19:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
19:48:39 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
19:48:39 INFO  : Context for 'APU' is selected.
19:49:05 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
19:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:05 INFO  : Context for 'APU' is selected.
19:49:05 INFO  : Boot mode is read from the target.
19:49:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:49:09 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:49:10 INFO  : 'set bp_49_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:49:10 INFO  : 'con -block -timeout 60' command is executed.
19:49:10 INFO  : 'bpremove $bp_49_9_fsbl_bp' command is executed.
19:49:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:49:22 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:49:22 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:49:22 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
19:49:31 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
19:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_49_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:31 INFO  : 'con' command is executed.
19:49:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:49:31 INFO  : 'con' command is executed.
19:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

19:49:31 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:15:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:17:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:17:07 INFO  : XSCT server has started successfully.
20:17:07 INFO  : plnx-install-location is set to ''
20:17:07 INFO  : Successfully done setting XSCT server connection channel  
20:17:07 INFO  : Successfully done setting workspace for the tool. 
20:17:07 INFO  : Platform repository initialization has completed.
20:17:08 INFO  : Registering command handlers for Vitis TCF services
20:17:08 INFO  : Successfully done query RDI_DATADIR 
20:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:18:07 INFO  : 'jtag frequency' command is executed.
20:18:07 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:18:07 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : System reset is completed.
20:18:11 INFO  : 'after 3000' command is executed.
20:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
20:18:28 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:18:29 INFO  : Context for 'APU' is selected.
20:18:30 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:30 INFO  : Context for 'APU' is selected.
20:18:30 INFO  : Boot mode is read from the target.
20:18:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:34 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:34 INFO  : 'set bp_18_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:18:34 INFO  : 'con -block -timeout 60' command is executed.
20:18:35 INFO  : 'bpremove $bp_18_34_fsbl_bp' command is executed.
20:18:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:47 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:47 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:18:47 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:18:57 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_18_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:57 INFO  : 'con' command is executed.
20:18:57 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:18:57 INFO  : 'con' command is executed.
20:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:18:57 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:49:26 INFO  : Disconnected from the channel tcfchan#1.
20:47:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:47:39 INFO  : XSCT server has started successfully.
20:47:39 INFO  : plnx-install-location is set to ''
20:47:39 INFO  : Successfully done setting XSCT server connection channel  
20:47:39 INFO  : Successfully done setting workspace for the tool. 
20:47:39 INFO  : Platform repository initialization has completed.
20:47:40 INFO  : Registering command handlers for Vitis TCF services
20:47:40 INFO  : Successfully done query RDI_DATADIR 
19:44:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:44:49 INFO  : XSCT server has started successfully.
19:44:49 INFO  : plnx-install-location is set to ''
19:44:49 INFO  : Successfully done setting XSCT server connection channel  
19:44:49 INFO  : Successfully done setting workspace for the tool. 
19:44:51 INFO  : Platform repository initialization has completed.
19:44:51 INFO  : Registering command handlers for Vitis TCF services
19:44:52 INFO  : Successfully done query RDI_DATADIR 
20:57:55 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
20:58:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:58:15 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
20:58:15 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


20:59:14 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
20:59:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:59:14 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
20:59:14 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:00:42 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:01:41 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:02:26 ERROR : (XRT Server)C:/Xilinx_vitis/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:03:26 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:30 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:03:30 INFO  : 'jtag frequency' command is executed.
21:03:30 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:03:32 INFO  : Context for 'APU' is selected.
21:03:35 INFO  : System reset is completed.
21:03:38 INFO  : 'after 3000' command is executed.
21:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
21:03:57 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:03:57 INFO  : Context for 'APU' is selected.
21:04:00 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:04:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:02 INFO  : Context for 'APU' is selected.
21:04:02 INFO  : Boot mode is read from the target.
21:04:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:04:09 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:04:11 INFO  : 'set bp_4_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:04:18 INFO  : 'con -block -timeout 60' command is executed.
21:04:18 INFO  : 'bpremove $bp_4_9_fsbl_bp' command is executed.
21:04:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:04:33 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:04:35 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:04:38 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:04:49 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_4_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:08 INFO  : 'con' command is executed.
21:05:08 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:05:11 INFO  : 'con' command is executed.
21:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:05:11 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:09:29 INFO  : Disconnected from the channel tcfchan#3.
21:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:09:50 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:19 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:10:19 INFO  : 'jtag frequency' command is executed.
21:10:19 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:10:22 INFO  : Context for 'APU' is selected.
21:10:34 INFO  : System reset is completed.
21:10:37 INFO  : 'after 3000' command is executed.
21:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
21:10:58 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:10:59 INFO  : Context for 'APU' is selected.
21:11:23 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:23 INFO  : Context for 'APU' is selected.
21:11:23 INFO  : Boot mode is read from the target.
21:11:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:29 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:32 INFO  : 'set bp_11_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:11:37 INFO  : 'con -block -timeout 60' command is executed.
21:11:37 INFO  : 'bpremove $bp_11_29_fsbl_bp' command is executed.
21:11:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:51 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:53 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:11:56 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:12:05 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_11_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:15 INFO  : 'con' command is executed.
21:12:15 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:12:17 INFO  : 'con' command is executed.
21:12:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:12:17 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:17:39 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:17:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:17:39 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:17:39 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:18:21 INFO  : Disconnected from the channel tcfchan#4.
21:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:18:37 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:51 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:20:53 INFO  : 'jtag frequency' command is executed.
21:20:53 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:20:53 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : System reset is completed.
21:20:59 INFO  : 'after 3000' command is executed.
21:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
21:21:21 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:21:21 INFO  : Context for 'APU' is selected.
21:21:45 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:48 INFO  : Context for 'APU' is selected.
21:21:48 INFO  : Boot mode is read from the target.
21:21:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:21:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:21:54 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:21:56 INFO  : 'set bp_21_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:22:04 INFO  : 'con -block -timeout 60' command is executed.
21:22:04 INFO  : 'bpremove $bp_21_54_fsbl_bp' command is executed.
21:22:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:22:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:22:18 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:22:20 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:22:23 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:22:32 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_21_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:22:39 INFO  : 'con' command is executed.
21:22:39 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:22:41 INFO  : 'con' command is executed.
21:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:22:41 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:27:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:30:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:30:35 INFO  : Registering command handlers for Vitis TCF services
21:30:35 INFO  : Platform repository initialization has completed.
21:30:36 INFO  : XSCT server has started successfully.
21:30:36 INFO  : plnx-install-location is set to ''
21:30:37 INFO  : Successfully done setting XSCT server connection channel  
21:30:37 INFO  : Successfully done query RDI_DATADIR 
21:30:37 INFO  : Successfully done setting workspace for the tool. 
21:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:41 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:32:41 INFO  : 'jtag frequency' command is executed.
21:32:41 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:32:41 INFO  : Context for 'APU' is selected.
21:32:42 INFO  : System reset is completed.
21:32:45 INFO  : 'after 3000' command is executed.
21:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
21:33:07 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:33:08 INFO  : Context for 'APU' is selected.
21:33:13 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:13 INFO  : Context for 'APU' is selected.
21:33:13 INFO  : Boot mode is read from the target.
21:33:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:33:18 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:33:19 INFO  : 'set bp_33_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:33:19 INFO  : 'con -block -timeout 60' command is executed.
21:33:19 INFO  : 'bpremove $bp_33_18_fsbl_bp' command is executed.
21:33:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:33:31 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:33:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:33:32 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:33:41 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_33_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:41 INFO  : 'con' command is executed.
21:33:41 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:33:41 INFO  : 'con' command is executed.
21:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:33:41 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:39:53 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:39:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:39:53 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:39:53 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:39:55 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
21:42:01 INFO  : Build configuration of 'cameralink_udp_system' is updated to 'Release'
21:42:01 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:42:01 INFO  : Build configuration of 'camerlink_update' is updated to 'Release'
21:43:20 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:43:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:43:20 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:43:20 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:44:51 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:44:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:44:51 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:44:51 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:47:06 INFO  : Disconnected from the channel tcfchan#1.
14:12:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
14:12:09 INFO  : Platform repository initialization has completed.
14:12:09 INFO  : Registering command handlers for Vitis TCF services
14:12:10 INFO  : XSCT server has started successfully.
14:12:10 INFO  : Successfully done setting XSCT server connection channel  
14:12:11 INFO  : plnx-install-location is set to ''
14:12:11 INFO  : Successfully done setting workspace for the tool. 
14:12:11 INFO  : Successfully done query RDI_DATADIR 
14:26:56 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
14:27:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:27:16 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
14:27:16 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


14:29:13 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
14:29:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:29:13 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
14:29:13 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


14:30:27 INFO  : Build configuration of 'cameralink_udp_system' is updated to 'Debug'
14:30:27 INFO  : Build configuration of system project is automatically updated to 'Debug'.
14:30:27 INFO  : Build configuration of 'camerlink_update' is updated to 'Debug'
14:31:13 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
14:31:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:31:13 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
14:31:13 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


14:49:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
14:49:46 INFO  : XSCT server has started successfully.
14:49:46 INFO  : plnx-install-location is set to ''
14:49:46 INFO  : Successfully done setting XSCT server connection channel  
14:49:46 INFO  : Successfully done setting workspace for the tool. 
14:49:46 INFO  : Platform repository initialization has completed.
14:49:47 INFO  : Successfully done query RDI_DATADIR 
14:49:47 INFO  : Registering command handlers for Vitis TCF services
14:51:41 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
14:52:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:52:23 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
14:52:23 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


14:52:26 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
14:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:02:47 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
15:02:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:02:47 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
15:02:47 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


15:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:03:26 INFO  : 'jtag frequency' command is executed.
15:03:26 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:03:26 INFO  : Context for 'APU' is selected.
15:03:27 INFO  : System reset is completed.
15:03:30 INFO  : 'after 3000' command is executed.
15:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
15:03:47 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
15:03:47 INFO  : Context for 'APU' is selected.
15:03:48 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
15:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:48 INFO  : Context for 'APU' is selected.
15:03:48 INFO  : Boot mode is read from the target.
15:03:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:52 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:52 INFO  : 'set bp_3_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:03:53 INFO  : 'con -block -timeout 60' command is executed.
15:03:53 INFO  : 'bpremove $bp_3_52_fsbl_bp' command is executed.
15:03:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:05 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:04:05 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
15:04:14 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
15:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_3_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:14 INFO  : 'con' command is executed.
15:04:14 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:04:14 INFO  : 'con' command is executed.
15:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

15:04:14 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
15:12:57 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
15:12:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:12:57 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
15:12:57 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


15:13:00 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
15:17:21 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
15:17:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:17:21 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
15:17:21 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


15:20:30 INFO  : Disconnected from the channel tcfchan#3.
15:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:20:31 INFO  : 'jtag frequency' command is executed.
15:20:31 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:20:31 INFO  : Context for 'APU' is selected.
15:20:32 INFO  : System reset is completed.
15:20:35 INFO  : 'after 3000' command is executed.
15:20:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
15:20:52 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
15:20:52 INFO  : Context for 'APU' is selected.
15:21:13 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
15:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:13 INFO  : Context for 'APU' is selected.
15:21:13 INFO  : Boot mode is read from the target.
15:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:17 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:17 INFO  : 'set bp_21_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:21:18 INFO  : 'con -block -timeout 60' command is executed.
15:21:18 INFO  : 'bpremove $bp_21_17_fsbl_bp' command is executed.
15:21:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:30 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:30 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:21:30 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
15:21:39 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
15:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_21_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:39 INFO  : 'con' command is executed.
15:21:39 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:21:39 INFO  : 'con' command is executed.
15:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

15:21:39 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
15:47:59 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
15:47:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:47:59 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
15:47:59 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


15:54:34 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
15:54:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:54:34 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
15:54:34 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


15:56:14 INFO  : Disconnected from the channel tcfchan#8.
15:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:56:14 INFO  : 'jtag frequency' command is executed.
15:56:14 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:14 INFO  : Context for 'APU' is selected.
15:56:15 INFO  : System reset is completed.
15:56:18 INFO  : 'after 3000' command is executed.
15:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
15:56:35 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
15:56:35 INFO  : Context for 'APU' is selected.
15:56:59 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
15:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:59 INFO  : Context for 'APU' is selected.
15:56:59 INFO  : Boot mode is read from the target.
15:56:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:03 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:03 INFO  : 'set bp_57_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:57:03 INFO  : 'con -block -timeout 60' command is executed.
15:57:03 INFO  : 'bpremove $bp_57_3_fsbl_bp' command is executed.
15:57:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:15 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:15 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:57:15 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
15:57:25 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
15:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_57_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:25 INFO  : 'con' command is executed.
15:57:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:57:25 INFO  : 'con' command is executed.
15:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

15:57:25 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:06:12 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:06:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:06:12 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:06:12 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:06:31 INFO  : Disconnected from the channel tcfchan#11.
16:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:32 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:06:32 INFO  : 'jtag frequency' command is executed.
16:06:32 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:06:32 INFO  : Context for 'APU' is selected.
16:06:32 INFO  : System reset is completed.
16:06:35 INFO  : 'after 3000' command is executed.
16:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:06:52 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:06:52 INFO  : Context for 'APU' is selected.
16:07:15 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:15 INFO  : Context for 'APU' is selected.
16:07:15 INFO  : Boot mode is read from the target.
16:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:07:19 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:07:19 INFO  : 'set bp_7_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:07:20 INFO  : 'con -block -timeout 60' command is executed.
16:07:20 INFO  : 'bpremove $bp_7_19_fsbl_bp' command is executed.
16:07:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:07:32 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:07:32 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:07:32 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:07:41 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_7_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:41 INFO  : 'con' command is executed.
16:07:41 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:07:41 INFO  : 'con' command is executed.
16:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:07:41 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:12:33 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:12:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:12:33 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:12:33 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:20:04 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:20:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:20:04 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:20:04 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:20:15 INFO  : Disconnected from the channel tcfchan#13.
16:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:20:15 INFO  : 'jtag frequency' command is executed.
16:20:15 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:15 INFO  : Context for 'APU' is selected.
16:20:16 INFO  : System reset is completed.
16:20:19 INFO  : 'after 3000' command is executed.
16:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:20:36 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:20:36 INFO  : Context for 'APU' is selected.
16:20:57 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:20:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:57 INFO  : Context for 'APU' is selected.
16:20:57 INFO  : Boot mode is read from the target.
16:20:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:01 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:01 INFO  : 'set bp_21_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:21:01 INFO  : 'con -block -timeout 60' command is executed.
16:21:01 INFO  : 'bpremove $bp_21_1_fsbl_bp' command is executed.
16:21:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:13 ERROR : Memory write error at 0x1001C000. Cortex-A53 #0: DTRRX overrun
16:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_21_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
----------------End of Script----------------

16:21:13 ERROR : Memory write error at 0x1001C000. Cortex-A53 #0: DTRRX overrun
16:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:21:34 INFO  : 'jtag frequency' command is executed.
16:21:34 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:21:34 INFO  : Context for 'APU' is selected.
16:21:35 INFO  : System reset is completed.
16:21:38 INFO  : 'after 3000' command is executed.
16:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:21:55 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:21:55 INFO  : Context for 'APU' is selected.
16:21:55 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:55 INFO  : Context for 'APU' is selected.
16:21:55 INFO  : Boot mode is read from the target.
16:21:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:59 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:59 INFO  : 'set bp_21_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:22:00 INFO  : 'con -block -timeout 60' command is executed.
16:22:00 INFO  : 'bpremove $bp_21_59_fsbl_bp' command is executed.
16:22:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:12 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:12 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:22:12 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:22:21 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_21_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:21 INFO  : 'con' command is executed.
16:22:21 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:22:21 INFO  : 'con' command is executed.
16:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:22:21 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:27:48 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:27:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:27:48 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:27:48 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:28:13 INFO  : Disconnected from the channel tcfchan#16.
16:28:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:28:14 INFO  : 'jtag frequency' command is executed.
16:28:14 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:14 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : System reset is completed.
16:28:18 INFO  : 'after 3000' command is executed.
16:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:28:35 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:28:35 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:59 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Boot mode is read from the target.
16:28:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:03 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:03 INFO  : 'set bp_29_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:03 INFO  : 'con -block -timeout 60' command is executed.
16:29:03 INFO  : 'bpremove $bp_29_3_fsbl_bp' command is executed.
16:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:15 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:15 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:29:15 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:29:24 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_29_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:25 INFO  : 'con' command is executed.
16:29:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:29:25 INFO  : 'con' command is executed.
16:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:29:25 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:45:26 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:45:26 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:45:26 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:45:26 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:45:53 INFO  : Disconnected from the channel tcfchan#18.
16:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:45:53 INFO  : 'jtag frequency' command is executed.
16:45:53 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:45:53 INFO  : Context for 'APU' is selected.
16:45:54 INFO  : System reset is completed.
16:45:57 INFO  : 'after 3000' command is executed.
16:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:46:14 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:46:14 INFO  : Context for 'APU' is selected.
16:46:36 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:36 INFO  : Context for 'APU' is selected.
16:46:36 INFO  : Boot mode is read from the target.
16:46:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:40 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:40 INFO  : 'set bp_46_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:46:40 INFO  : 'con -block -timeout 60' command is executed.
16:46:40 INFO  : 'bpremove $bp_46_40_fsbl_bp' command is executed.
16:46:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:52 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:52 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:46:52 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:47:01 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_46_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:47:01 INFO  : 'con' command is executed.
16:47:01 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:47:02 INFO  : 'con' command is executed.
16:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:47:02 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:49:03 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:49:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:49:03 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:49:03 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:49:53 INFO  : Disconnected from the channel tcfchan#20.
16:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:54 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:49:54 INFO  : 'jtag frequency' command is executed.
16:49:54 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:54 INFO  : Context for 'APU' is selected.
16:49:55 INFO  : System reset is completed.
16:49:58 INFO  : 'after 3000' command is executed.
16:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:50:15 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:50:15 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:37 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : Boot mode is read from the target.
16:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:41 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:41 INFO  : 'set bp_50_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:50:41 INFO  : 'con -block -timeout 60' command is executed.
16:50:41 INFO  : 'bpremove $bp_50_41_fsbl_bp' command is executed.
16:50:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:53 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:53 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:50:53 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:51:02 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_50_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:02 INFO  : 'con' command is executed.
16:51:03 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:51:03 INFO  : 'con' command is executed.
16:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:51:03 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:56:16 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
16:56:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:56:16 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
16:56:16 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


16:56:27 INFO  : Disconnected from the channel tcfchan#22.
16:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:56:27 INFO  : 'jtag frequency' command is executed.
16:56:27 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:27 INFO  : Context for 'APU' is selected.
16:56:28 INFO  : System reset is completed.
16:56:31 INFO  : 'after 3000' command is executed.
16:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
16:56:48 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
16:56:48 INFO  : Context for 'APU' is selected.
16:57:09 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
16:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:09 INFO  : Context for 'APU' is selected.
16:57:09 INFO  : Boot mode is read from the target.
16:57:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:13 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:13 INFO  : 'set bp_57_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:13 INFO  : 'con -block -timeout 60' command is executed.
16:57:13 INFO  : 'bpremove $bp_57_13_fsbl_bp' command is executed.
16:57:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:25 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:57:25 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
16:57:35 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
16:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_57_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:35 INFO  : 'con' command is executed.
16:57:35 INFO  : Context for processor 'psu_cortexa53_1' is selected.
16:57:35 INFO  : 'con' command is executed.
16:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

16:57:35 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:02:27 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:02:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:02:27 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:02:27 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:08:20 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:08:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:08:20 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:08:20 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:08:50 INFO  : Disconnected from the channel tcfchan#24.
17:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:08:50 INFO  : 'jtag frequency' command is executed.
17:08:50 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:08:50 INFO  : Context for 'APU' is selected.
17:08:51 INFO  : System reset is completed.
17:08:54 INFO  : 'after 3000' command is executed.
17:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
17:09:11 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
17:09:11 INFO  : Context for 'APU' is selected.
17:09:34 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:34 INFO  : Context for 'APU' is selected.
17:09:34 INFO  : Boot mode is read from the target.
17:09:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:38 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:38 INFO  : 'set bp_9_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:39 INFO  : 'con -block -timeout 60' command is executed.
17:09:39 INFO  : 'bpremove $bp_9_38_fsbl_bp' command is executed.
17:09:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:51 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:51 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:09:51 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:10:00 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
17:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_9_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:00 INFO  : 'con' command is executed.
17:10:00 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:10:00 INFO  : 'con' command is executed.
17:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

17:10:00 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:14:10 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:14:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:14:10 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:14:10 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:16:25 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:16:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:16:25 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:16:25 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:16:34 INFO  : Disconnected from the channel tcfchan#27.
17:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:16:35 INFO  : 'jtag frequency' command is executed.
17:16:35 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:35 INFO  : Context for 'APU' is selected.
17:16:35 INFO  : System reset is completed.
17:16:38 INFO  : 'after 3000' command is executed.
17:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
17:16:55 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
17:16:55 INFO  : Context for 'APU' is selected.
17:17:17 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:17 INFO  : Context for 'APU' is selected.
17:17:17 INFO  : Boot mode is read from the target.
17:17:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:17:21 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:17:21 INFO  : 'set bp_17_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:17:21 INFO  : 'con -block -timeout 60' command is executed.
17:17:21 INFO  : 'bpremove $bp_17_21_fsbl_bp' command is executed.
17:17:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:17:33 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:17:33 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:17:34 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:17:43 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
17:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_17_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:43 INFO  : 'con' command is executed.
17:17:43 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:17:43 INFO  : 'con' command is executed.
17:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

17:17:43 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:21:04 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:21:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:21:04 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:21:04 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:22:22 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:22:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:22:22 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:22:22 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:22:43 INFO  : Disconnected from the channel tcfchan#30.
17:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:22:43 INFO  : 'jtag frequency' command is executed.
17:22:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:22:43 INFO  : Context for 'APU' is selected.
17:22:44 INFO  : System reset is completed.
17:22:47 INFO  : 'after 3000' command is executed.
17:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
17:23:04 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
17:23:04 INFO  : Context for 'APU' is selected.
17:23:27 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:27 INFO  : Context for 'APU' is selected.
17:23:27 INFO  : Boot mode is read from the target.
17:23:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:31 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:31 INFO  : 'set bp_23_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:23:31 INFO  : 'con -block -timeout 60' command is executed.
17:23:31 INFO  : 'bpremove $bp_23_31_fsbl_bp' command is executed.
17:23:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:43 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:43 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:23:44 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:23:53 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_23_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

17:23:53 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:29:16 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
17:31:24 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
17:31:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:31:24 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
17:31:24 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


17:34:00 INFO  : Disconnected from the channel tcfchan#33.
17:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:34:01 INFO  : 'jtag frequency' command is executed.
17:34:01 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:01 INFO  : System reset is completed.
17:34:04 INFO  : 'after 3000' command is executed.
17:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
17:34:21 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
17:34:21 INFO  : Context for 'APU' is selected.
17:34:46 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:46 INFO  : Context for 'APU' is selected.
17:34:46 INFO  : Boot mode is read from the target.
17:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:50 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:50 INFO  : 'set bp_34_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:50 INFO  : 'con -block -timeout 60' command is executed.
17:34:50 INFO  : 'bpremove $bp_34_50_fsbl_bp' command is executed.
17:34:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:03 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:03 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:35:03 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:35:12 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
17:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_34_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:12 INFO  : 'con' command is executed.
17:35:12 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:35:12 INFO  : 'con' command is executed.
17:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

17:35:12 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
19:33:12 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
19:33:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:33:12 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
19:33:12 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


19:33:14 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
19:46:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:46:18 INFO  : XSCT server has started successfully.
19:46:18 INFO  : plnx-install-location is set to ''
19:46:18 INFO  : Successfully done setting XSCT server connection channel  
19:46:18 INFO  : Successfully done setting workspace for the tool. 
19:46:19 INFO  : Platform repository initialization has completed.
19:46:20 INFO  : Registering command handlers for Vitis TCF services
19:46:20 INFO  : Successfully done query RDI_DATADIR 
19:47:19 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
19:47:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:47:39 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
19:47:39 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


19:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:52 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:47:52 INFO  : 'jtag frequency' command is executed.
19:47:52 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:47:52 INFO  : Context for 'APU' is selected.
19:47:53 INFO  : System reset is completed.
19:47:56 INFO  : 'after 3000' command is executed.
19:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
19:48:13 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
19:48:13 INFO  : Context for 'APU' is selected.
19:48:14 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
19:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:15 INFO  : Context for 'APU' is selected.
19:48:15 INFO  : Boot mode is read from the target.
19:48:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:48:19 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:48:19 INFO  : 'set bp_48_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:48:19 INFO  : 'con -block -timeout 60' command is executed.
19:48:19 INFO  : 'bpremove $bp_48_19_fsbl_bp' command is executed.
19:48:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:48:31 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:48:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:48:32 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
19:48:41 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
19:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_48_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:41 INFO  : 'con' command is executed.
19:48:41 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:48:41 INFO  : 'con' command is executed.
19:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

19:48:41 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
22:48:25 INFO  : Disconnected from the channel tcfchan#2.
11:24:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
11:24:08 INFO  : Platform repository initialization has completed.
11:24:08 INFO  : XSCT server has started successfully.
11:24:08 INFO  : Registering command handlers for Vitis TCF services
11:24:09 INFO  : plnx-install-location is set to ''
11:24:09 INFO  : Successfully done setting XSCT server connection channel  
11:24:09 INFO  : Successfully done query RDI_DATADIR 
11:24:09 INFO  : Successfully done setting workspace for the tool. 
13:37:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
13:37:56 INFO  : XSCT server has started successfully.
13:37:56 INFO  : Successfully done setting XSCT server connection channel  
13:37:56 INFO  : plnx-install-location is set to ''
13:37:56 INFO  : Successfully done setting workspace for the tool. 
13:37:56 INFO  : Platform repository initialization has completed.
13:37:57 INFO  : Successfully done query RDI_DATADIR 
13:37:57 INFO  : Registering command handlers for Vitis TCF services
13:57:10 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
13:57:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:57:30 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
13:57:30 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


13:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:58:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:58:27 INFO  : 'jtag frequency' command is executed.
13:58:27 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:28 INFO  : Context for 'APU' is selected.
13:58:35 INFO  : System reset is completed.
13:58:38 INFO  : 'after 3000' command is executed.
13:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
13:58:55 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
13:58:55 INFO  : Context for 'APU' is selected.
13:58:58 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
13:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:58 INFO  : Context for 'APU' is selected.
13:58:59 INFO  : Boot mode is read from the target.
13:58:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:04 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:05 INFO  : 'set bp_59_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:59:09 INFO  : 'con -block -timeout 60' command is executed.
13:59:09 INFO  : 'bpremove $bp_59_4_fsbl_bp' command is executed.
13:59:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:22 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:23 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:59:24 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
13:59:35 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
13:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_59_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:39 INFO  : 'con' command is executed.
13:59:39 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:59:40 INFO  : 'con' command is executed.
13:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

13:59:40 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
14:23:14 INFO  : Disconnected from the channel tcfchan#2.
19:53:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:53:04 INFO  : XSCT server has started successfully.
19:53:04 INFO  : plnx-install-location is set to ''
19:53:04 INFO  : Successfully done setting XSCT server connection channel  
19:53:04 INFO  : Successfully done setting workspace for the tool. 
19:53:05 INFO  : Platform repository initialization has completed.
19:53:05 INFO  : Successfully done query RDI_DATADIR 
19:53:06 INFO  : Registering command handlers for Vitis TCF services
19:54:53 INFO  : Projects exported to 'D:\project\vitis_final_export_archive.ide.zip'
20:14:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:14:13 INFO  : Platform repository initialization has completed.
20:14:13 INFO  : XSCT server has started successfully.
20:14:13 INFO  : plnx-install-location is set to ''
20:14:13 INFO  : Successfully done setting XSCT server connection channel  
20:14:14 INFO  : Registering command handlers for Vitis TCF services
20:14:14 INFO  : Successfully done setting workspace for the tool. 
20:14:14 INFO  : Successfully done query RDI_DATADIR 
20:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:41:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:41:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:42:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:42:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:49:17 INFO  : 'jtag frequency' command is executed.
20:49:17 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:49:17 INFO  : Context for 'APU' is selected.
20:49:18 INFO  : System reset is completed.
20:49:21 INFO  : 'after 3000' command is executed.
20:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
20:49:38 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:49:38 INFO  : Context for 'APU' is selected.
20:49:40 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:40 INFO  : Context for 'APU' is selected.
20:49:40 INFO  : Boot mode is read from the target.
20:49:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:44 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:44 INFO  : 'set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:49:44 INFO  : 'con -block -timeout 60' command is executed.
20:49:44 INFO  : 'bpremove $bp_49_44_fsbl_bp' command is executed.
20:49:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:56 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:56 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:49:56 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:50:05 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:05 INFO  : 'con' command is executed.
20:50:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:50:05 INFO  : 'con' command is executed.
20:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:50:05 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:50:46 INFO  : Disconnected from the channel tcfchan#1.
20:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:50:46 INFO  : 'jtag frequency' command is executed.
20:50:46 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:50:46 INFO  : Context for 'APU' is selected.
20:50:47 INFO  : System reset is completed.
20:50:50 INFO  : 'after 3000' command is executed.
20:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
20:51:07 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:51:07 INFO  : Context for 'APU' is selected.
20:51:30 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:30 INFO  : Context for 'APU' is selected.
20:51:30 INFO  : Boot mode is read from the target.
20:51:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:35 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:35 INFO  : 'set bp_51_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:51:35 INFO  : 'con -block -timeout 60' command is executed.
20:51:35 INFO  : 'bpremove $bp_51_35_fsbl_bp' command is executed.
20:51:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:47 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:47 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:51:47 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:51:56 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:51:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_51_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:56 INFO  : 'con' command is executed.
20:51:56 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:51:56 INFO  : 'con' command is executed.
20:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:51:56 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:58:53 INFO  : Disconnected from the channel tcfchan#2.
20:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:59:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:00:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:48 ERROR : Could not read jtag device properties from the line: 7  dummy_dap (irlen 4)
21:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:03:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:48 ERROR : Could not read jtag device properties from the line: 7  dummy_dap (irlen 4)
21:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:03:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:04:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:12:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:12:30 INFO  : XSCT server has started successfully.
21:12:30 INFO  : plnx-install-location is set to ''
21:12:30 INFO  : Successfully done setting XSCT server connection channel  
21:12:30 INFO  : Successfully done setting workspace for the tool. 
21:12:33 INFO  : Platform repository initialization has completed.
21:12:33 INFO  : Registering command handlers for Vitis TCF services
21:12:34 INFO  : Successfully done query RDI_DATADIR 
21:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:26 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
21:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:13:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:13:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:25:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:25:13 INFO  : XSCT server has started successfully.
09:25:13 INFO  : plnx-install-location is set to ''
09:25:13 INFO  : Successfully done setting XSCT server connection channel  
09:25:13 INFO  : Successfully done setting workspace for the tool. 
09:25:13 INFO  : Platform repository initialization has completed.
09:25:14 INFO  : Registering command handlers for Vitis TCF services
09:25:14 INFO  : Successfully done query RDI_DATADIR 
09:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:52 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
09:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:59 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
09:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:47 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
09:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:29:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:55 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
09:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:29:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:30 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
09:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:33:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:34:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:34:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:34:34 INFO  : Platform repository initialization has completed.
09:34:35 INFO  : XSCT server has started successfully.
09:34:35 INFO  : Successfully done setting XSCT server connection channel  
09:34:35 INFO  : Registering command handlers for Vitis TCF services
09:34:35 INFO  : plnx-install-location is set to ''
09:34:35 INFO  : Successfully done setting workspace for the tool. 
09:34:35 INFO  : Successfully done query RDI_DATADIR 
09:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:21 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
09:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:35:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:37:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:37:43 INFO  : XSCT server has started successfully.
09:37:43 INFO  : plnx-install-location is set to ''
09:37:43 INFO  : Successfully done setting XSCT server connection channel  
09:37:43 INFO  : Successfully done setting workspace for the tool. 
09:37:44 INFO  : Platform repository initialization has completed.
09:37:44 INFO  : Registering command handlers for Vitis TCF services
09:37:45 INFO  : Successfully done query RDI_DATADIR 
09:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:38:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:22 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
09:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:39:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:11:21 INFO  : 'jtag frequency' command is executed.
10:11:21 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:11:21 INFO  : Context for 'APU' is selected.
10:11:52 INFO  : System reset is completed.
10:11:55 INFO  : 'after 3000' command is executed.
10:11:55 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
10:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:11:57 ERROR : fpga initialization failed
10:11:57 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: fpga initialization failed
10:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:11:57 ERROR : fpga initialization failed
10:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:35 ERROR : Could not read jtag device properties from the line: 5  dummy_dap (irlen 4)
10:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:13:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:38:43 INFO  : 'jtag frequency' command is executed.
10:38:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:38:43 INFO  : Context for 'APU' is selected.
10:38:44 INFO  : System reset is completed.
10:38:47 INFO  : 'after 3000' command is executed.
10:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:39:04 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:39:04 INFO  : Context for 'APU' is selected.
10:39:05 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:05 INFO  : Context for 'APU' is selected.
10:39:05 INFO  : Boot mode is read from the target.
10:39:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:39:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:39:09 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:39:10 INFO  : 'set bp_39_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:39:10 INFO  : 'con -block -timeout 60' command is executed.
10:39:10 INFO  : 'bpremove $bp_39_9_fsbl_bp' command is executed.
10:39:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:39:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:39:22 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:39:22 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:39:22 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:39:31 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_39_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:39:31 INFO  : 'con' command is executed.
10:39:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:39:31 INFO  : 'con' command is executed.
10:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:39:31 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
10:40:52 INFO  : Disconnected from the channel tcfchan#1.
10:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:40:53 INFO  : 'jtag frequency' command is executed.
10:40:53 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:40:53 INFO  : Context for 'APU' is selected.
10:40:54 INFO  : System reset is completed.
10:40:57 INFO  : 'after 3000' command is executed.
10:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:41:14 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:41:14 INFO  : Context for 'APU' is selected.
10:41:35 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:35 INFO  : Context for 'APU' is selected.
10:41:35 INFO  : Boot mode is read from the target.
10:41:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:39 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:39 INFO  : 'set bp_41_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:41:39 INFO  : 'con -block -timeout 60' command is executed.
10:41:39 INFO  : 'bpremove $bp_41_39_fsbl_bp' command is executed.
10:41:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:51 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:51 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:41:51 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:42:00 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_41_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:00 INFO  : 'con' command is executed.
10:42:00 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:42:00 INFO  : 'con' command is executed.
10:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:42:00 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
10:46:08 INFO  : Disconnected from the channel tcfchan#2.
10:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:09 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:46:09 INFO  : 'jtag frequency' command is executed.
10:46:09 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:46:09 INFO  : Context for 'APU' is selected.
10:46:09 INFO  : System reset is completed.
10:46:12 INFO  : 'after 3000' command is executed.
10:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:46:29 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:46:29 INFO  : Context for 'APU' is selected.
10:46:51 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:51 INFO  : Context for 'APU' is selected.
10:46:51 INFO  : Boot mode is read from the target.
10:46:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:56 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:56 INFO  : 'set bp_46_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:46:56 INFO  : 'con -block -timeout 60' command is executed.
10:46:56 INFO  : 'bpremove $bp_46_56_fsbl_bp' command is executed.
10:46:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:47:08 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:47:08 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:47:08 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:47:17 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_46_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:17 INFO  : 'con' command is executed.
10:47:17 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:47:17 INFO  : 'con' command is executed.
10:47:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:47:17 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
10:51:07 INFO  : Disconnected from the channel tcfchan#3.
10:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:51:07 INFO  : 'jtag frequency' command is executed.
10:51:07 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:07 INFO  : Context for 'APU' is selected.
10:51:08 INFO  : System reset is completed.
10:51:11 INFO  : 'after 3000' command is executed.
10:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:51:29 ERROR : (XSDB Server)-code 1 -level 0 -errorcode NONE -errorinfo {Code 1 Time 1709088689875 Format {JTAG node is not accessible}
    while executing
"error [lindex $data 0]"
    invoked from within
"if { [lindex $data 0] != "" } {
		    error [lindex $data 0]
		}"
    ("eval" body line 2)
    invoked from within
"eval $script"} -errorline 12

10:51:29 ERROR : JTAG node is not accessible
10:51:29 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: JTAG node is not accessible
10:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:51:29 ERROR : JTAG node is not accessible
10:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:52:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:52:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:53:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
10:53:26 INFO  : XSCT server has started successfully.
10:53:26 INFO  : plnx-install-location is set to ''
10:53:26 INFO  : Successfully done setting XSCT server connection channel  
10:53:26 INFO  : Successfully done setting workspace for the tool. 
10:53:26 INFO  : Platform repository initialization has completed.
10:53:27 INFO  : Successfully done query RDI_DATADIR 
10:53:27 INFO  : Registering command handlers for Vitis TCF services
10:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:03 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:54:03 INFO  : 'jtag frequency' command is executed.
10:54:03 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:54:03 INFO  : Context for 'APU' is selected.
10:54:04 INFO  : System reset is completed.
10:54:07 INFO  : 'after 3000' command is executed.
10:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
10:54:24 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:54:24 INFO  : Context for 'APU' is selected.
10:54:25 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:54:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:25 INFO  : Context for 'APU' is selected.
10:54:25 INFO  : Boot mode is read from the target.
10:54:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:29 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:30 INFO  : 'set bp_54_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:30 INFO  : 'con -block -timeout 60' command is executed.
10:54:30 INFO  : 'bpremove $bp_54_29_fsbl_bp' command is executed.
10:54:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:42 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:42 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:54:42 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:54:51 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_54_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:51 INFO  : 'con' command is executed.
10:54:51 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:54:51 INFO  : 'con' command is executed.
10:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:54:51 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
10:55:38 INFO  : Disconnected from the channel tcfchan#1.
10:55:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
10:55:52 INFO  : Platform repository initialization has completed.
10:55:52 INFO  : Registering command handlers for Vitis TCF services
10:55:53 INFO  : XSCT server has started successfully.
10:55:53 INFO  : plnx-install-location is set to ''
10:55:53 INFO  : Successfully done setting XSCT server connection channel  
10:55:53 INFO  : Successfully done query RDI_DATADIR 
10:55:53 INFO  : Successfully done setting workspace for the tool. 
10:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:57:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:58:12 INFO  : 'jtag frequency' command is executed.
10:58:12 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:58:12 INFO  : Context for 'APU' is selected.
10:58:13 INFO  : System reset is completed.
10:58:16 INFO  : 'after 3000' command is executed.
10:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:58:33 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:58:33 INFO  : Context for 'APU' is selected.
10:58:34 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:34 INFO  : Context for 'APU' is selected.
10:58:34 INFO  : Boot mode is read from the target.
10:58:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:38 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:39 INFO  : 'set bp_58_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:39 INFO  : 'con -block -timeout 60' command is executed.
10:58:39 INFO  : 'bpremove $bp_58_38_fsbl_bp' command is executed.
10:58:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:50 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:50 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:58:51 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:59:00 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_58_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:01 INFO  : 'con' command is executed.
10:59:01 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:59:01 INFO  : 'con' command is executed.
10:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:59:01 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
13:46:01 INFO  : Disconnected from the channel tcfchan#1.
13:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:46:02 INFO  : 'jtag frequency' command is executed.
13:46:02 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:46:02 INFO  : Context for 'APU' is selected.
13:46:02 INFO  : System reset is completed.
13:46:05 INFO  : 'after 3000' command is executed.
13:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:46:22 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
13:46:22 INFO  : Context for 'APU' is selected.
13:46:43 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
13:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:43 INFO  : Context for 'APU' is selected.
13:46:43 INFO  : Boot mode is read from the target.
13:46:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:46:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:46:47 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:46:47 INFO  : 'set bp_46_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:46:48 INFO  : 'con -block -timeout 60' command is executed.
13:46:48 INFO  : 'bpremove $bp_46_47_fsbl_bp' command is executed.
13:46:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:46:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:46:59 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:46:59 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:47:00 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
13:47:09 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
13:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_46_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:09 INFO  : 'con' command is executed.
13:47:09 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:47:09 INFO  : 'con' command is executed.
13:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

13:47:09 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
13:52:56 INFO  : Disconnected from the channel tcfchan#2.
13:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:52:56 INFO  : 'jtag frequency' command is executed.
13:52:56 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:52:56 INFO  : Context for 'APU' is selected.
13:52:57 INFO  : System reset is completed.
13:53:00 INFO  : 'after 3000' command is executed.
13:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:53:17 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
13:53:17 INFO  : Context for 'APU' is selected.
13:53:38 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
13:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:39 INFO  : Context for 'APU' is selected.
13:53:39 INFO  : Boot mode is read from the target.
13:53:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:43 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:43 INFO  : 'set bp_53_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:53:43 INFO  : 'con -block -timeout 60' command is executed.
13:53:43 INFO  : 'bpremove $bp_53_43_fsbl_bp' command is executed.
13:53:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:55 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:55 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:53:55 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
13:54:04 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
13:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_53_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:04 INFO  : 'con' command is executed.
13:54:04 INFO  : Context for processor 'psu_cortexa53_1' is selected.
13:54:04 INFO  : 'con' command is executed.
13:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

13:54:04 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
13:59:24 INFO  : Disconnected from the channel tcfchan#3.
13:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:59:24 INFO  : 'jtag frequency' command is executed.
13:59:24 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:24 INFO  : Context for 'APU' is selected.
13:59:25 INFO  : System reset is completed.
13:59:28 INFO  : 'after 3000' command is executed.
13:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:59:45 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
13:59:45 INFO  : Context for 'APU' is selected.
14:00:06 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
14:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:06 INFO  : Context for 'APU' is selected.
14:00:06 INFO  : Boot mode is read from the target.
14:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:11 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:11 INFO  : 'set bp_0_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:00:11 INFO  : 'con -block -timeout 60' command is executed.
14:00:11 INFO  : 'bpremove $bp_0_11_fsbl_bp' command is executed.
14:00:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:23 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:23 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:00:23 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
14:00:32 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
14:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_0_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:32 INFO  : 'con' command is executed.
14:00:32 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:00:32 INFO  : 'con' command is executed.
14:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

14:00:32 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
14:05:16 INFO  : Disconnected from the channel tcfchan#4.
14:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:05:17 INFO  : 'jtag frequency' command is executed.
14:05:17 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:05:17 INFO  : Context for 'APU' is selected.
14:05:18 INFO  : System reset is completed.
14:05:21 INFO  : 'after 3000' command is executed.
14:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:05:38 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
14:05:38 INFO  : Context for 'APU' is selected.
14:05:59 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
14:06:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:00 INFO  : Context for 'APU' is selected.
14:06:00 INFO  : Boot mode is read from the target.
14:06:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:04 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:04 INFO  : 'set bp_6_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:06:04 INFO  : 'con -block -timeout 60' command is executed.
14:06:04 INFO  : 'bpremove $bp_6_4_fsbl_bp' command is executed.
14:06:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:16 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:16 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:06:16 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
14:06:25 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
14:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_6_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:25 INFO  : 'con' command is executed.
14:06:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:06:25 INFO  : 'con' command is executed.
14:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

14:06:25 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
14:09:28 INFO  : Disconnected from the channel tcfchan#5.
14:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:29 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:09:29 INFO  : 'jtag frequency' command is executed.
14:09:29 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:29 INFO  : Context for 'APU' is selected.
14:09:30 INFO  : System reset is completed.
14:09:33 INFO  : 'after 3000' command is executed.
14:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:09:50 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
14:09:50 INFO  : Context for 'APU' is selected.
14:10:11 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
14:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:11 INFO  : Context for 'APU' is selected.
14:10:11 INFO  : Boot mode is read from the target.
14:10:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:15 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:15 INFO  : 'set bp_10_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:10:15 INFO  : 'con -block -timeout 60' command is executed.
14:10:15 INFO  : 'bpremove $bp_10_15_fsbl_bp' command is executed.
14:10:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:27 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:27 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:10:27 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
14:10:36 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
14:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_10_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:36 INFO  : 'con' command is executed.
14:10:36 INFO  : Context for processor 'psu_cortexa53_1' is selected.
14:10:37 INFO  : 'con' command is executed.
14:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

14:10:37 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
16:22:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip211 of version 2.0 not found in repositories

16:22:25 ERROR : (XSDB Server)ERROR: [hsmtasks-55-1452]  

16:22:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip211 of version 2.0 not found in repositories
ERROR: [hsmtasks-55-1452]  

16:22:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core lwip211 of version 2.0 not found in repositories
ERROR: [hsmtasks-55-1452]  

17:35:56 INFO  : Disconnected from the channel tcfchan#6.
17:37:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
17:37:42 INFO  : Platform repository initialization has completed.
17:37:43 INFO  : Registering command handlers for Vitis TCF services
17:37:43 INFO  : XSCT server has started successfully.
17:37:43 INFO  : plnx-install-location is set to ''
17:37:43 INFO  : Successfully done setting XSCT server connection channel  
17:37:43 INFO  : Successfully done query RDI_DATADIR 
17:37:43 INFO  : Successfully done setting workspace for the tool. 
17:43:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
17:43:17 INFO  : Platform repository initialization has completed.
17:43:17 INFO  : XSCT server has started successfully.
17:43:17 INFO  : Successfully done setting XSCT server connection channel  
17:43:18 INFO  : plnx-install-location is set to ''
17:43:18 INFO  : Successfully done setting workspace for the tool. 
17:43:18 INFO  : Successfully done query RDI_DATADIR 
17:43:18 INFO  : Registering command handlers for Vitis TCF services
18:22:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
18:22:40 INFO  : Platform repository initialization has completed.
18:22:41 INFO  : XSCT server has started successfully.
18:22:41 INFO  : plnx-install-location is set to ''
18:22:41 INFO  : Successfully done setting XSCT server connection channel  
18:22:41 INFO  : Registering command handlers for Vitis TCF services
18:22:41 INFO  : Successfully done setting workspace for the tool. 
18:22:41 INFO  : Successfully done query RDI_DATADIR 
18:24:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
18:25:00 INFO  : XSCT server has started successfully.
18:25:00 INFO  : plnx-install-location is set to ''
18:25:00 INFO  : Successfully done setting XSCT server connection channel  
18:25:00 INFO  : Successfully done setting workspace for the tool. 
18:25:00 INFO  : Platform repository initialization has completed.
18:25:00 INFO  : Successfully done query RDI_DATADIR 
18:25:01 INFO  : Registering command handlers for Vitis TCF services
19:04:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:04:13 INFO  : Platform repository initialization has completed.
19:04:14 INFO  : Registering command handlers for Vitis TCF services
19:04:15 INFO  : XSCT server has started successfully.
19:04:15 INFO  : plnx-install-location is set to ''
19:04:15 INFO  : Successfully done setting XSCT server connection channel  
19:04:15 INFO  : Successfully done query RDI_DATADIR 
19:04:15 INFO  : Successfully done setting workspace for the tool. 
19:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:26:43 INFO  : 'jtag frequency' command is executed.
19:26:43 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:26:43 INFO  : Context for 'APU' is selected.
19:26:44 INFO  : System reset is completed.
19:26:47 INFO  : 'after 3000' command is executed.
19:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}' command is executed.
19:27:05 INFO  : Device configured successfully with "D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
19:27:05 INFO  : Context for 'APU' is selected.
19:27:06 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
19:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:06 INFO  : Context for 'APU' is selected.
19:27:06 INFO  : Boot mode is read from the target.
19:27:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:27:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:27:10 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:27:10 INFO  : 'set bp_27_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:27:11 INFO  : 'con -block -timeout 60' command is executed.
19:27:11 INFO  : 'bpremove $bp_27_10_fsbl_bp' command is executed.
19:27:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:27:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:27:19 INFO  : The application 'D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf' is downloaded to processor 'psu_cortexa53_0'.
19:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-04721093-0"}
fpga -file D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_27_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:27:19 INFO  : 'con' command is executed.
19:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:27:19 INFO  : Launch script is exported to file 'D:\project\vitis_final\single_udp_test_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
19:39:07 INFO  : Disconnected from the channel tcfchan#1.
19:41:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:41:31 INFO  : Platform repository initialization has completed.
19:41:31 INFO  : XSCT server has started successfully.
19:41:31 INFO  : plnx-install-location is set to ''
19:41:32 INFO  : Successfully done setting XSCT server connection channel  
19:41:32 INFO  : Successfully done query RDI_DATADIR 
19:41:32 INFO  : Successfully done setting workspace for the tool. 
19:41:32 INFO  : Registering command handlers for Vitis TCF services
19:50:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:50:27 INFO  : Platform repository initialization has completed.
19:50:27 INFO  : XSCT server has started successfully.
19:50:27 INFO  : plnx-install-location is set to ''
19:50:27 INFO  : Successfully done setting XSCT server connection channel  
19:50:27 INFO  : Successfully done setting workspace for the tool. 
19:50:27 INFO  : Successfully done query RDI_DATADIR 
19:50:27 INFO  : Registering command handlers for Vitis TCF services
19:59:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:59:10 INFO  : XSCT server has started successfully.
19:59:10 INFO  : plnx-install-location is set to ''
19:59:10 INFO  : Successfully done setting XSCT server connection channel  
19:59:10 INFO  : Successfully done setting workspace for the tool. 
19:59:10 INFO  : Platform repository initialization has completed.
19:59:11 INFO  : Successfully done query RDI_DATADIR 
19:59:11 INFO  : Registering command handlers for Vitis TCF services
20:11:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:11:11 INFO  : XSCT server has started successfully.
20:11:11 INFO  : Successfully done setting XSCT server connection channel  
20:11:11 INFO  : plnx-install-location is set to ''
20:11:11 INFO  : Successfully done setting workspace for the tool. 
20:11:12 INFO  : Platform repository initialization has completed.
20:11:12 INFO  : Successfully done query RDI_DATADIR 
20:11:12 INFO  : Registering command handlers for Vitis TCF services
20:29:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:29:20 INFO  : XSCT server has started successfully.
20:29:20 INFO  : plnx-install-location is set to ''
20:29:20 INFO  : Successfully done setting XSCT server connection channel  
20:29:20 INFO  : Successfully done setting workspace for the tool. 
20:29:21 INFO  : Platform repository initialization has completed.
20:29:21 INFO  : Successfully done query RDI_DATADIR 
20:29:21 INFO  : Registering command handlers for Vitis TCF services
09:31:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:31:16 INFO  : XSCT server has started successfully.
09:31:16 INFO  : plnx-install-location is set to ''
09:31:16 INFO  : Successfully done setting XSCT server connection channel  
09:31:16 INFO  : Successfully done setting workspace for the tool. 
09:31:16 INFO  : Platform repository initialization has completed.
09:31:17 INFO  : Successfully done query RDI_DATADIR 
09:31:17 INFO  : Registering command handlers for Vitis TCF services
11:00:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
11:01:05 INFO  : Platform repository initialization has completed.
11:01:05 INFO  : XSCT server has started successfully.
11:01:05 INFO  : Registering command handlers for Vitis TCF services
11:01:06 INFO  : plnx-install-location is set to ''
11:01:06 INFO  : Successfully done setting XSCT server connection channel  
11:01:06 INFO  : Successfully done query RDI_DATADIR 
11:01:06 INFO  : Successfully done setting workspace for the tool. 
15:58:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
15:58:44 INFO  : XSCT server has started successfully.
15:58:44 INFO  : Successfully done setting XSCT server connection channel  
15:58:44 INFO  : plnx-install-location is set to ''
15:58:44 INFO  : Successfully done setting workspace for the tool. 
15:58:45 INFO  : Platform repository initialization has completed.
15:58:45 INFO  : Registering command handlers for Vitis TCF services
15:58:46 INFO  : Successfully done query RDI_DATADIR 
15:59:18 ERROR : Failed to execute command 'platform read {D:\project\vitis_final\lwip_modi_3\platform.spr}'. Click on details for more information.
16:00:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
16:00:40 INFO  : XSCT server has started successfully.
16:00:40 INFO  : Platform repository initialization has completed.
16:00:40 INFO  : plnx-install-location is set to ''
16:00:40 INFO  : Successfully done setting XSCT server connection channel  
16:00:40 INFO  : Successfully done query RDI_DATADIR 
16:00:41 INFO  : Successfully done setting workspace for the tool. 
16:00:41 INFO  : Registering command handlers for Vitis TCF services
16:01:07 ERROR : Failed to execute command 'platform read {D:\project\vitis_final\lwip_modi_3\platform.spr}'. Click on details for more information.
16:01:44 ERROR : Failed to execute command 'platform active {lwip_modi_3}'. Click on details for more information.
20:56:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:57:00 INFO  : Platform repository initialization has completed.
20:57:00 INFO  : Registering command handlers for Vitis TCF services
20:57:01 INFO  : XSCT server has started successfully.
20:57:02 INFO  : plnx-install-location is set to ''
20:57:02 INFO  : Successfully done setting XSCT server connection channel  
20:57:02 INFO  : Successfully done query RDI_DATADIR 
20:57:02 INFO  : Successfully done setting workspace for the tool. 
20:58:29 ERROR : Failed to execute command 'platform read {D:\project\vitis_final\lwip_modi_3\platform.spr}'. Click on details for more information.
20:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:59:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:00:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:00:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:01:11 INFO  : 'jtag frequency' command is executed.
21:01:11 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:01:11 INFO  : Context for 'APU' is selected.
21:01:12 INFO  : System reset is completed.
21:01:15 INFO  : 'after 3000' command is executed.
21:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
21:01:32 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:01:32 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:33 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Boot mode is read from the target.
21:01:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:37 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:38 INFO  : 'set bp_1_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:01:38 INFO  : 'con -block -timeout 60' command is executed.
21:01:38 INFO  : 'bpremove $bp_1_37_fsbl_bp' command is executed.
21:01:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:49 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:49 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:01:50 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:01:59 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_1_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:59 INFO  : 'con' command is executed.
21:01:59 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:01:59 INFO  : 'con' command is executed.
21:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:01:59 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:25:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:28:42 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
21:28:42 WARN  : xsct server communication channel is not established.
19:14:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
19:14:35 INFO  : XSCT server has started successfully.
19:14:35 INFO  : plnx-install-location is set to ''
19:14:35 INFO  : Successfully done setting XSCT server connection channel  
19:14:35 INFO  : Successfully done setting workspace for the tool. 
19:14:36 INFO  : Platform repository initialization has completed.
19:14:36 INFO  : Registering command handlers for Vitis TCF services
19:14:37 INFO  : Successfully done query RDI_DATADIR 
19:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:16:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:16:37 INFO  : 'jtag frequency' command is executed.
19:16:37 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:16:38 INFO  : Context for 'APU' is selected.
19:16:45 INFO  : System reset is completed.
19:16:48 INFO  : 'after 3000' command is executed.
19:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
19:17:07 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
19:17:07 INFO  : Context for 'APU' is selected.
19:17:09 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
19:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:09 INFO  : Context for 'APU' is selected.
19:17:10 INFO  : Boot mode is read from the target.
19:17:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:17 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:18 INFO  : 'set bp_17_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:17:22 INFO  : 'con -block -timeout 60' command is executed.
19:17:22 INFO  : 'bpremove $bp_17_17_fsbl_bp' command is executed.
19:17:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:36 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:38 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:17:39 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
19:17:50 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
19:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_17_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:54 INFO  : 'con' command is executed.
19:17:54 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:17:56 INFO  : 'con' command is executed.
19:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

19:17:56 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
19:24:09 INFO  : Disconnected from the channel tcfchan#1.
20:49:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:49:41 INFO  : Platform repository initialization has completed.
20:49:42 INFO  : XSCT server has started successfully.
20:49:42 INFO  : plnx-install-location is set to ''
20:49:42 INFO  : Registering command handlers for Vitis TCF services
20:49:43 INFO  : Successfully done setting XSCT server connection channel  
20:49:43 INFO  : Successfully done query RDI_DATADIR 
20:49:43 INFO  : Successfully done setting workspace for the tool. 
20:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:50:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:50:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:51:15 INFO  : 'jtag frequency' command is executed.
20:51:15 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:51:15 INFO  : Context for 'APU' is selected.
20:51:15 INFO  : System reset is completed.
20:51:18 INFO  : 'after 3000' command is executed.
20:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
20:51:36 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:51:36 INFO  : Context for 'APU' is selected.
20:51:38 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:39 INFO  : Context for 'APU' is selected.
20:51:39 INFO  : Boot mode is read from the target.
20:51:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:43 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:43 INFO  : 'set bp_51_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:51:43 INFO  : 'con -block -timeout 60' command is executed.
20:51:43 INFO  : 'bpremove $bp_51_43_fsbl_bp' command is executed.
20:51:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:55 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:55 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:51:55 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:52:05 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_51_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:05 INFO  : 'con' command is executed.
20:52:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:52:05 INFO  : 'con' command is executed.
20:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:52:05 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:55:11 INFO  : Disconnected from the channel tcfchan#1.
20:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:55:12 INFO  : 'jtag frequency' command is executed.
20:55:12 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:55:12 INFO  : Context for 'APU' is selected.
20:55:13 INFO  : System reset is completed.
20:55:16 INFO  : 'after 3000' command is executed.
20:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
20:55:32 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:55:33 INFO  : Context for 'APU' is selected.
20:56:09 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:09 INFO  : Context for 'APU' is selected.
20:56:10 INFO  : Boot mode is read from the target.
20:56:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:56:15 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:56:15 INFO  : 'set bp_56_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:56:15 INFO  : 'con -block -timeout 60' command is executed.
20:56:15 INFO  : 'bpremove $bp_56_15_fsbl_bp' command is executed.
20:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:56:26 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:56:26 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:56:26 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:56:35 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_56_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:36 INFO  : 'con' command is executed.
20:56:36 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:56:36 INFO  : 'con' command is executed.
20:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:56:36 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:02:29 INFO  : Checking for BSP changes to sync application flags for project 'cameralink_udp'...
21:02:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:02:29 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
21:02:29 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


21:02:36 INFO  : Checking for BSP changes to sync application flags for project 'camerlink_update'...
21:03:31 INFO  : Disconnected from the channel tcfchan#2.
21:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:03:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:03:50 INFO  : 'jtag frequency' command is executed.
21:03:50 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:03:50 INFO  : Context for 'APU' is selected.
21:03:51 INFO  : System reset is completed.
21:03:54 INFO  : 'after 3000' command is executed.
21:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
21:04:11 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:04:11 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:35 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : Boot mode is read from the target.
21:04:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:04:40 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:04:40 INFO  : 'set bp_4_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:04:40 INFO  : 'con -block -timeout 60' command is executed.
21:04:40 INFO  : 'bpremove $bp_4_40_fsbl_bp' command is executed.
21:04:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:04:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:04:51 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:04:51 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:04:52 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:05:01 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_4_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:01 INFO  : 'con' command is executed.
21:05:01 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:05:01 INFO  : 'con' command is executed.
21:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:05:01 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default_2.tcl'
21:05:56 INFO  : Disconnected from the channel tcfchan#7.
21:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:06:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:06:15 INFO  : 'jtag frequency' command is executed.
21:06:15 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:06:15 INFO  : Context for 'APU' is selected.
21:06:16 INFO  : System reset is completed.
21:06:19 INFO  : 'after 3000' command is executed.
21:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
21:06:36 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:06:36 INFO  : Context for 'APU' is selected.
21:07:00 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:00 INFO  : Context for 'APU' is selected.
21:07:00 INFO  : Boot mode is read from the target.
21:07:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:07:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:07:04 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:07:04 INFO  : 'set bp_7_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:07:04 INFO  : 'con -block -timeout 60' command is executed.
21:07:04 INFO  : 'bpremove $bp_7_4_fsbl_bp' command is executed.
21:07:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:07:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:07:16 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:07:16 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:07:16 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:07:25 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_7_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:07:25 INFO  : 'con' command is executed.
21:07:25 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:07:26 INFO  : 'con' command is executed.
21:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:07:26 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\debugger_cameralink_udp-default_2.tcl'
21:12:55 INFO  : Disconnected from the channel tcfchan#8.
21:27:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:27:38 INFO  : Platform repository initialization has completed.
21:27:38 INFO  : Registering command handlers for Vitis TCF services
21:27:41 INFO  : XSCT server has started successfully.
21:27:42 INFO  : plnx-install-location is set to ''
21:27:42 INFO  : Successfully done setting XSCT server connection channel  
21:27:42 INFO  : Successfully done query RDI_DATADIR 
21:27:42 INFO  : Successfully done setting workspace for the tool. 
21:28:05 INFO  : Projects exported to 'D:\project\vitis_export_archive.ide.zip'
21:47:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:48:06 INFO  : Platform repository initialization has completed.
21:48:06 INFO  : Registering command handlers for Vitis TCF services
21:48:08 INFO  : XSCT server has started successfully.
21:48:08 INFO  : plnx-install-location is set to ''
21:48:08 INFO  : Successfully done setting XSCT server connection channel  
21:48:08 INFO  : Successfully done query RDI_DATADIR 
21:48:08 INFO  : Successfully done setting workspace for the tool. 
21:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:49:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:49:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:33 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:49:33 INFO  : 'jtag frequency' command is executed.
21:49:33 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:49:35 INFO  : Context for 'APU' is selected.
21:49:42 INFO  : System reset is completed.
21:49:45 INFO  : 'after 3000' command is executed.
21:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
21:50:03 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:50:03 INFO  : Context for 'APU' is selected.
21:50:05 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:05 INFO  : Context for 'APU' is selected.
21:50:07 INFO  : Boot mode is read from the target.
21:50:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:50:12 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:50:13 INFO  : 'set bp_50_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:50:17 INFO  : 'con -block -timeout 60' command is executed.
21:50:17 INFO  : 'bpremove $bp_50_12_fsbl_bp' command is executed.
21:50:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:50:31 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:50:32 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:50:35 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:50:45 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_50_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:50 INFO  : 'con' command is executed.
21:50:50 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:50:52 INFO  : 'con' command is executed.
21:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:50:52 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:51:47 INFO  : Disconnected from the channel tcfchan#1.
10:18:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
10:18:36 INFO  : Registering command handlers for Vitis TCF services
10:18:36 INFO  : Platform repository initialization has completed.
10:18:39 INFO  : XSCT server has started successfully.
10:18:39 INFO  : plnx-install-location is set to ''
10:18:40 INFO  : Successfully done setting XSCT server connection channel  
10:18:40 INFO  : Successfully done query RDI_DATADIR 
10:18:40 INFO  : Successfully done setting workspace for the tool. 
10:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:19:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:20:08 INFO  : 'jtag frequency' command is executed.
10:20:08 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:20:08 INFO  : Context for 'APU' is selected.
10:20:09 INFO  : System reset is completed.
10:20:12 INFO  : 'after 3000' command is executed.
10:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:20:29 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
10:20:29 INFO  : Context for 'APU' is selected.
10:20:31 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
10:20:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:31 INFO  : Context for 'APU' is selected.
10:20:31 INFO  : Boot mode is read from the target.
10:20:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:20:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:20:35 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:20:35 INFO  : 'set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:20:35 INFO  : 'con -block -timeout 60' command is executed.
10:20:35 INFO  : 'bpremove $bp_20_35_fsbl_bp' command is executed.
10:20:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:20:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:20:48 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
10:20:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:20:48 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
10:20:57 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
10:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:20:57 INFO  : 'con' command is executed.
10:20:57 INFO  : Context for processor 'psu_cortexa53_1' is selected.
10:20:57 INFO  : 'con' command is executed.
10:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

10:20:57 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
11:25:29 INFO  : Disconnected from the channel tcfchan#1.
20:02:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
20:02:18 INFO  : Registering command handlers for Vitis TCF services
20:02:18 INFO  : Platform repository initialization has completed.
20:02:21 INFO  : XSCT server has started successfully.
20:02:22 INFO  : plnx-install-location is set to ''
20:02:22 INFO  : Successfully done setting XSCT server connection channel  
20:02:22 INFO  : Successfully done query RDI_DATADIR 
20:02:22 INFO  : Successfully done setting workspace for the tool. 
20:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:03:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:04:02 INFO  : 'jtag frequency' command is executed.
20:04:02 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:04:02 INFO  : Context for 'APU' is selected.
20:04:09 INFO  : System reset is completed.
20:04:12 INFO  : 'after 3000' command is executed.
20:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
20:04:29 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:04:29 INFO  : Context for 'APU' is selected.
20:04:30 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:30 INFO  : Context for 'APU' is selected.
20:04:32 INFO  : Boot mode is read from the target.
20:04:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:04:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:04:38 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:04:39 INFO  : 'set bp_4_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:04:42 INFO  : 'con -block -timeout 60' command is executed.
20:04:42 INFO  : 'bpremove $bp_4_38_fsbl_bp' command is executed.
20:04:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:04:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:04:56 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:04:57 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:05:01 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:05:11 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
20:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_4_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:16 INFO  : 'con' command is executed.
20:05:16 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:05:17 INFO  : 'con' command is executed.
20:05:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

20:05:17 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:31:43 INFO  : Disconnected from the channel tcfchan#1.
20:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:31:54 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:32:20 INFO  : 'jtag frequency' command is executed.
20:32:20 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:32:20 INFO  : Context for 'APU' is selected.
20:32:21 INFO  : System reset is completed.
20:32:24 INFO  : 'after 3000' command is executed.
20:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
20:32:43 INFO  : Device configured successfully with "D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:32:43 INFO  : Context for 'APU' is selected.
20:33:06 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:33:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:07 INFO  : Context for 'APU' is selected.
20:33:07 INFO  : Boot mode is read from the target.
20:33:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:33:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:33:12 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:33:13 INFO  : 'set bp_33_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:33:17 INFO  : 'con -block -timeout 60' command is executed.
20:33:17 INFO  : 'bpremove $bp_33_12_fsbl_bp' command is executed.
20:33:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:33:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:33:27 INFO  : The application 'D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_33_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:33:31 INFO  : 'con' command is executed.
20:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:33:31 INFO  : Launch script is exported to file 'D:\project\vitis_final\single_udp_test_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
20:36:08 INFO  : Checking for BSP changes to sync application flags for project 'single_udp_test'...
20:36:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:36:08 INFO  : Unable to read in MSS file D:\project\vitis_final\lwip_modi_3\export\lwip_modi_3\sw\lwip_modi_3\standalone_domain\system.mss : null
20:36:08 INFO  : Updating application flags with new BSP settings...
20:36:08 ERROR : Failed to update application flags from BSP for 'single_udp_test'. Reason:  Os Description not found for   
java.lang.RuntimeException:  Os Description not found for   
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:807)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:36:08 WARN  : Failed to closesw "D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss"
Reason: Cannot close sw design 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/standalone_domain/system.mss'.
Design is not opened in the current session.


20:37:03 INFO  : Disconnected from the channel tcfchan#2.
20:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:15 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:23 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
20:37:23 INFO  : 'jtag frequency' command is executed.
20:37:23 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:37:25 INFO  : Context for 'APU' is selected.
20:37:27 INFO  : System reset is completed.
20:37:30 INFO  : 'after 3000' command is executed.
20:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
20:37:48 INFO  : Device configured successfully with "D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
20:37:48 INFO  : Context for 'APU' is selected.
20:38:12 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
20:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:14 INFO  : Context for 'APU' is selected.
20:38:14 INFO  : Boot mode is read from the target.
20:38:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:38:19 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:38:20 INFO  : 'set bp_38_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:38:23 INFO  : 'con -block -timeout 60' command is executed.
20:38:23 INFO  : 'bpremove $bp_38_19_fsbl_bp' command is executed.
20:38:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:38:32 INFO  : The application 'D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_38_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:37 INFO  : 'con' command is executed.
20:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:38:37 INFO  : Launch script is exported to file 'D:\project\vitis_final\single_udp_test_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
21:59:56 INFO  : Disconnected from the channel tcfchan#5.
15:42:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
15:42:58 INFO  : XSCT server has started successfully.
15:42:58 INFO  : Platform repository initialization has completed.
15:42:59 INFO  : Registering command handlers for Vitis TCF services
15:43:00 INFO  : plnx-install-location is set to ''
15:43:00 INFO  : Successfully done query RDI_DATADIR 
15:43:00 INFO  : Successfully done setting XSCT server connection channel  
15:43:00 INFO  : Successfully done setting workspace for the tool. 
09:27:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
09:27:21 INFO  : XSCT server has started successfully.
09:27:21 INFO  : plnx-install-location is set to ''
09:27:21 INFO  : Successfully done setting XSCT server connection channel  
09:27:21 INFO  : Successfully done setting workspace for the tool. 
09:27:21 INFO  : Platform repository initialization has completed.
09:27:22 INFO  : Registering command handlers for Vitis TCF services
09:27:22 INFO  : Successfully done query RDI_DATADIR 
16:17:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
16:18:02 INFO  : Platform repository initialization has completed.
16:18:02 INFO  : XSCT server has started successfully.
16:18:02 INFO  : Successfully done setting XSCT server connection channel  
16:18:02 INFO  : plnx-install-location is set to ''
16:18:02 INFO  : Successfully done query RDI_DATADIR 
16:18:02 INFO  : Successfully done setting workspace for the tool. 
16:18:03 INFO  : Registering command handlers for Vitis TCF services
21:08:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:08:39 INFO  : Platform repository initialization has completed.
21:08:39 INFO  : Registering command handlers for Vitis TCF services
21:08:41 INFO  : XSCT server has started successfully.
21:08:42 INFO  : plnx-install-location is set to ''
21:08:42 INFO  : Successfully done setting XSCT server connection channel  
21:08:42 INFO  : Successfully done query RDI_DATADIR 
21:08:42 INFO  : Successfully done setting workspace for the tool. 
17:12:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
17:12:52 INFO  : XSCT server has started successfully.
17:12:52 INFO  : Successfully done setting XSCT server connection channel  
17:12:52 INFO  : plnx-install-location is set to ''
17:12:52 INFO  : Successfully done setting workspace for the tool. 
17:12:53 INFO  : Platform repository initialization has completed.
17:12:53 INFO  : Registering command handlers for Vitis TCF services
17:12:53 INFO  : Successfully done query RDI_DATADIR 
21:41:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
21:41:36 INFO  : Platform repository initialization has completed.
21:41:36 INFO  : Registering command handlers for Vitis TCF services
21:41:37 INFO  : XSCT server has started successfully.
21:41:37 INFO  : Successfully done setting XSCT server connection channel  
21:41:38 INFO  : plnx-install-location is set to ''
21:41:38 INFO  : Successfully done setting workspace for the tool. 
21:41:38 INFO  : Successfully done query RDI_DATADIR 
21:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:43:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:33 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:43:33 INFO  : 'jtag frequency' command is executed.
21:43:33 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:43:33 INFO  : Context for 'APU' is selected.
21:43:34 INFO  : System reset is completed.
21:43:37 INFO  : 'after 3000' command is executed.
21:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
21:43:54 INFO  : Device configured successfully with "D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
21:43:54 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
21:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:56 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : Boot mode is read from the target.
21:43:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:00 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:00 INFO  : 'set bp_44_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:44:00 INFO  : 'con -block -timeout 60' command is executed.
21:44:00 INFO  : 'bpremove $bp_44_0_fsbl_bp' command is executed.
21:44:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:12 INFO  : The application 'D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:12 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:44:13 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:44:22 INFO  : The application 'D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf' is downloaded to processor 'psu_cortexa53_1'.
21:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/project/vitis_final/cameralink_udp/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_44_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/cameralink_udp/Debug/cameralink_udp.elf
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/project/vitis_final/camerlink_update/Debug/camerlink_update.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:22 INFO  : 'con' command is executed.
21:44:22 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:44:22 INFO  : 'con' command is executed.
21:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

21:44:22 INFO  : Launch script is exported to file 'D:\project\vitis_final\cameralink_udp_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
22:03:55 INFO  : Disconnected from the channel tcfchan#1.
13:51:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
13:51:10 INFO  : XSCT server has started successfully.
13:51:10 INFO  : plnx-install-location is set to ''
13:51:10 INFO  : Successfully done setting XSCT server connection channel  
13:51:10 INFO  : Successfully done setting workspace for the tool. 
13:51:11 INFO  : Platform repository initialization has completed.
13:51:12 INFO  : Successfully done query RDI_DATADIR 
13:51:12 INFO  : Registering command handlers for Vitis TCF services
17:00:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\vitis_final\temp_xsdb_launch_script.tcl
17:00:40 INFO  : Platform repository initialization has completed.
17:00:40 INFO  : XSCT server has started successfully.
17:00:40 INFO  : Successfully done setting XSCT server connection channel  
17:00:41 INFO  : Registering command handlers for Vitis TCF services
17:00:41 INFO  : plnx-install-location is set to ''
17:00:41 INFO  : Successfully done setting workspace for the tool. 
17:00:41 INFO  : Successfully done query RDI_DATADIR 
17:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251251359' is selected.
17:02:31 INFO  : 'jtag frequency' command is executed.
17:02:31 INFO  : Sourcing of 'C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:31 INFO  : Context for 'APU' is selected.
17:02:49 INFO  : System reset is completed.
17:02:52 INFO  : 'after 3000' command is executed.
17:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251251359" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251251359-04721093-0"}' command is executed.
17:03:00 INFO  : Device configured successfully with "D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit"
17:03:00 INFO  : Context for 'APU' is selected.
17:03:07 INFO  : Hardware design and registers information is loaded from 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa'.
17:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:07 INFO  : Context for 'APU' is selected.
17:03:11 INFO  : Boot mode is read from the target.
17:03:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:18 INFO  : The application 'D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:25 INFO  : 'set bp_3_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:32 INFO  : 'con -block -timeout 60' command is executed.
17:03:32 INFO  : 'bpremove $bp_3_18_fsbl_bp' command is executed.
17:03:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:40 INFO  : The application 'D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx_vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251251359" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251251359-04721093-0"}
fpga -file D:/project/vitis_final/single_udp_test/_ide/bitstream/cameralink_display_wrapper_1_24_2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/hw/cameralink_display_wrapper_1_24_2.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/lwip_modi_3/export/lwip_modi_3/sw/lwip_modi_3/boot/fsbl.elf
set bp_3_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/project/vitis_final/single_udp_test/Debug/single_udp_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:54 INFO  : 'con' command is executed.
17:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:54 INFO  : Launch script is exported to file 'D:\project\vitis_final\single_udp_test_system\_ide\scripts\systemdebugger_cameralink_udp_system_standalone.tcl'
17:28:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\new\ps_code_v1.0\git_test\QuuuZao\temp_xsdb_launch_script.tcl
17:28:54 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:28:54 INFO  : Platform repository initialization has completed.
17:28:54 INFO  : Registering command handlers for Vitis TCF services
17:28:54 INFO  : XSCT server has started successfully.
17:28:54 INFO  : plnx-install-location is set to ''
17:28:54 INFO  : Successfully done setting XSCT server connection channel  
17:28:55 INFO  : Successfully done setting workspace for the tool. 
17:28:55 INFO  : Successfully done query RDI_DATADIR 
17:30:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\new\ps_code_v1.0\git_test\QuuuZao\temp_xsdb_launch_script.tcl
17:30:53 INFO  : XSCT server has started successfully.
17:30:53 INFO  : Successfully done setting XSCT server connection channel  
17:30:53 INFO  : plnx-install-location is set to ''
17:30:53 INFO  : Successfully done setting workspace for the tool. 
17:30:53 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:30:53 INFO  : Platform repository initialization has completed.
17:30:53 INFO  : Registering command handlers for Vitis TCF services
17:30:53 INFO  : Successfully done query RDI_DATADIR 
17:32:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\new\ps_code_v1.0\git_test\QuuuZao\temp_xsdb_launch_script.tcl
17:32:31 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:32:31 INFO  : Platform repository initialization has completed.
17:32:31 INFO  : Registering command handlers for Vitis TCF services
17:32:32 INFO  : XSCT server has started successfully.
17:32:32 INFO  : plnx-install-location is set to ''
17:32:32 INFO  : Successfully done setting XSCT server connection channel  
17:32:32 INFO  : Successfully done query RDI_DATADIR 
17:32:32 INFO  : Successfully done setting workspace for the tool. 
18:05:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\new\ps_code_v1.0\git_test\QuuuZao\temp_xsdb_launch_script.tcl
18:06:05 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


18:06:05 INFO  : Platform repository initialization has completed.
18:06:05 INFO  : Registering command handlers for Vitis TCF services
18:06:06 INFO  : XSCT server has started successfully.
18:06:06 INFO  : plnx-install-location is set to ''
18:06:06 INFO  : Successfully done query RDI_DATADIR 
18:06:06 INFO  : Successfully done setting XSCT server connection channel  
18:06:06 INFO  : Successfully done setting workspace for the tool. 
15:45:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\quzao\QuuuZao\temp_xsdb_launch_script.tcl
15:45:45 INFO  : XSCT server has started successfully.
15:45:46 INFO  : plnx-install-location is set to ''
15:45:46 INFO  : Successfully done setting XSCT server connection channel  
15:45:46 INFO  : Successfully done setting workspace for the tool. 
15:45:47 INFO  : Platform repository initialization has completed.
15:45:47 INFO  : Registering command handlers for Vitis TCF services
15:45:48 INFO  : Successfully done query RDI_DATADIR 
