{
  "main": {
    "id": "e2f66dacd7d5629c",
    "type": "split",
    "children": [
      {
        "id": "6ae3e7e1ef02b292",
        "type": "tabs",
        "children": [
          {
            "id": "39876696d81dcafa",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "README FPGA Linux.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "c1430b0bb333d22c",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "RESULTS.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "d5d0fc3bc9275e32",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Report Planning 2.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "5f072da946656e8f",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "README Kubernetes Cluster.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "193fd0fb38482015",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "README Microk8s kubectl Management Commands.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "8f6a5e5f52af5458",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "README FPGA Development Notes.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 5
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "efe3548a9a75a4ef",
    "type": "split",
    "children": [
      {
        "id": "fcf9c209e0f638ab",
        "type": "tabs",
        "children": [
          {
            "id": "6221d33c288001a7",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "9c273622f2b9b2b4",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "iper",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "70e77a6db7467eda",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "horizontal",
    "width": 200
  },
  "right": {
    "id": "3871146c797d8bbd",
    "type": "split",
    "children": [
      {
        "id": "a0f81e87ad577a0e",
        "type": "tabs",
        "children": [
          {
            "id": "0493b8dc5a0db358",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "README FPGA Development Notes.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "afe7ca10ab67e88b",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "README FPGA Development Notes.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "ddde1cfd25ed7fed",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "536043b94fd777c5",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "README FPGA Development Notes.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "8f6a5e5f52af5458",
  "lastOpenFiles": [
    "README Microk8s kubectl Management Commands.md",
    "README Kubernetes Cluster.md",
    "Report Planning 2.md",
    "README FPGA Linux.md",
    "README Board definition files.md",
    "Proposal Feedback.md",
    "README Dependencies.md",
    "README FPGA Development Notes.md",
    "RESULTS.md",
    "Report Planning.md",
    "README Software.md",
    "Bare_metal README.md",
    "Seminar Feedback.md",
    "Seminar Notes.md",
    "Figures/example network overview.png",
    "Figures/FPGA_Architecture_1.svg",
    "Figures/Network_Overview.svg",
    "Figures/Network_Overview 1.svg",
    "Figures/tcp-ip-end-to-end.png",
    "Pasted image 20240824160042.png",
    "Draft Proposal Notes.md",
    "Network_Overview Code.md",
    "FPGA_Architecture_1 Code.md",
    "Proposal Sources List.md",
    "Pasted image 20240401142642.png",
    "Figures/Network_Overview Code.md",
    "Figures/FPGA_Architecture_1 Code.md",
    "Figures/FPGA_Architecture_1 Code2.txt",
    "Figures/FPGA_Architecture_1 Code.txt",
    "Figures/Untitled.md",
    "Figures/FPGA_Architecture_2.svg",
    "Figures/FPGA_Architecture_2 Code.md",
    "Figures/Unconfirmed 767005.crdownload",
    "Figures/Unconfirmed 820128.crdownload",
    "Figures/Unconfirmed 925885.crdownload",
    "Figures/Unconfirmed 340647.crdownload",
    "Figures/Unconfirmed 932486.crdownload",
    "Figures/Unconfirmed 536058.crdownload",
    "Figures",
    "Unconfirmed 738353.crdownload",
    "Thesis Topic Desc..md",
    "Welcome.md"
  ]
}