# 16-bit-CPU-made-from-scratch-in-Verilog
A 16-bit RISC-style CPU built in Verilog with multi-cycle execution, custom ISA, ALU, register file, and FSM-based controller. Supports R-type, I-type, and branch instructions. Designed from scratch during freshman summer to learn RTL and digital design.



![cpu_diagram](https://github.com/user-attachments/assets/0366155d-d532-49f2-b8b5-c9ba0c8c288e)





