

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Dec 13 17:45:26 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATBbits	set	3978
    48  0000                     _PORTBbits	set	3969
    49  0000                     _LATA	set	3977
    50  0000                     _TRISA	set	3986
    51  0000                     _LATB	set	3978
    52  0000                     _TRISB	set	3987
    53  0000                     _CCP1CON	set	4029
    54  0000                     _CMCON	set	4020
    55  0000                     _ADCON1	set	4033
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  007F7E                     __pcinit:
    61                           	callstack 0
    62  007F7E                     start_initialization:
    63                           	callstack 0
    64  007F7E                     __initialization:
    65                           	callstack 0
    66  007F7E                     end_of_initialization:
    67                           	callstack 0
    68  007F7E                     __end_of__initialization:
    69                           	callstack 0
    70  007F7E  0100               	movlb	0
    71  007F80  EFC2  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000001                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000001                     ??_main:
    77                           
    78                           ; 1 bytes @ 0x0
    79  000001                     	ds	2
    80                           
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 13 in file "main.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   100 ;;      Params:         0       0       0       0       0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0       0       0
   102 ;;      Temps:          2       0       0       0       0       0       0       0       0
   103 ;;      Totals:         2       0       0       0       0       0       0       0       0
   104 ;;Total ram usage:        2 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113  007F84                     __ptext0:
   114                           	callstack 0
   115  007F84                     _main:
   116                           	callstack 31
   117  007F84                     
   118                           ;main.c: 14:     ADCON1 = 0x0F;
   119  007F84  0E0F               	movlw	15
   120  007F86  6EC1               	movwf	193,c	;volatile
   121                           
   122                           ;main.c: 15:     CMCON = 0x07;
   123  007F88  0E07               	movlw	7
   124  007F8A  6EB4               	movwf	180,c	;volatile
   125                           
   126                           ;main.c: 16:     CCP1CON = 0;
   127  007F8C  0E00               	movlw	0
   128  007F8E  6EBD               	movwf	189,c	;volatile
   129                           
   130                           ;main.c: 17:     TRISB=0b00011111;
   131  007F90  0E1F               	movlw	31
   132  007F92  6E93               	movwf	147,c	;volatile
   133                           
   134                           ;main.c: 18:     LATB =0;
   135  007F94  0E00               	movlw	0
   136  007F96  6E8A               	movwf	138,c	;volatile
   137                           
   138                           ;main.c: 20:     TRISA = 0;
   139  007F98  0E00               	movlw	0
   140  007F9A  6E92               	movwf	146,c	;volatile
   141                           
   142                           ;main.c: 21:     LATA = 0;
   143  007F9C  0E00               	movlw	0
   144  007F9E  6E89               	movwf	137,c	;volatile
   145  007FA0                     l712:
   146                           
   147                           ;main.c: 25:         if (PORTBbits.RB2 == 1){
   148  007FA0  A481               	btfss	129,2,c	;volatile
   149  007FA2  EFD5  F03F         	goto	u11
   150  007FA6  EFD7  F03F         	goto	u10
   151  007FAA                     u11:
   152  007FAA  EFDA  F03F         	goto	l26
   153  007FAE                     u10:
   154  007FAE                     
   155                           ;main.c: 26:             LATBbits.LATB5 = 1;
   156  007FAE  8A8A               	bsf	138,5,c	;volatile
   157                           
   158                           ;main.c: 27:         }
   159  007FB0  EFDB  F03F         	goto	l27
   160  007FB4                     l26:
   161                           
   162                           ;main.c: 29:             LATBbits.LATB5 = 0;
   163  007FB4  9A8A               	bcf	138,5,c	;volatile
   164  007FB6                     l27:
   165                           
   166                           ;main.c: 32:         if (PORTBbits.RB3 == 1){
   167  007FB6  A681               	btfss	129,3,c	;volatile
   168  007FB8  EFE0  F03F         	goto	u21
   169  007FBC  EFE2  F03F         	goto	u20
   170  007FC0                     u21:
   171  007FC0  EFE5  F03F         	goto	l28
   172  007FC4                     u20:
   173  007FC4                     
   174                           ;main.c: 33:             LATBbits.LATB6 = 1;
   175  007FC4  8C8A               	bsf	138,6,c	;volatile
   176                           
   177                           ;main.c: 34:         }
   178  007FC6  EFE6  F03F         	goto	l29
   179  007FCA                     l28:
   180                           
   181                           ;main.c: 36:             LATBbits.LATB6 = 0;
   182  007FCA  9C8A               	bcf	138,6,c	;volatile
   183  007FCC                     l29:
   184                           
   185                           ;main.c: 39:         if (PORTBbits.RB4 == 1){
   186  007FCC  A881               	btfss	129,4,c	;volatile
   187  007FCE  EFEB  F03F         	goto	u31
   188  007FD2  EFED  F03F         	goto	u30
   189  007FD6                     u31:
   190  007FD6  EFF0  F03F         	goto	l30
   191  007FDA                     u30:
   192  007FDA                     
   193                           ;main.c: 40:             LATBbits.LATB7 = 1;
   194  007FDA  8E8A               	bsf	138,7,c	;volatile
   195                           
   196                           ;main.c: 41:         }
   197  007FDC  EFF1  F03F         	goto	l720
   198  007FE0                     l30:
   199                           
   200                           ;main.c: 43:             LATBbits.LATB7 = 0;
   201  007FE0  9E8A               	bcf	138,7,c	;volatile
   202  007FE2                     l720:
   203                           
   204                           ;main.c: 46:         _delay((unsigned long)((200)*(12000000/4000.0)));
   205  007FE2  0E04               	movlw	4
   206  007FE4  6E02               	movwf	(??_main+1)^0,c
   207  007FE6  0E0C               	movlw	12
   208  007FE8  6E01               	movwf	??_main^0,c
   209  007FEA  0E34               	movlw	52
   210  007FEC                     u47:
   211  007FEC  2EE8               	decfsz	wreg,f,c
   212  007FEE  D7FE               	bra	u47
   213  007FF0  2E01               	decfsz	??_main^0,f,c
   214  007FF2  D7FC               	bra	u47
   215  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   216  007FF6  D7FA               	bra	u47
   217  007FF8  EFD0  F03F         	goto	l712
   218  007FFC  EF00  F000         	goto	start
   219  008000                     __end_of_main:
   220                           	callstack 0
   221  0000                     
   222                           	psect	rparam
   223  0000                     
   224                           	psect	idloc
   225                           
   226                           ;Config register IDLOC0 @ 0x200000
   227                           ;	unspecified, using default values
   228  200000                     	org	2097152
   229  200000  FF                 	db	255
   230                           
   231                           ;Config register IDLOC1 @ 0x200001
   232                           ;	unspecified, using default values
   233  200001                     	org	2097153
   234  200001  FF                 	db	255
   235                           
   236                           ;Config register IDLOC2 @ 0x200002
   237                           ;	unspecified, using default values
   238  200002                     	org	2097154
   239  200002  FF                 	db	255
   240                           
   241                           ;Config register IDLOC3 @ 0x200003
   242                           ;	unspecified, using default values
   243  200003                     	org	2097155
   244  200003  FF                 	db	255
   245                           
   246                           ;Config register IDLOC4 @ 0x200004
   247                           ;	unspecified, using default values
   248  200004                     	org	2097156
   249  200004  FF                 	db	255
   250                           
   251                           ;Config register IDLOC5 @ 0x200005
   252                           ;	unspecified, using default values
   253  200005                     	org	2097157
   254  200005  FF                 	db	255
   255                           
   256                           ;Config register IDLOC6 @ 0x200006
   257                           ;	unspecified, using default values
   258  200006                     	org	2097158
   259  200006  FF                 	db	255
   260                           
   261                           ;Config register IDLOC7 @ 0x200007
   262                           ;	unspecified, using default values
   263  200007                     	org	2097159
   264  200007  FF                 	db	255
   265                           
   266                           	psect	config
   267                           
   268                           ;Config register CONFIG1L @ 0x300000
   269                           ;	PLL Prescaler Selection bits
   270                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   271                           ;	System Clock Postscaler Selection bits
   272                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   273                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   274                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   275  300000                     	org	3145728
   276  300000  20                 	db	32
   277                           
   278                           ;Config register CONFIG1H @ 0x300001
   279                           ;	Oscillator Selection bits
   280                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   281                           ;	Fail-Safe Clock Monitor Enable bit
   282                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   283                           ;	Internal/External Oscillator Switchover bit
   284                           ;	IESO = OFF, Oscillator Switchover mode disabled
   285  300001                     	org	3145729
   286  300001  02                 	db	2
   287                           
   288                           ;Config register CONFIG2L @ 0x300002
   289                           ;	Power-up Timer Enable bit
   290                           ;	PWRT = OFF, PWRT disabled
   291                           ;	Brown-out Reset Enable bits
   292                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   293                           ;	Brown-out Reset Voltage bits
   294                           ;	BORV = 3, Minimum setting 2.05V
   295                           ;	USB Voltage Regulator Enable bit
   296                           ;	VREGEN = OFF, USB voltage regulator disabled
   297  300002                     	org	3145730
   298  300002  1F                 	db	31
   299                           
   300                           ;Config register CONFIG2H @ 0x300003
   301                           ;	Watchdog Timer Enable bit
   302                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   303                           ;	Watchdog Timer Postscale Select bits
   304                           ;	WDTPS = 32768, 1:32768
   305  300003                     	org	3145731
   306  300003  1E                 	db	30
   307                           
   308                           ; Padding undefined space
   309  300004                     	org	3145732
   310  300004  FF                 	db	255
   311                           
   312                           ;Config register CONFIG3H @ 0x300005
   313                           ;	CCP2 MUX bit
   314                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   315                           ;	PORTB A/D Enable bit
   316                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   317                           ;	Low-Power Timer 1 Oscillator Enable bit
   318                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   319                           ;	MCLR Pin Enable bit
   320                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   321  300005                     	org	3145733
   322  300005  83                 	db	131
   323                           
   324                           ;Config register CONFIG4L @ 0x300006
   325                           ;	Stack Full/Underflow Reset Enable bit
   326                           ;	STVREN = ON, Stack full/underflow will cause Reset
   327                           ;	Single-Supply ICSP Enable bit
   328                           ;	LVP = ON, Single-Supply ICSP enabled
   329                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   330                           ;	ICPRT = OFF, ICPORT disabled
   331                           ;	Extended Instruction Set Enable bit
   332                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   333                           ;	Background Debugger Enable bit
   334                           ;	DEBUG = 0x1, unprogrammed default
   335  300006                     	org	3145734
   336  300006  85                 	db	133
   337                           
   338                           ; Padding undefined space
   339  300007                     	org	3145735
   340  300007  FF                 	db	255
   341                           
   342                           ;Config register CONFIG5L @ 0x300008
   343                           ;	Code Protection bit
   344                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   345                           ;	Code Protection bit
   346                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   347                           ;	Code Protection bit
   348                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   349                           ;	Code Protection bit
   350                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   351  300008                     	org	3145736
   352  300008  0F                 	db	15
   353                           
   354                           ;Config register CONFIG5H @ 0x300009
   355                           ;	Boot Block Code Protection bit
   356                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   357                           ;	Data EEPROM Code Protection bit
   358                           ;	CPD = OFF, Data EEPROM is not code-protected
   359  300009                     	org	3145737
   360  300009  C0                 	db	192
   361                           
   362                           ;Config register CONFIG6L @ 0x30000A
   363                           ;	Write Protection bit
   364                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   365                           ;	Write Protection bit
   366                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   367                           ;	Write Protection bit
   368                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   369                           ;	Write Protection bit
   370                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   371  30000A                     	org	3145738
   372  30000A  0F                 	db	15
   373                           
   374                           ;Config register CONFIG6H @ 0x30000B
   375                           ;	Configuration Register Write Protection bit
   376                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   377                           ;	Boot Block Write Protection bit
   378                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   379                           ;	Data EEPROM Write Protection bit
   380                           ;	WRTD = OFF, Data EEPROM is not write-protected
   381  30000B                     	org	3145739
   382  30000B  E0                 	db	224
   383                           
   384                           ;Config register CONFIG7L @ 0x30000C
   385                           ;	Table Read Protection bit
   386                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   387                           ;	Table Read Protection bit
   388                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   389                           ;	Table Read Protection bit
   390                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   391                           ;	Table Read Protection bit
   392                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   393  30000C                     	org	3145740
   394  30000C  0F                 	db	15
   395                           
   396                           ;Config register CONFIG7H @ 0x30000D
   397                           ;	Boot Block Table Read Protection bit
   398                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   399  30000D                     	org	3145741
   400  30000D  40                 	db	64
   401                           tosu	equ	0xFFF
   402                           tosh	equ	0xFFE
   403                           tosl	equ	0xFFD
   404                           stkptr	equ	0xFFC
   405                           pclatu	equ	0xFFB
   406                           pclath	equ	0xFFA
   407                           pcl	equ	0xFF9
   408                           tblptru	equ	0xFF8
   409                           tblptrh	equ	0xFF7
   410                           tblptrl	equ	0xFF6
   411                           tablat	equ	0xFF5
   412                           prodh	equ	0xFF4
   413                           prodl	equ	0xFF3
   414                           indf0	equ	0xFEF
   415                           postinc0	equ	0xFEE
   416                           postdec0	equ	0xFED
   417                           preinc0	equ	0xFEC
   418                           plusw0	equ	0xFEB
   419                           fsr0h	equ	0xFEA
   420                           fsr0l	equ	0xFE9
   421                           wreg	equ	0xFE8
   422                           indf1	equ	0xFE7
   423                           postinc1	equ	0xFE6
   424                           postdec1	equ	0xFE5
   425                           preinc1	equ	0xFE4
   426                           plusw1	equ	0xFE3
   427                           fsr1h	equ	0xFE2
   428                           fsr1l	equ	0xFE1
   429                           bsr	equ	0xFE0
   430                           indf2	equ	0xFDF
   431                           postinc2	equ	0xFDE
   432                           postdec2	equ	0xFDD
   433                           preinc2	equ	0xFDC
   434                           plusw2	equ	0xFDB
   435                           fsr2h	equ	0xFDA
   436                           fsr2l	equ	0xFD9
   437                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Dec 13 17:45:26 2020

                     l30 7FE0                       l26 7FB4                       l27 7FB6  
                     l28 7FCA                       l29 7FCC                       u10 7FAE  
                     u11 7FAA                       u20 7FC4                       u21 7FC0  
                     u30 7FDA                       u31 7FD6                       u47 7FEC  
                    l710 7F84                      l720 7FE2                      l712 7FA0  
                    l714 7FAE                      l716 7FC4                      l718 7FDA  
                    wreg 000FE8                     _LATA 000F89                     _LATB 000F8A  
                   _main 7F84                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _CMCON 000FB4                    _TRISA 000F92  
                  _TRISB 000F93          __initialization 7F7E             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
             __accesstop 0060  __end_of__initialization 7F7E            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  _CCP1CON 000FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F7E                  __ramtop 0800  
                __ptext0 7F84     end_of_initialization 7F7E                _PORTBbits 000F81  
    start_initialization 7F7E                 _LATBbits 000F8A                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 007C  
