--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    4.579(R)|      SLOW  |   -1.281(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    6.381(R)|      SLOW  |   -1.445(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    5.282(R)|      SLOW  |   -1.471(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.022(R)|      SLOW  |   -1.528(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    4.656(R)|      SLOW  |   -1.248(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    5.835(R)|      SLOW  |   -1.592(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    5.175(R)|      SLOW  |   -1.623(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    5.331(R)|      SLOW  |   -1.851(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    5.169(R)|      SLOW  |   -1.824(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    3.811(R)|      SLOW  |   -1.586(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    6.017(R)|      SLOW  |   -2.704(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.868(R)|      SLOW  |         3.783(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<1>      |         5.667(R)|      SLOW  |         3.662(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<2>      |         5.708(R)|      SLOW  |         3.687(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<3>      |         5.662(R)|      SLOW  |         3.672(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
hsync       |         7.735(R)|      SLOW  |         4.994(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
led<0>      |         8.661(R)|      SLOW  |         5.010(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<0>      |         5.989(R)|      SLOW  |         3.900(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<1>      |         6.037(R)|      SLOW  |         3.907(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<2>      |         6.482(R)|      SLOW  |         4.181(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<3>      |         6.693(R)|      SLOW  |         4.383(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<4>      |         6.443(R)|      SLOW  |         4.181(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<5>      |         6.373(R)|      SLOW  |         4.103(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<6>      |         6.451(R)|      SLOW  |         4.166(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vgablue<1>  |         7.812(R)|      SLOW  |         4.975(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         7.593(R)|      SLOW  |         4.840(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.760(R)|      SLOW  |         4.907(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.748(R)|      SLOW  |         4.613(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         7.725(R)|      SLOW  |         4.801(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.760(R)|      SLOW  |         4.499(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.799(R)|      SLOW  |         4.733(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.917(R)|      SLOW  |         4.580(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         7.550(R)|      SLOW  |         4.883(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  233.451|  223.683|  219.661|  223.844|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<1>      |led<1>         |    8.099|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.761|
switch<4>      |led<4>         |    6.953|
switch<5>      |led<5>         |    7.008|
switch<6>      |led<6>         |    6.942|
switch<7>      |led<7>         |    7.503|
---------------+---------------+---------+


Analysis completed Fri Dec 01 06:09:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 417 MB



