$date
	Mon Oct 28 09:44:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carryOut $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
b0 #
0"
b0 !
$end
#10
b1000 !
b11 $
b101 #
#20
b1001 !
1%
#30
1"
b0 !
0%
b1 $
b1111 #
#40
b1 !
1%
#50
b101 !
b1010 $
b1010 #
#60
b111 !
b1100 #
#70
