<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUBaseInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUBaseInfo.h - Top level definitions for AMDGPU ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="keyword">struct </span><a class="code hl_struct" href="structamd__kernel__code__t.html">amd_kernel_code_t</a>;</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">struct </span><a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">class </span>Argument;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">class </span><a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">Function</a>;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span>GlobalValue;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>MCRegisterClass;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>StringRef;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>Triple;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">namespace </span>amdhsa {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">struct </span>kernel_descriptor_t;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>}</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">struct </span>IsaVersion;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// \returns HSA OS ABI Version identification.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span>Optional&lt;uint8_t&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(<span class="keyword">const</span> MCSubtargetInfo *STI);<span class="comment"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// \returns True if HSA OS ABI Version identification is 2,</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/// false otherwise.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">isHsaAbiVersion2</a>(<span class="keyword">const</span> MCSubtargetInfo *STI);<span class="comment"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// \returns True if HSA OS ABI Version identification is 3,</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/// false otherwise.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">isHsaAbiVersion3</a>(<span class="keyword">const</span> MCSubtargetInfo *STI);</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="foldopen" id="foldopen00048" data-start="{" data-end="};">
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">   48</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">   49</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">Format</a>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">   50</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">   51</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">NumComponents</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">   52</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">   53</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">DataFormat</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>};</div>
</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a2f5af33a4485637fb565fc73060f906e">   56</a></span><span class="preprocessor">#define GET_MIMGBaseOpcode_DECL</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a6323578200a12f7c0c7d464b683665a4">   57</a></span><span class="preprocessor">#define GET_MIMGDim_DECL</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a875d19c1b233067790f02ecdd787a093">   58</a></span><span class="preprocessor">#define GET_MIMGEncoding_DECL</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0cdd08feec2bab7ac62300cbe07de317">   59</a></span><span class="preprocessor">#define GET_MIMGLZMapping_DECL</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0e75421681bc971c531fa805d8d19f3e">   60</a></span><span class="preprocessor">#define GET_MIMGMIPMapping_DECL</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">namespace </span>IsaInfo {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// The closed Vulkan driver sets 96, which limits the wave count to 8 but</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">// doesn&#39;t spill SGPRs as much as when 80 is set.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea5b5c7c0eaf47f7ad83186812ec4198b3">   68</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a> = 16</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea29e2fa927ce0f8856b11d9a1c4926253">   70</a></span>};</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="foldopen" id="foldopen00072" data-start="{" data-end="};">
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">   72</a></span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">Unsupported</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">Any</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">Off</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">On</a></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>};</div>
</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="foldopen" id="foldopen00079" data-start="{" data-end="};">
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">   79</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">AMDGPUTargetID</a> {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> XnackSetting;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> SramEccSetting;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">AMDGPUTargetID</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">   86</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">~AMDGPUTargetID</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">  /// \return True if the current xnack setting is not &quot;Unsupported&quot;.</span></div>
<div class="foldopen" id="foldopen00089" data-start="{" data-end="}">
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">   89</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">isXnackSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keywordflow">return</span> XnackSetting != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  }</div>
</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">  /// \returns True if the current xnack setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="foldopen" id="foldopen00094" data-start="{" data-end="}">
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">   94</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordflow">return</span> XnackSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        XnackSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  }</div>
</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"></span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">  /// \returns True if current xnack setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">  /// false otherwise.</span></div>
<div class="foldopen" id="foldopen00101" data-start="{" data-end="}">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">  101</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">isXnackOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  }</div>
</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">  /// \returns The current xnack TargetIDSetting, possible options are</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="foldopen" id="foldopen00108" data-start="{" data-end="}">
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">  108</a></span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keywordflow">return</span> XnackSetting;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  }</div>
</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// Sets xnack setting to \p NewXnackSetting.</span></div>
<div class="foldopen" id="foldopen00113" data-start="{" data-end="}">
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">  113</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">setXnackSetting</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewXnackSetting</a>) {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    XnackSetting = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewXnackSetting</a>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  }</div>
</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">  /// \return True if the current sramecc setting is not &quot;Unsupported&quot;.</span></div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="}">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">  118</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">isSramEccSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keywordflow">return</span> SramEccSetting != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  }</div>
</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"></span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">  /// \returns True if the current sramecc setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="foldopen" id="foldopen00123" data-start="{" data-end="}">
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">  123</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">isSramEccOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordflow">return</span> SramEccSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      SramEccSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  }</div>
</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"></span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">  /// \returns True if current sramecc setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">  /// false otherwise.</span></div>
<div class="foldopen" id="foldopen00130" data-start="{" data-end="}">
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">  130</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">isSramEccOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  }</div>
</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"></span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">  /// \returns The current sramecc TargetIDSetting, possible options are</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="foldopen" id="foldopen00137" data-start="{" data-end="}">
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">  137</a></span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keywordflow">return</span> SramEccSetting;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  }</div>
</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// Sets sramecc setting to \p NewSramEccSetting.</span></div>
<div class="foldopen" id="foldopen00142" data-start="{" data-end="}">
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">  142</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">setSramEccSetting</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSramEccSetting</a>) {</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    SramEccSetting = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSramEccSetting</a>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  }</div>
</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">setTargetIDFromFeaturesString</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">setTargetIDFromTargetIDStream</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> TargetID);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>};</div>
</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"></span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/// Streams isa version string for given subtarget \p STI into \p Stream.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">streamIsaVersion</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;Stream);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"></span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/// \returns Wavefront size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"></span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/// \returns Local memory size in bytes for given subtarget \p STI.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/// \returns Number of execution units per compute unit for given subtarget \p</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/// STI.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"></span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/// \returns Maximum number of work groups per compute unit for given subtarget</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/// \p STI and limited by given \p FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/// \returns Minimum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/// STI.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"></span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/// \returns Maximum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/// STI without any kind of limitation.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"></span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/// \returns Number of waves per execution unit required to support the given \p</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/// FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">getWavesPerEUForWorkGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                                   <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"></span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/// \returns Minimum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"></span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/// \returns Maximum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"></span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/// \returns Number of waves per work group for given subtarget \p STI and</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/// \p FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                              <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"></span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/// \returns SGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"></span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/// \returns SGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"></span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/// \returns Total number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"></span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/// \returns Addressable number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/// \returns Minimum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"></span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/// \returns Maximum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                        <span class="keywordtype">bool</span> Addressable);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/// STI when the given special registers are used.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                          <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"></span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/// STI when the given special registers are used. XNACK is inferred from</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/// \p STI.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                          <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"></span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/// \returns Number of SGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/// \p NumSGPRs are used. \p NumSGPRs should already include any special</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/// register counts.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> NumSGPRs);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/// \returns VGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">///</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;bool&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a> = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/// \returns VGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">///</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;bool&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a> = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"></span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/// \returns Total number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"></span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/// \returns Addressable number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/// \returns Minimum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/// \returns Maximum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/// \returns Number of VGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/// \p NumVGPRs are used.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">///</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match the</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/// ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">getNumVGPRBlocks</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> NumSGPRs,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;bool&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a> = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>} <span class="comment">// end namespace IsaInfo</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">  268</a></span>int16_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">  271</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="foldopen" id="foldopen00273" data-start="{" data-end="};">
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">  273</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">  274</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">BaseOpcode</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">  275</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">Store</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">  276</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">  277</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">  278</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">  279</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">Gather4</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">  281</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">  282</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">  283</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">G16</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">  284</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">  285</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">  286</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">HasD16</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>};</div>
</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">  290</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">getMIMGBaseOpcodeInfo</a>(<span class="keywordtype">unsigned</span> BaseOpcode);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="foldopen" id="foldopen00292" data-start="{" data-end="};">
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">  292</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> {</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">  293</a></span>  MIMGDim <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">Dim</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">  294</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">  295</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">  296</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">DA</a>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">  297</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">Encoding</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">  298</a></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">AsmSuffix</a>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>};</div>
</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">  302</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">getMIMGDimInfo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimEnum</a>);</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">  305</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">getMIMGDimInfoByEncoding</a>(uint8_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimEnc</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">  308</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">getMIMGDimInfoByAsmSuffix</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="foldopen" id="foldopen00310" data-start="{" data-end="};">
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">  310</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">  311</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">L</a>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">  312</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">LZ</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>};</div>
</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="foldopen" id="foldopen00315" data-start="{" data-end="};">
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">  315</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">  316</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">MIP</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">  317</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">NONMIP</a>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>};</div>
</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="foldopen" id="foldopen00320" data-start="{" data-end="};">
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">  320</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> {</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">  321</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">G</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">  322</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">G16</a>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>};</div>
</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">  326</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">getMIMGLZMappingInfo</a>(<span class="keywordtype">unsigned</span> L);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">  329</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">getMIMGMIPMappingInfo</a>(<span class="keywordtype">unsigned</span> MIP);</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">  332</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">getMIMGG16MappingInfo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> MIMGEncoding,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                  <span class="keywordtype">unsigned</span> VDataDwords, <span class="keywordtype">unsigned</span> VAddrDwords);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="foldopen" id="foldopen00341" data-start="{" data-end="};">
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">  341</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">  342</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">  343</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">  344</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">  345</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">VDataDwords</a>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">  346</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>};</div>
</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">  350</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">getMIMGInfo</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t BitsPerComp,</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                                                  uint8_t NumComponents,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                                                  uint8_t NumFormat,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t Format,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode, <span class="keywordtype">unsigned</span> Gen);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a>(<a class="code hl_struct" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><a class="code hl_struct" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a>(</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"></span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/// \returns True if constants should be emitted to .text section for given</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/// target triple \p TT, false otherwise.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"></span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/// \returns Integer value requested using \p F&#39;s \p Name attribute.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">///</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">///</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/// \returns \p Default and emits error if requested value cannot be converted</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/// to integer.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>);</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"></span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/// \returns A pair of integer values requested using \p F&#39;s \p Name attribute</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/// in &quot;first[,second]&quot; format (&quot;second&quot; is optional unless \p OnlyFirstRequired</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">/// is false).</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">///</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">///</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/// \returns \p Default and emits error if one of the requested values cannot be</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/// converted to integer, or \p OnlyFirstRequired is false and &quot;second&quot; value is</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/// not present.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"></span>std::pair&lt;int, int&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                                            <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>,</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                                            std::pair&lt;int, int&gt; <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                                            <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a> = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"></span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/// Represents the counter values to wait for in an s_waitcnt instruction.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">///</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/// Large values (including the maximum possible integer) can be used to</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/// represent &quot;don&#39;t care&quot; waits.</span></div>
<div class="foldopen" id="foldopen00443" data-start="{" data-end="};">
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">  443</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">  444</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> = ~0u;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">  445</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> = ~0u;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">  446</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> = ~0u;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">  447</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> = ~0u;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">  449</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">Waitcnt</a>() {}</div>
<div class="foldopen" id="foldopen00450" data-start="{" data-end="}">
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">  450</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">Waitcnt</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      : <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>) {}</div>
</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="foldopen" id="foldopen00453" data-start="{" data-end="}">
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">  453</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">allZero</a>(<span class="keywordtype">bool</span> HasVscnt) {</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">Waitcnt</a>(0, 0, 0, HasVscnt ? 0 : ~0u);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  }</div>
</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">  456</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">allZeroExceptVsCnt</a>() { <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">Waitcnt</a>(0, 0, 0, ~0u); }</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="foldopen" id="foldopen00458" data-start="{" data-end="}">
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">  458</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">hasWait</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> != ~0u;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  }</div>
</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="foldopen" id="foldopen00462" data-start="{" data-end="}">
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">  462</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">dominates</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> &lt;= <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.VmCnt &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> &lt;= <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.ExpCnt &amp;&amp;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> &lt;= <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.LgkmCnt &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a> &lt;= <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.VsCnt;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  }</div>
</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="foldopen" id="foldopen00467" data-start="{" data-end="}">
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">  467</a></span>  <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">combined</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">Waitcnt</a>(std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.VmCnt), std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.ExpCnt),</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                   std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.LgkmCnt),</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                   std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">VsCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.VsCnt));</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  }</div>
</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>};</div>
</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"></span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">/// \returns Vmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"></span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/// \returns Expcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"></span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/// \returns Lgkmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"></span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/// \returns Waitcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"></span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/// \returns Decoded Vmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/// \returns Decoded Expcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"></span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">/// \returns Decoded Lgkmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"></span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/// Decodes Vmcnt, Expcnt and Lgkmcnt from given \p Waitcnt for given isa</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/// \p Version, and writes decoded values into \p Vmcnt, \p Expcnt and</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/// \p Lgkmcnt respectively.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">///</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are decoded as follows:</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">///     \p Vmcnt = \p Waitcnt[3:0]                      (pre-gfx9 only)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">///     \p Vmcnt = \p Waitcnt[3:0] | \p Waitcnt[15:14]  (gfx9+ only)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">///     \p Expcnt = \p Waitcnt[6:4]</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">///     \p Lgkmcnt = \p Waitcnt[11:8]                   (pre-gfx10 only)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">///     \p Lgkmcnt = \p Waitcnt[13:8]                   (gfx10+ only)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>                   <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>Waitcnt <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"></span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/// \returns \p Waitcnt with encoded \p Vmcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>                     <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/// \returns \p Waitcnt with encoded \p Expcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>                      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"></span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/// \returns \p Waitcnt with encoded \p Lgkmcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                       <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"></span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/// Encodes \p Vmcnt, \p Expcnt and \p Lgkmcnt into Waitcnt for given isa</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/// \p Version.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">///</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are encoded as follows:</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">///     Waitcnt[3:0]   = \p Vmcnt       (pre-gfx9 only)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">///     Waitcnt[3:0]   = \p Vmcnt[3:0]  (gfx9+ only)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">///     Waitcnt[6:4]   = \p Expcnt</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">///     Waitcnt[11:8]  = \p Lgkmcnt     (pre-gfx10 only)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">///     Waitcnt[13:8]  = \p Lgkmcnt     (gfx10+ only)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">///     Waitcnt[15:14] = \p Vmcnt[5:4]  (gfx9+ only)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">///</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/// \returns Waitcnt with encoded \p Vmcnt, \p Expcnt and \p Lgkmcnt for given</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/// isa \p Version.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version,</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>                       <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keyword">const</span> Waitcnt &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Decoded</a>);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="keyword">namespace </span>Hwreg {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">getHwregId</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">isValidHwreg</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">isValidHwreg</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>uint64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a>(uint64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, uint64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, uint64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(<span class="keywordtype">unsigned</span> Val, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>} <span class="comment">// namespace Hwreg</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="keyword">namespace </span>Exp {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">getTgtName</a>(<span class="keywordtype">unsigned</span> Id, StringRef &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keywordtype">int</span> &amp;Index);</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">getTgtId</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">isSupportedTgtId</a>(<span class="keywordtype">unsigned</span> Id, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>} <span class="comment">// namespace Exp</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="keyword">namespace </span>MTBUFFormat {</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">encodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">decodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Format, <span class="keywordtype">unsigned</span> &amp;Dfmt, <span class="keywordtype">unsigned</span> &amp;Nfmt);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">getDfmt</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">getDfmtName</a>(<span class="keywordtype">unsigned</span> Id);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">getNfmt</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">getNfmtName</a>(<span class="keywordtype">unsigned</span> Id, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">isValidDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">isValidNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">getUnifiedFormat</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">getUnifiedFormatName</a>(<span class="keywordtype">unsigned</span> Id);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">isValidUnifiedFormat</a>(<span class="keywordtype">unsigned</span> Val);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">convertDfmtNfmt2Ufmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">isValidFormatEncoding</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">getDefaultFormatEncoding</a>(<span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>} <span class="comment">// namespace MTBUFFormat</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="keyword">namespace </span>SendMsg {</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">getMsgId</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">getMsgOpId</a>(int64_t MsgId, <span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">getMsgName</a>(int64_t MsgId);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">getMsgOpName</a>(int64_t MsgId, int64_t OpId);</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae1746606c740a230fed0882a71ac9411">isValidMsgId</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI, <span class="keywordtype">bool</span> Strict = <span class="keyword">true</span>);</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">isValidMsgOp</a>(int64_t MsgId, int64_t OpId, <span class="keywordtype">bool</span> Strict = <span class="keyword">true</span>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">isValidMsgStream</a>(int64_t MsgId, int64_t OpId, int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <span class="keywordtype">bool</span> Strict = <span class="keyword">true</span>);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(int64_t MsgId);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">msgSupportsStream</a>(int64_t MsgId, int64_t OpId);</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">decodeMsg</a>(<span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>               <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;MsgId,</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>               <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;OpId,</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>               <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>uint64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(uint64_t MsgId,</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>                   uint64_t OpId,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                   uint64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>} <span class="comment">// namespace SendMsg</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a>(<span class="keyword">const</span> Function &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC);</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC);</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// These functions are considered entrypoints into the current module, i.e. they</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// are allowed to be called from outside the current module. This is different</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">// from isEntryFunctionCC, which is only true for functions that are entered by</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// the hardware. Module entry points include all entry functions but also</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">// include functions that can be called from other functions inside or outside</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">// the current module. Module entry functions are allowed to allocate LDS.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">isModuleEntryFunctionCC</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC);</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// FIXME: Remove this when calling conventions cleaned up</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="foldopen" id="foldopen00679" data-start="{" data-end="}">
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">  679</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC) {</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a81adb6086d2bb5440c5404a228295d04a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a81adb6086d2bb5440c5404a228295d04a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>}</div>
</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">hasGFX10A16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"></span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/// Is Reg - scalar register</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"></span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/// Is there any intersection between registers</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">isRegIntersect</a>(<span class="keywordtype">unsigned</span> Reg0, <span class="keywordtype">unsigned</span> Reg1, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"></span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/// If \p Reg is a pseudo reg, return the correct hardware register given</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/// \p STI otherwise return \p Reg.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"></span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">/// Convert hardware register \p Reg to a pseudo register</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a>(<span class="keywordtype">unsigned</span> Reg);</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"></span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/// Can this operand also contain immediate values?</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>);</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"></span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/// Is this floating-point operand?</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>);</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"></span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/// Does this opearnd support only inlinable literals?</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>);</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"></span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCID</a>);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"></span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"></span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">/// Get size of register operand</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="foldopen" id="foldopen00741" data-start="{" data-end="}">
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">  741</a></span><span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) {</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">switch</span> (OpInfo.OperandType) {</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled operand type&quot;</span>);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  }</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>}</div>
</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="foldopen" id="foldopen00777" data-start="{" data-end="}">
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">  777</a></span><span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>) {</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(Desc.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>]);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>}</div>
</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"></span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/// Is this literal inlinable, and not one of the values intended for floating</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/// point values.</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="foldopen" id="foldopen00784" data-start="{" data-end="}">
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">  784</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(int64_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>) {</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;= -16 &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &lt;= 64;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>}</div>
</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"></span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/// Is this literal inlinable</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a>(int64_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a>(int32_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(int16_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>);</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a>(int32_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">isInlinableIntLiteralV216</a>(int32_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">isFoldableLiteralV216</a>(int32_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Argument.html">Argument</a> *<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                                      int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                                    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>,</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                                    <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"></span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/// Convert \p ByteOffset to dwords if the subtarget uses dword SMRD immediate</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">/// offsets.</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"></span>uint64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, uint64_t ByteOffset);</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"></span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/// \returns The encoding that will be used for \p ByteOffset in the</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/// SMRD offset field, or None if it won&#39;t fit. On GFX9 and GFX10</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/// S_LOAD instructions have a signed offset, on other subtargets it is</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/// unsigned. S_BUFFER has an unsigned offset for all subtargets.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">getSMRDEncodedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>                                       int64_t ByteOffset, <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"></span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/// \return The encoding that can be used for a 32-bit literal offset in an SMRD</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">/// instruction. This is only useful on CI.s</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">getSMRDEncodedLiteralOffset32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>                                                int64_t ByteOffset);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"></span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/// For FLAT segment the offset must be positive;</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/// MSB is ignored and forced to zero.</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">///</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/// \return The number of bits available for the offset field in flat</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/// instructions.</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">getNumFlatOffsetBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>);</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"></span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/// \returns true if this offset is small enough to fit in the SMRD</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/// offset field.  \p ByteOffset should be the offset in bytes and</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">/// not the encoded offset.</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">  844</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">splitMUBUFOffset</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>,</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget,</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>                      <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4));</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"></span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">/// \returns true if the intrinsic is divergent</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a>(<span class="keywordtype">unsigned</span> IntrID);</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">// Track defaults for fields in the MODE registser.</span></div>
<div class="foldopen" id="foldopen00854" data-start="{" data-end="};">
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">  854</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> {<span class="comment"></span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">  /// Floating point opcodes that support exception flag gathering quiet and</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">  /// quieting.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">  859</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> : 1;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"></span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">  /// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">  /// clamp NaN to zero; otherwise, pass NaN through.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">  863</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> : 1;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"></span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">  /// If this is set, neither input or output denormals are flushed for most f32</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">  /// instructions.</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">  867</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> : 1;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">  868</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a> : 1;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"></span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">  /// If this is set, neither input or output denormals are flushed for both f64</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">  /// and f16/v2f16 instructions.</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">  872</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a> : 1;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">  873</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a> : 1;</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="foldopen" id="foldopen00875" data-start="{" data-end="}">
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">  875</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults</a>() :</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>) {}</div>
</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="foldopen" id="foldopen00885" data-start="{" data-end="}">
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">  885</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">getDefaultForCallingConv</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC) {</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_variable" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    Mode.<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> = !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CC);</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  }</div>
</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="foldopen" id="foldopen00891" data-start="{" data-end="}">
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d">  891</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d">operator ==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.IEEE &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.DX10Clamp &amp;&amp;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP32InputDenormals &amp;&amp;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP32OutputDenormals &amp;&amp;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP64FP16InputDenormals &amp;&amp;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP64FP16OutputDenormals;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  }</div>
</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="foldopen" id="foldopen00899" data-start="{" data-end="}">
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f">  899</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f">allFP32Denormals</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  }</div>
</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="foldopen" id="foldopen00903" data-start="{" data-end="}">
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5">  903</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5">allFP64FP16Denormals</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  }</div>
</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"></span> </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">  /// FP32 denormal mode.</span></div>
<div class="foldopen" id="foldopen00909" data-start="{" data-end="}">
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6">  909</a></span><span class="comment"></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6">fpDenormModeSPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a>)</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>)</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  }</div>
</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"></span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">  /// FP64/FP16 denormal mode.</span></div>
<div class="foldopen" id="foldopen00921" data-start="{" data-end="}">
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0">  921</a></span><span class="comment"></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0">fpDenormModeDPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>)</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a>)</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>)</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  }</div>
</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"></span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">  /// Returns true if a flag is compatible if it&#39;s enabled in the callee, but</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">  /// disabled in the caller.</span></div>
<div class="foldopen" id="foldopen00933" data-start="{" data-end="}">
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">  933</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CallerMode</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>) {</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CallerMode</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a> || (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CallerMode</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>);</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  }</div>
</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="comment">// FIXME: Inlining should be OK for dx10-clamp, since the caller&#39;s mode should</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <span class="comment">// be able to override.</span></div>
<div class="foldopen" id="foldopen00939" data-start="{" data-end="}">
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92">  939</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92">isInlineCompatible</a>(<a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.DX10Clamp)</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.IEEE)</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <span class="comment">// Allow inlining denormals enabled into denormals flushed functions.</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.FP64FP16InputDenormals) &amp;&amp;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>           <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.FP64FP16OutputDenormals) &amp;&amp;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>           <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.FP32InputDenormals) &amp;&amp;</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>           <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>.FP32OutputDenormals);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  }</div>
</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>};</div>
</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>} <span class="comment">// end namespace AMDGPU</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>raw_ostream &amp;<a class="code hl_function" href="namespacellvm.html#ab89f1db02887aa569176f0e29622eb47">operator&lt;&lt;</a>(raw_ostream &amp;OS,</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                        <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S);</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULibCalls_8cpp_source.html#l00205">AMDGPULibCalls.cpp:205</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af1bff759151fc332f9c9021578b15be6"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01857">BasicAliasAnalysis.cpp:1857</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition</b> <a href="Compiler_8h_source.html#l00204">Compiler.h:204</a></div></div>
<div class="ttc" id="aCompiler_8h_html_ab8e0eab61769d9974aeed9345ce11baf"><div class="ttname"><a href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div><div class="ttdeci">#define LLVM_READONLY</div><div class="ttdef"><b>Definition</b> <a href="Compiler_8h_source.html#l00211">Compiler.h:211</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00083">ELFObjHandler.cpp:83</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_adc852f586959ce13117d737cf3f14899"><div class="ttname"><a href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a></div><div class="ttdeci">std::string Name</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00078">ELFObjHandler.cpp:78</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00056">MD5.cpp:56</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ad96b7cf3182ce2ba85e5a7a93b12c441"><div class="ttname"><a href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a></div><div class="ttdeci">#define G(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00057">MD5.cpp:57</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01371">MachineSink.cpp:1371</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition</b> <a href="NVPTXISelLowering_8cpp_source.html#l04550">NVPTXISelLowering.cpp:4550</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a0fac6d4c330d9dff100bc9b62ba9f2a5"><div class="ttname"><a href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_OUT</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00842">SIDefines.h:842</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00844">SIDefines.h:844</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00841">SIDefines.h:841</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_ab15f612878863c5bd138b803fa1c1419"><div class="ttname"><a href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00843">SIDefines.h:843</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition</b> <a href="SIWholeQuadMode_8cpp_source.html#l00208">SIWholeQuadMode.cpp:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">llvm::AMDGPU::IsaInfo::AMDGPUTargetID</a></div><div class="ttdef"><b>Definition</b> <a href="#l00079">AMDGPUBaseInfo.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0681188640dae9768253d31f52971acb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported</a></div><div class="ttdeci">bool isSramEccSupported() const</div><div class="ttdef"><b>Definition</b> <a href="#l00118">AMDGPUBaseInfo.h:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a08b8980d20ebca6171b8139f4dadc3eb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString</a></div><div class="ttdeci">void setTargetIDFromFeaturesString(StringRef FS)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00257">AMDGPUBaseInfo.cpp:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0d038a6d4bc8f7cf81bf9e4c979b392f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setXnackSetting</a></div><div class="ttdeci">void setXnackSetting(TargetIDSetting NewXnackSetting)</div><div class="ttdoc">Sets xnack setting to NewXnackSetting.</div><div class="ttdef"><b>Definition</b> <a href="#l00113">AMDGPUBaseInfo.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a1fa82fad8bfe176fce6445cb67742af2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrAny</a></div><div class="ttdeci">bool isSramEccOnOrAny() const</div><div class="ttdef"><b>Definition</b> <a href="#l00123">AMDGPUBaseInfo.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a25bbe697f6fdd4ee71f4897eaa8f2c65"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting</a></div><div class="ttdeci">TargetIDSetting getXnackSetting() const</div><div class="ttdef"><b>Definition</b> <a href="#l00108">AMDGPUBaseInfo.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a5b48c1bcb9047175b400ab0ffbce82a2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrAny</a></div><div class="ttdeci">bool isXnackOnOrAny() const</div><div class="ttdef"><b>Definition</b> <a href="#l00094">AMDGPUBaseInfo.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a620c903fbe109239c38c7fc8ac7b6298"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::AMDGPUTargetID</a></div><div class="ttdeci">AMDGPUTargetID(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00249">AMDGPUBaseInfo.cpp:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a7a89e9df7855466fdc29af6d00e199e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrOff</a></div><div class="ttdeci">bool isXnackOnOrOff() const</div><div class="ttdef"><b>Definition</b> <a href="#l00101">AMDGPUBaseInfo.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a885bd668f35ea0b9e00d44499495c0fc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported</a></div><div class="ttdeci">bool isXnackSupported() const</div><div class="ttdef"><b>Definition</b> <a href="#l00089">AMDGPUBaseInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aab792d0c32d4c9a7998c0ba8885693ff"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream</a></div><div class="ttdeci">void setTargetIDFromTargetIDStream(StringRef TargetID)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00325">AMDGPUBaseInfo.cpp:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aae1a20e466e1a2e56641237d465703ab"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::~AMDGPUTargetID</a></div><div class="ttdeci">~AMDGPUTargetID()=default</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ac9f2b7fbd9fbac3e931acc40904639e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setSramEccSetting</a></div><div class="ttdeci">void setSramEccSetting(TargetIDSetting NewSramEccSetting)</div><div class="ttdoc">Sets sramecc setting to NewSramEccSetting.</div><div class="ttdef"><b>Definition</b> <a href="#l00142">AMDGPUBaseInfo.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ad7dd54506a10298ec49300c5cd1f3dfc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrOff</a></div><div class="ttdeci">bool isSramEccOnOrOff() const</div><div class="ttdef"><b>Definition</b> <a href="#l00130">AMDGPUBaseInfo.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aecd3f3ccd0bc04187c08fd2e1bbc9924"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting</a></div><div class="ttdeci">TargetIDSetting getSramEccSetting() const</div><div class="ttdef"><b>Definition</b> <a href="#l00137">AMDGPUBaseInfo.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00061">Function.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00038">GCNSubtarget.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00207">MCInstrDesc.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00084">MCInstrDesc.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition</b> <a href="MCSubtargetInfo_8h_source.html#l00075">MCSubtargetInfo.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00057">StringRef.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00045">Triple.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition</b> <a href="raw__ostream_8h_source.html#l00050">raw_ostream.h:50</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">ErrorHandling.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_a19cafb2b98160d416f6b684843fc4989"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a></div><div class="ttdeci">bool isSupportedTgtId(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00934">AMDGPUBaseInfo.cpp:934</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ab0fcd9e7a60a23a941500f531dcc0379"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a></div><div class="ttdeci">bool getTgtName(unsigned Id, StringRef &amp;Name, int &amp;Index)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ac236558198da971873e571fa38d2b58a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a></div><div class="ttdeci">unsigned getTgtId(const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00911">AMDGPUBaseInfo.cpp:911</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00320">SIDefines.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00349">SIDefines.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00372">SIDefines.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a847f632e8de2b09521e5e9861ae3503f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a></div><div class="ttdeci">bool isValidHwregOffset(int64_t Offset)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00853">AMDGPUBaseInfo.cpp:853</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00861">AMDGPUBaseInfo.cpp:861</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aa78b630d1bc4436769105c87b8e6ffce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a></div><div class="ttdeci">bool isValidHwregWidth(int64_t Width)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00857">AMDGPUBaseInfo.cpp:857</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ab1bfaab621fcd45f55c6da4baa4fd4e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">llvm::AMDGPU::Hwreg::isValidHwreg</a></div><div class="ttdeci">bool isValidHwreg(int64_t Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00843">AMDGPUBaseInfo.cpp:843</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_abf86e5162d54eb53fc2187397ded1786"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a></div><div class="ttdeci">int64_t getHwregId(const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00824">AMDGPUBaseInfo.cpp:824</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00867">AMDGPUBaseInfo.cpp:867</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00871">AMDGPUBaseInfo.cpp:871</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a01a39b0aacaf112ee788b3566e6f03f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">llvm::AMDGPU::IsaInfo::streamIsaVersion</a></div><div class="ttdeci">void streamIsaVersion(const MCSubtargetInfo *STI, raw_ostream &amp;Stream)</div><div class="ttdoc">Streams isa version string for given subtarget STI into Stream.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00337">AMDGPUBaseInfo.cpp:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00554">AMDGPUBaseInfo.cpp:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a170ce837300501b1468ea55b3e5081a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerEUForWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00410">AMDGPUBaseInfo.cpp:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a17741d21038a5afd04ca00b509bd0cfea29e2fa927ce0f8856b11d9a1c4926253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a></div><div class="ttdeci">@ TRAP_NUM_SGPRS</div><div class="ttdef"><b>Definition</b> <a href="#l00070">AMDGPUBaseInfo.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a17741d21038a5afd04ca00b509bd0cfea5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a17741d21038a5afd04ca00b509bd0cfea5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdeci">@ FIXED_NUM_SGPRS_FOR_INIT_BUG</div><div class="ttdef"><b>Definition</b> <a href="#l00068">AMDGPUBaseInfo.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a1e1747b3b393845d360d121fc2fc9223"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00584">AMDGPUBaseInfo.cpp:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00358">AMDGPUBaseInfo.cpp:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a2d0c61cd3e4d53626ffdb34031766f08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00387">AMDGPUBaseInfo.cpp:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a329b5f490df50f14bf5c359c0a01e99a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00420">AMDGPUBaseInfo.cpp:420</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a41a62eaa48728ca1d52dda5d0a9b08c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00403">AMDGPUBaseInfo.cpp:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4827353185cf1cc7bff9e44e818aa3a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00425">AMDGPUBaseInfo.cpp:425</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f0de0c1180aa2d8965d9cdddfde84a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00496">AMDGPUBaseInfo.cpp:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00439">AMDGPUBaseInfo.cpp:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a52dca8a795e8fc62e2ddb051101acbc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00544">AMDGPUBaseInfo.cpp:544</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6a404dcfcc397b46c1658356bbae054f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a></div><div class="ttdeci">unsigned getLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00367">AMDGPUBaseInfo.cpp:367</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00564">AMDGPUBaseInfo.cpp:564</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a705a7512f5b23ec9b3bb19f032040285"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a></div><div class="ttdeci">unsigned getEUsPerCU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00376">AMDGPUBaseInfo.cpp:376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00450">AMDGPUBaseInfo.cpp:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00560">AMDGPUBaseInfo.cpp:560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00462">AMDGPUBaseInfo.cpp:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8dd1efaf10bea58df5259c9a0c223d9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00416">AMDGPUBaseInfo.cpp:416</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00479">AMDGPUBaseInfo.cpp:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00526">AMDGPUBaseInfo.cpp:526</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99da801bb8854a35e3ae6d1d0a9f8232"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00532">AMDGPUBaseInfo.cpp:532</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a9a0082c7f646f15a4a1a7fe1bad0ec89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00399">AMDGPUBaseInfo.cpp:399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_aa82573eec93913f61c5fe97062d60c7e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a></div><div class="ttdeci">unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00430">AMDGPUBaseInfo.cpp:430</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a></div><div class="ttdeci">TargetIDSetting</div><div class="ttdef"><b>Definition</b> <a href="#l00072">AMDGPUBaseInfo.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::TargetIDSetting::On</a></div><div class="ttdeci">@ On</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported</a></div><div class="ttdeci">@ Unsupported</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::TargetIDSetting::Off</a></div><div class="ttdeci">@ Off</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::TargetIDSetting::Any</a></div><div class="ttdeci">@ Any</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00575">AMDGPUBaseInfo.cpp:575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00443">AMDGPUBaseInfo.cpp:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a0b88fbc0ea02b12f603f5eb6f0ba48b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a></div><div class="ttdeci">int64_t getUnifiedFormat(const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01001">AMDGPUBaseInfo.cpp:1001</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2521888c0029b6776056a5b8d18ec449"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a></div><div class="ttdeci">unsigned getDefaultFormatEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01030">AMDGPUBaseInfo.cpp:1030</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2bed352bba478bb0e666cff800288512"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a></div><div class="ttdeci">StringRef getUnifiedFormatName(unsigned Id)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01009">AMDGPUBaseInfo.cpp:1009</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a467182819cc42ccc1dafd8d99c67aa25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a></div><div class="ttdeci">bool isValidUnifiedFormat(unsigned Id)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01013">AMDGPUBaseInfo.cpp:1013</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5ee42390df5ca4d0d3997dec2087c787"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a></div><div class="ttdeci">bool isValidNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00988">AMDGPUBaseInfo.cpp:988</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a6fbd99328744480c520972e05455e3c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a></div><div class="ttdeci">int64_t convertDfmtNfmt2Ufmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01017">AMDGPUBaseInfo.cpp:1017</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a74cb545dd808a8d80b3cddf27234fe5c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a></div><div class="ttdeci">bool isValidDfmtNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00981">AMDGPUBaseInfo.cpp:981</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a8578e709d958ea749140a3b350137805"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a></div><div class="ttdeci">StringRef getDfmtName(unsigned Id)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00954">AMDGPUBaseInfo.cpp:954</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a88658310897a5ba8565bf1366213a307"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a></div><div class="ttdeci">int64_t encodeDfmtNfmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00992">AMDGPUBaseInfo.cpp:992</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a></div><div class="ttdeci">bool isValidFormatEncoding(unsigned Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01026">AMDGPUBaseInfo.cpp:1026</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aadbb33a5e7684bfcb11a794b6baca824"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a></div><div class="ttdeci">StringRef getNfmtName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00976">AMDGPUBaseInfo.cpp:976</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ac4ceeee60ddf9662daddba7a110cd607"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a></div><div class="ttdeci">int64_t getNfmt(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00967">AMDGPUBaseInfo.cpp:967</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ace425756e45dc13fdd4ee49616cbe202"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a></div><div class="ttdeci">int64_t getDfmt(const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00946">AMDGPUBaseInfo.cpp:946</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_af9954d5857cbb4abc0e38c222b5ef43d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a></div><div class="ttdeci">void decodeDfmtNfmt(unsigned Format, unsigned &amp;Dfmt, unsigned &amp;Nfmt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00996">AMDGPUBaseInfo.cpp:996</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a0c141eeb27b318543ac938178c8e1e8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01101">AMDGPUBaseInfo.cpp:1101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01141">AMDGPUBaseInfo.cpp:1141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00306">SIDefines.h:306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a46f951dbda6688e8a86ba8d2ca98a104"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a></div><div class="ttdeci">int64_t getMsgId(const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01044">AMDGPUBaseInfo.cpp:1044</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a786cf48409e2aaae4ed20445baaa2654"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a></div><div class="ttdeci">int64_t getMsgOpId(int64_t MsgId, const StringRef Name)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01071">AMDGPUBaseInfo.cpp:1071</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_aa5ba3ce3926fe3393e6b79ef3728cbc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01067">AMDGPUBaseInfo.cpp:1067</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ab517735e25ea7d55615efcb72f410d91"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01132">AMDGPUBaseInfo.cpp:1132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ad625cf3c6650d45df86276f8672a88ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01124">AMDGPUBaseInfo.cpp:1124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ae081bfd156ee8426026761c3c28005b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01128">AMDGPUBaseInfo.cpp:1128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ae1746606c740a230fed0882a71ac9411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae1746606c740a230fed0882a71ac9411">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">static bool isValidMsgId(int64_t MsgId)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01052">AMDGPUBaseInfo.cpp:1052</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_aec147a230202e68bf78fc70798b25902"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, bool Strict)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01106">AMDGPUBaseInfo.cpp:1106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_aedfb90fc7b42515c5e5e91069469bfea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, bool Strict)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a00cd25f8d9ef48abfa9b651262d6c741"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a></div><div class="ttdeci">bool isGCN3Encoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01258">AMDGPUBaseInfo.cpp:1258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03038e2ec3d91a361fbbb066e575de9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a></div><div class="ttdeci">bool isGFX10_BEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01262">AMDGPUBaseInfo.cpp:1262</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03ae61d27fd3e265ad881a31a75b49f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGG16MappingInfo * getMIMGG16MappingInfo(unsigned G)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01511">AMDGPUBaseInfo.cpp:1511</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b5b29d1275f84b9e530fd2419cc03ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b6787b5a5707dd03d00d305247873fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a></div><div class="ttdeci">unsigned getRegOperandSize(const MCRegisterInfo *MRI, const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Get size of register operand.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01461">AMDGPUBaseInfo.cpp:1461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00768">AMDGPUBaseInfo.cpp:768</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0fa106b93c4ca352414b24967b385e27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a></div><div class="ttdeci">uint64_t convertSMRDOffsetUnits(const MCSubtargetInfo &amp;ST, uint64_t ByteOffset)</div><div class="ttdoc">Convert ByteOffset to dwords if the subtarget uses dword SMRD immediate offsets.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01622">AMDGPUBaseInfo.cpp:1622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a15e638c2c011a415eacb06cf4eea2cc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a></div><div class="ttdeci">bool isHsaAbiVersion2(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00104">AMDGPUBaseInfo.cpp:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00124">AMDGPUBaseInfo.cpp:124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00195">AMDGPUBaseInfo.cpp:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1864fe2c262fc3ee74aad3ca3e7f70ea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a></div><div class="ttdeci">bool isInlinableIntLiteralV216(int32_t Literal)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01545">AMDGPUBaseInfo.cpp:1545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f8110d15ce3aad630ec2e52906226da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a></div><div class="ttdeci">bool isSISrcInlinableOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Does this opearnd support only inlinable literals?</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01383">AMDGPUBaseInfo.cpp:1383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f966c32e03bc8e84e63d3a6ea140e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, Align Alignment)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01672">AMDGPUBaseInfo.cpp:1672</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00673">AMDGPUBaseInfo.cpp:673</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2306fa749fc7ba1d3742d7a4b030934e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a></div><div class="ttdeci">bool isHsaAbiVersion3(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00110">AMDGPUBaseInfo.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00185">AMDGPUBaseInfo.cpp:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a272fc2c1f64096529cd75dbf22890148"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; int, int &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00692">AMDGPUBaseInfo.cpp:692</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01252">AMDGPUBaseInfo.cpp:1252</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00594">AMDGPUBaseInfo.cpp:594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01344">AMDGPUBaseInfo.cpp:1344</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a31057daf8cf5e502174f7864e9ff099f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01610">AMDGPUBaseInfo.cpp:1610</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00677">AMDGPUBaseInfo.cpp:677</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01228">AMDGPUBaseInfo.cpp:1228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01182">AMDGPUBaseInfo.cpp:1182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition</b> <a href="#l00679">AMDGPUBaseInfo.h:679</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a406d4769ffa44a11df136d3ccd08e873"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a></div><div class="ttdeci">bool getSMEMIsBuffer(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00235">AMDGPUBaseInfo.cpp:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a49897e4c6b2b01d68f4cc65cbb4e93e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a></div><div class="ttdeci">bool isGroupSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00659">AMDGPUBaseInfo.cpp:659</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d00fb8f6d351e866977b0209c47ac8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">llvm::AMDGPU::getMIMGMIPMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGMIPMappingInfo * getMIMGMIPMappingInfo(unsigned MIP)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00200">AMDGPUBaseInfo.cpp:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01392">AMDGPUBaseInfo.cpp:1392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01208">AMDGPUBaseInfo.cpp:1208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a538a5f491696e8b8ef0987e3aaedbb37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a></div><div class="ttdeci">unsigned encodeWaitcnt(const IsaVersion &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</div><div class="ttdoc">Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00805">AMDGPUBaseInfo.cpp:805</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00210">AMDGPUBaseInfo.cpp:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01178">AMDGPUBaseInfo.cpp:1178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01232">AMDGPUBaseInfo.cpp:1232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5b6a1089ecf2f169db2202ce3340c17b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a></div><div class="ttdeci">bool isReadOnlySegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00667">AMDGPUBaseInfo.cpp:667</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5d7d70152f1d904df03f92ba26418387"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a></div><div class="ttdeci">bool isArgPassedInSGPR(const Argument *A)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01569">AMDGPUBaseInfo.cpp:1569</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00205">AMDGPUBaseInfo.cpp:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5fb6ac70a302c2950012a955ef7b1d6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a></div><div class="ttdeci">unsigned decodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00763">AMDGPUBaseInfo.cpp:763</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a602bf9c2a80b4f1561e755b693886e25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a></div><div class="ttdeci">unsigned getWaitcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00734">AMDGPUBaseInfo.cpp:734</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01244">AMDGPUBaseInfo.cpp:1244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a62c58dd400c77cb89867c5bda62a140b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">llvm::AMDGPU::hasGFX10A16</a></div><div class="ttdeci">bool hasGFX10A16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01220">AMDGPUBaseInfo.cpp:1220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00175">AMDGPUBaseInfo.cpp:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ce57c75a70c3b721b00dede60435d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a></div><div class="ttdeci">bool hasSRAMECC(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01212">AMDGPUBaseInfo.cpp:1212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00220">AMDGPUBaseInfo.cpp:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7967181b077a4a08f5baf9950e30660d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01485">AMDGPUBaseInfo.cpp:1485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01155">AMDGPUBaseInfo.cpp:1155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7d9da1d38203f7899139c8dedb15d97c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a></div><div class="ttdeci">unsigned encodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Expcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00794">AMDGPUBaseInfo.cpp:794</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Can this operand also contain immediate values?</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01352">AMDGPUBaseInfo.cpp:1352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80380f62f4cbf7ddccc3deaeb206f5e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01631">AMDGPUBaseInfo.cpp:1631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80c40a8423e8e22561da6f6215db9952"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedLiteralOffset32(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01648">AMDGPUBaseInfo.cpp:1648</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00717">AMDGPUBaseInfo.cpp:717</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01758">AMDGPUBaseInfo.cpp:1758</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a901ba4ff66898215882da41143ddf69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a></div><div class="ttdeci">LLVM_READNONE bool isInlinableIntLiteral(int64_t Literal)</div><div class="ttdoc">Is this literal inlinable, and not one of the values intended for floating point values.</div><div class="ttdef"><b>Definition</b> <a href="#l00784">AMDGPUBaseInfo.h:784</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00730">AMDGPUBaseInfo.cpp:730</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01270">AMDGPUBaseInfo.cpp:1270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98923a223372aac9b7bbd61fde6142ab"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByAsmSuffix(StringRef AsmSuffix)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9896067acfdb72b73caeb1ede75c9479"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a></div><div class="ttdeci">bool hasMIMG_R128(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01216">AMDGPUBaseInfo.cpp:1216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98f3297011ab8da601c7cce576c3353f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a></div><div class="ttdeci">bool hasGFX10_3Insts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01266">AMDGPUBaseInfo.cpp:1266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01224">AMDGPUBaseInfo.cpp:1224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00180">AMDGPUBaseInfo.cpp:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00726">AMDGPUBaseInfo.cpp:726</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00230">AMDGPUBaseInfo.cpp:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa773b952c1097dcbb09e99bd4cd3b802"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a></div><div class="ttdeci">bool isSISrcFPOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this floating-point operand?</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01359">AMDGPUBaseInfo.cpp:1359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01159">AMDGPUBaseInfo.cpp:1159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa82d48493b4f356d9472ec4db9637954"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">llvm::AMDGPU::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(const MCSubtargetInfo &amp;ST, bool Signed)</div><div class="ttdoc">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01657">AMDGPUBaseInfo.cpp:1657</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01256">AMDGPUBaseInfo.cpp:1256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01332">AMDGPUBaseInfo.cpp:1332</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab3c030cff32b7d9d50fb47d37a1fcef6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a></div><div class="ttdeci">bool isGlobalSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00663">AMDGPUBaseInfo.cpp:663</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00137">SIDefines.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00146">SIDefines.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00155">SIDefines.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00136">SIDefines.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00135">SIDefines.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00156">SIDefines.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00153">SIDefines.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00154">SIDefines.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00145">SIDefines.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8c60862a609ee4c6f33be67afddd7f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a></div><div class="ttdeci">bool isRegIntersect(unsigned Reg0, unsigned Reg1, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is there any intersection between registers.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01277">AMDGPUBaseInfo.cpp:1277</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aba47721658d57105018b536073ff5b65"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">llvm::AMDGPU::getMIMGLZMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGLZMappingInfo * getMIMGLZMappingInfo(unsigned L)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac081b93b5462f316ed0b76ff017205a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01604">AMDGPUBaseInfo.cpp:1604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01248">AMDGPUBaseInfo.cpp:1248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac95f41127d78da414e20eb091961726c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a></div><div class="ttdeci">unsigned encodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Vmcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00783">AMDGPUBaseInfo.cpp:783</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac9ad1c3b2c132bb923532658442fa53d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a></div><div class="ttdeci">unsigned decodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00759">AMDGPUBaseInfo.cpp:759</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00243">AMDGPUBaseInfo.cpp:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01240">AMDGPUBaseInfo.cpp:1240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad69abc53c68db78ad61f21abb89e7ea5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adddee5b33e7c032620042dfdb9fa1634"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a></div><div class="ttdeci">LLVM_READNONE unsigned getOperandSize(const MCOperandInfo &amp;OpInfo)</div><div class="ttdef"><b>Definition</b> <a href="#l00741">AMDGPUBaseInfo.h:741</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01236">AMDGPUBaseInfo.cpp:1236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade75980e3c0b71d253a7381a15d8ed00"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a></div><div class="ttdeci">unsigned encodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Lgkmcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00799">AMDGPUBaseInfo.cpp:799</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adf4bf704a730b8d3f9ce8497eddf5aee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a></div><div class="ttdeci">amdhsa::kernel_descriptor_t getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00630">AMDGPUBaseInfo.cpp:630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0aedd4d5c55b5e5e71effbb234624b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01530">AMDGPUBaseInfo.cpp:1530</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00136">AMDGPUBaseInfo.cpp:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aed806a7ba6b394b96bf0ab66d1238ed4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a></div><div class="ttdeci">bool isModuleEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01199">AMDGPUBaseInfo.cpp:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00190">AMDGPUBaseInfo.cpp:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aef5f5f2f99f041ac50a50e80446dd80c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a></div><div class="ttdeci">unsigned decodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00747">AMDGPUBaseInfo.cpp:747</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af37a742496910c789120ff65389400c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a></div><div class="ttdeci">bool isFoldableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01556">AMDGPUBaseInfo.cpp:1556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01468">AMDGPUBaseInfo.cpp:1468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00215">AMDGPUBaseInfo.cpp:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9b193879809ccd5812dd91ec719fa1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01762">AMDGPUBaseInfo.cpp:1762</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01174">AMDGPUBaseInfo.cpp:1174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afb16d1fe5a60fe67b48b1454352c9f74"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">llvm::AMDGPU::getHsaAbiVersion</a></div><div class="ttdeci">Optional&lt; uint8_t &gt; getHsaAbiVersion(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00090">AMDGPUBaseInfo.cpp:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd28629781d92cc2a72eb6289e2db47c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a></div><div class="ttdeci">LLVM_READONLY int getSOPPWithRelaxation(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00225">AMDGPUBaseInfo.cpp:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a81adb6086d2bb5440c5404a228295d04a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a81adb6086d2bb5440c5404a228295d04a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Calling convention for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a81adb6086d2bb5440c5404a228295d04a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a81adb6086d2bb5440c5404a228295d04a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdeci">@ SPIR_KERNEL</div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00147">CallingConv.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_abdf8cf606905c10634e831390981b0ed"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261"><div class="ttname"><a href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">llvm::codeview::PublicSymFlags::Function</a></div><div class="ttdeci">@ Function</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::InliningAdvisorMode::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::ReplacementType::Literal</a></div><div class="ttdeci">@ Literal</div></div>
<div class="ttc" id="anamespacellvm_html_ab89f1db02887aa569176f0e29622eb47"><div class="ttname"><a href="namespacellvm.html#ab89f1db02887aa569176f0e29622eb47">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APFixedPoint &amp;FX)</div><div class="ttdef"><b>Definition</b> <a href="APFixedPoint_8h_source.html#l00230">APFixedPoint.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div><div class="ttdeci">@ Other</div></div>
<div class="ttc" id="astructamd__kernel__code__t_html"><div class="ttname"><a href="structamd__kernel__code__t.html">amd_kernel_code_t</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t).</div><div class="ttdef"><b>Definition</b> <a href="AMDKernelCodeT_8h_source.html#l00526">AMDKernelCodeT.h:526</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00048">AMDGPUBaseInfo.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0675d44d3f636f6152c2f929e346a745"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp</a></div><div class="ttdeci">unsigned BitsPerComp</div><div class="ttdef"><b>Definition</b> <a href="#l00050">AMDGPUBaseInfo.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0dbd092153cf7af3da08ab393d5a8fe3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">llvm::AMDGPU::GcnBufferFormatInfo::Format</a></div><div class="ttdeci">unsigned Format</div><div class="ttdef"><b>Definition</b> <a href="#l00049">AMDGPUBaseInfo.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a2ab46b68be9ae1d4c0903babb00c07a6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">llvm::AMDGPU::GcnBufferFormatInfo::DataFormat</a></div><div class="ttdeci">unsigned DataFormat</div><div class="ttdef"><b>Definition</b> <a href="#l00053">AMDGPUBaseInfo.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a612f23c8990110a4c73c179a809b45c3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">llvm::AMDGPU::GcnBufferFormatInfo::NumFormat</a></div><div class="ttdeci">unsigned NumFormat</div><div class="ttdef"><b>Definition</b> <a href="#l00052">AMDGPUBaseInfo.h:52</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_ac15ce6fb7034e98f5c81a0dec4f8dc09"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">llvm::AMDGPU::GcnBufferFormatInfo::NumComponents</a></div><div class="ttdeci">unsigned NumComponents</div><div class="ttdef"><b>Definition</b> <a href="#l00051">AMDGPUBaseInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00273">AMDGPUBaseInfo.h:273</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a08a241a250332ee93cf1dce846b01cad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4</a></div><div class="ttdeci">bool Gather4</div><div class="ttdef"><b>Definition</b> <a href="#l00279">AMDGPUBaseInfo.h:279</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition</b> <a href="#l00282">AMDGPUBaseInfo.h:282</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a28a103d56d5fd5dd97634d79c774e677"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">llvm::AMDGPU::MIMGBaseOpcodeInfo::G16</a></div><div class="ttdeci">bool G16</div><div class="ttdef"><b>Definition</b> <a href="#l00283">AMDGPUBaseInfo.h:283</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a3b6665b446a6192cc2b5ecf51082ea83"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a></div><div class="ttdeci">bool AtomicX2</div><div class="ttdef"><b>Definition</b> <a href="#l00277">AMDGPUBaseInfo.h:277</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a48ae3b8db545c374ea470b0d856e302f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler</a></div><div class="ttdeci">bool Sampler</div><div class="ttdef"><b>Definition</b> <a href="#l00278">AMDGPUBaseInfo.h:278</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a4a00ba2881acaf308adce8c29b70fc07"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode</a></div><div class="ttdeci">MIMGBaseOpcode BaseOpcode</div><div class="ttdef"><b>Definition</b> <a href="#l00274">AMDGPUBaseInfo.h:274</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a66ef92137c7ef7b55f59e0406e491696"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16</a></div><div class="ttdeci">bool HasD16</div><div class="ttdef"><b>Definition</b> <a href="#l00286">AMDGPUBaseInfo.h:286</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition</b> <a href="#l00285">AMDGPUBaseInfo.h:285</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition</b> <a href="#l00284">AMDGPUBaseInfo.h:284</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a89201ea82f62bd544438593981c5b8ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a></div><div class="ttdeci">bool Store</div><div class="ttdef"><b>Definition</b> <a href="#l00275">AMDGPUBaseInfo.h:275</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a9b768edaf13fa245f7f32392066e8214"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a></div><div class="ttdeci">bool Atomic</div><div class="ttdef"><b>Definition</b> <a href="#l00276">AMDGPUBaseInfo.h:276</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition</b> <a href="#l00281">AMDGPUBaseInfo.h:281</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00292">AMDGPUBaseInfo.h:292</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition</b> <a href="#l00294">AMDGPUBaseInfo.h:294</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a236fa15cfdc1ae92e257562f677d18bb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">llvm::AMDGPU::MIMGDimInfo::AsmSuffix</a></div><div class="ttdeci">const char * AsmSuffix</div><div class="ttdef"><b>Definition</b> <a href="#l00298">AMDGPUBaseInfo.h:298</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a2e596274167cd1395c677c1440eebc37"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">llvm::AMDGPU::MIMGDimInfo::Dim</a></div><div class="ttdeci">MIMGDim Dim</div><div class="ttdef"><b>Definition</b> <a href="#l00293">AMDGPUBaseInfo.h:293</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition</b> <a href="#l00295">AMDGPUBaseInfo.h:295</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a9227339ee9f7c6f525fd30ae236d21b7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">llvm::AMDGPU::MIMGDimInfo::Encoding</a></div><div class="ttdeci">uint8_t Encoding</div><div class="ttdef"><b>Definition</b> <a href="#l00297">AMDGPUBaseInfo.h:297</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_afc2dbbdd7158c69d17bad0fa8fb714cb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">llvm::AMDGPU::MIMGDimInfo::DA</a></div><div class="ttdeci">bool DA</div><div class="ttdef"><b>Definition</b> <a href="#l00296">AMDGPUBaseInfo.h:296</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00320">AMDGPUBaseInfo.h:320</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a00054321b7f7c213db8c2d4733ef6c87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">llvm::AMDGPU::MIMGG16MappingInfo::G</a></div><div class="ttdeci">MIMGBaseOpcode G</div><div class="ttdef"><b>Definition</b> <a href="#l00321">AMDGPUBaseInfo.h:321</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a9a4d44518acb4c9bd9ae2f533e3601c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">llvm::AMDGPU::MIMGG16MappingInfo::G16</a></div><div class="ttdeci">MIMGBaseOpcode G16</div><div class="ttdef"><b>Definition</b> <a href="#l00322">AMDGPUBaseInfo.h:322</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00341">AMDGPUBaseInfo.h:341</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a2266fe50f0769ce6d863fead0b56da5f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">llvm::AMDGPU::MIMGInfo::VDataDwords</a></div><div class="ttdeci">uint8_t VDataDwords</div><div class="ttdef"><b>Definition</b> <a href="#l00345">AMDGPUBaseInfo.h:345</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition</b> <a href="#l00343">AMDGPUBaseInfo.h:343</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a5779a9eb60048bf4ff930445561e64d1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">llvm::AMDGPU::MIMGInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition</b> <a href="#l00342">AMDGPUBaseInfo.h:342</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition</b> <a href="#l00346">AMDGPUBaseInfo.h:346</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition</b> <a href="#l00344">AMDGPUBaseInfo.h:344</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00310">AMDGPUBaseInfo.h:310</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a28348ffacda47a7b8a8d232d15e80b3a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">llvm::AMDGPU::MIMGLZMappingInfo::LZ</a></div><div class="ttdeci">MIMGBaseOpcode LZ</div><div class="ttdef"><b>Definition</b> <a href="#l00312">AMDGPUBaseInfo.h:312</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a50419037f03a30cae3cd5c49b6a2eba4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">llvm::AMDGPU::MIMGLZMappingInfo::L</a></div><div class="ttdeci">MIMGBaseOpcode L</div><div class="ttdef"><b>Definition</b> <a href="#l00311">AMDGPUBaseInfo.h:311</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00315">AMDGPUBaseInfo.h:315</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_a275d9646a47cd608be55efa523e69661"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP</a></div><div class="ttdeci">MIMGBaseOpcode NONMIP</div><div class="ttdef"><b>Definition</b> <a href="#l00317">AMDGPUBaseInfo.h:317</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_ac9b0f3501ed071ffacdd3b583513fbff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">llvm::AMDGPU::MIMGMIPMappingInfo::MIP</a></div><div class="ttdeci">MIMGBaseOpcode MIP</div><div class="ttdef"><b>Definition</b> <a href="#l00316">AMDGPUBaseInfo.h:316</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition</b> <a href="#l00854">AMDGPUBaseInfo.h:854</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition</b> <a href="#l00859">AMDGPUBaseInfo.h:859</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a0bd213a55a88123608450a55fa5ab06d"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0bd213a55a88123608450a55fa5ab06d">llvm::AMDGPU::SIModeRegisterDefaults::operator==</a></div><div class="ttdeci">bool operator==(const SIModeRegisterDefaults Other) const</div><div class="ttdef"><b>Definition</b> <a href="#l00891">AMDGPUBaseInfo.h:891</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a0ef164720b5caf7cfa0f82014098052f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a0ef164720b5caf7cfa0f82014098052f">llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals</a></div><div class="ttdeci">bool allFP32Denormals() const</div><div class="ttdef"><b>Definition</b> <a href="#l00899">AMDGPUBaseInfo.h:899</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a10ff3623163fd8a485b7d350f9617343"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals</a></div><div class="ttdeci">bool FP32InputDenormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions.</div><div class="ttdef"><b>Definition</b> <a href="#l00867">AMDGPUBaseInfo.h:867</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a216ed9f9fcdbe63878b3037a2ff8ea92"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a216ed9f9fcdbe63878b3037a2ff8ea92">llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible</a></div><div class="ttdeci">bool isInlineCompatible(SIModeRegisterDefaults CalleeMode) const</div><div class="ttdef"><b>Definition</b> <a href="#l00939">AMDGPUBaseInfo.h:939</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a33395e6880c4cf1246f33be9f4c425f6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a33395e6880c4cf1246f33be9f4c425f6">llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeSPValue</a></div><div class="ttdeci">uint32_t fpDenormModeSPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode.</div><div class="ttdef"><b>Definition</b> <a href="#l00909">AMDGPUBaseInfo.h:909</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a3d440dcf070de6b886a26184866b78b5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a3d440dcf070de6b886a26184866b78b5">llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals</a></div><div class="ttdeci">bool allFP64FP16Denormals() const</div><div class="ttdef"><b>Definition</b> <a href="#l00903">AMDGPUBaseInfo.h:903</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a51007be6be1ef9dfe8e094f67ea3bdf7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults</a></div><div class="ttdeci">SIModeRegisterDefaults()</div><div class="ttdef"><b>Definition</b> <a href="#l00875">AMDGPUBaseInfo.h:875</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a52fafedccdcc6384282a94d226f7150e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals</a></div><div class="ttdeci">bool FP32OutputDenormals</div><div class="ttdef"><b>Definition</b> <a href="#l00868">AMDGPUBaseInfo.h:868</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a60815a772a23fdd5c0bb05dfaaf015a4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals</a></div><div class="ttdeci">bool FP64FP16OutputDenormals</div><div class="ttdef"><b>Definition</b> <a href="#l00873">AMDGPUBaseInfo.h:873</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_aa50758a26941727ddb61933212a347c0"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#aa50758a26941727ddb61933212a347c0">llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeDPValue</a></div><div class="ttdeci">uint32_t fpDenormModeDPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode.</div><div class="ttdef"><b>Definition</b> <a href="#l00921">AMDGPUBaseInfo.h:921</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_abe833a679a06403df070be07f8acf93b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv</a></div><div class="ttdeci">static SIModeRegisterDefaults getDefaultForCallingConv(CallingConv::ID CC)</div><div class="ttdef"><b>Definition</b> <a href="#l00885">AMDGPUBaseInfo.h:885</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ac20673115c4cf7e8d2a660b5fbe47c49"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ac20673115c4cf7e8d2a660b5fbe47c49">llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible</a></div><div class="ttdeci">static bool oneWayCompatible(bool CallerMode, bool CalleeMode)</div><div class="ttdoc">Returns true if a flag is compatible if it's enabled in the callee, but disabled in the caller.</div><div class="ttdef"><b>Definition</b> <a href="#l00933">AMDGPUBaseInfo.h:933</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise,...</div><div class="ttdef"><b>Definition</b> <a href="#l00863">AMDGPUBaseInfo.h:863</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_af6369220093c23b778c9251bbf74203e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals</a></div><div class="ttdeci">bool FP64FP16InputDenormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition</b> <a href="#l00872">AMDGPUBaseInfo.h:872</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></div><div class="ttdoc">Represents the counter values to wait for in an s_waitcnt instruction.</div><div class="ttdef"><b>Definition</b> <a href="#l00443">AMDGPUBaseInfo.h:443</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a0ba828f2b59dbcb07106063c09d66fda"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">llvm::AMDGPU::Waitcnt::ExpCnt</a></div><div class="ttdeci">unsigned ExpCnt</div><div class="ttdef"><b>Definition</b> <a href="#l00445">AMDGPUBaseInfo.h:445</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a3554edda2a1291976ec7c3437039f256"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3554edda2a1291976ec7c3437039f256">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt()</div><div class="ttdef"><b>Definition</b> <a href="#l00449">AMDGPUBaseInfo.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a49bff4908daae259709685d4bbf1a4dc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">llvm::AMDGPU::Waitcnt::LgkmCnt</a></div><div class="ttdeci">unsigned LgkmCnt</div><div class="ttdef"><b>Definition</b> <a href="#l00446">AMDGPUBaseInfo.h:446</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a4bf31927fa51c731edb3cd3b2d17a8e3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">llvm::AMDGPU::Waitcnt::hasWait</a></div><div class="ttdeci">bool hasWait() const</div><div class="ttdef"><b>Definition</b> <a href="#l00458">AMDGPUBaseInfo.h:458</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a679b4910131f57ac1d61dfa0a209df01"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a679b4910131f57ac1d61dfa0a209df01">llvm::AMDGPU::Waitcnt::allZero</a></div><div class="ttdeci">static Waitcnt allZero(bool HasVscnt)</div><div class="ttdef"><b>Definition</b> <a href="#l00453">AMDGPUBaseInfo.h:453</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a80b3375a6e2104742fe32878990e82f2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a80b3375a6e2104742fe32878990e82f2">llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt</a></div><div class="ttdeci">static Waitcnt allZeroExceptVsCnt()</div><div class="ttdef"><b>Definition</b> <a href="#l00456">AMDGPUBaseInfo.h:456</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a83c68bc676103bc289d1e793d8711db6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a83c68bc676103bc289d1e793d8711db6">llvm::AMDGPU::Waitcnt::dominates</a></div><div class="ttdeci">bool dominates(const Waitcnt &amp;Other) const</div><div class="ttdef"><b>Definition</b> <a href="#l00462">AMDGPUBaseInfo.h:462</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_ab781b6c8e09b89d8210ea3935b54befb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt(unsigned VmCnt, unsigned ExpCnt, unsigned LgkmCnt, unsigned VsCnt)</div><div class="ttdef"><b>Definition</b> <a href="#l00450">AMDGPUBaseInfo.h:450</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_abc6ef6fb828278d2afdcd60500e888a8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">llvm::AMDGPU::Waitcnt::combined</a></div><div class="ttdeci">Waitcnt combined(const Waitcnt &amp;Other) const</div><div class="ttdef"><b>Definition</b> <a href="#l00467">AMDGPUBaseInfo.h:467</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_acab044e26b9e568baa74e18657207a94"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#acab044e26b9e568baa74e18657207a94">llvm::AMDGPU::Waitcnt::VsCnt</a></div><div class="ttdeci">unsigned VsCnt</div><div class="ttdef"><b>Definition</b> <a href="#l00447">AMDGPUBaseInfo.h:447</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_aef8cc873f32a01d3ad1f742193977561"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">llvm::AMDGPU::Waitcnt::VmCnt</a></div><div class="ttdeci">unsigned VmCnt</div><div class="ttdef"><b>Definition</b> <a href="#l00444">AMDGPUBaseInfo.h:444</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00152">AMDHSAKernelDescriptor.h:152</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
