
UESTC_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053d4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  080054e0  080054e0  000064e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800587c  0800587c  00007158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800587c  0800587c  0000687c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005884  08005884  00007158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005884  08005884  00006884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005888  08005888  00006888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800588c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000158  080059e4  00007158  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  080059e4  000074d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007158  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff26  00000000  00000000  00007181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002754  00000000  00000000  000170a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00019800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c95  00000000  00000000  0001a830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191bc  00000000  00000000  0001b4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c92  00000000  00000000  00034681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009090b  00000000  00000000  00046313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6c1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047d8  00000000  00000000  000d6c64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000db43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000158 	.word	0x20000158
 8000128:	00000000 	.word	0x00000000
 800012c:	080054c8 	.word	0x080054c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000015c 	.word	0x2000015c
 8000148:	080054c8 	.word	0x080054c8

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <BLE_SendCommand>:

#define huart_BLE huart1
extern UART_HandleTypeDef huart_BLE;

// Fonction d'envoi générique
void BLE_SendCommand(const char* cmd) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart_BLE, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000178:	6878      	ldr	r0, [r7, #4]
 800017a:	f7ff fff1 	bl	8000160 <strlen>
 800017e:	4603      	mov	r3, r0
 8000180:	b29a      	uxth	r2, r3
 8000182:	f04f 33ff 	mov.w	r3, #4294967295
 8000186:	6879      	ldr	r1, [r7, #4]
 8000188:	4803      	ldr	r0, [pc, #12]	@ (8000198 <BLE_SendCommand+0x28>)
 800018a:	f003 feb7 	bl	8003efc <HAL_UART_Transmit>
}
 800018e:	bf00      	nop
 8000190:	3708      	adds	r7, #8
 8000192:	46bd      	mov	sp, r7
 8000194:	bd80      	pop	{r7, pc}
 8000196:	bf00      	nop
 8000198:	20000278 	.word	0x20000278

0800019c <BLE_SendTrame>:

void BLE_SendTrame(const uint8_t* cmd) {
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart_BLE, cmd, strlen((const char*)cmd), HAL_MAX_DELAY);
 80001a4:	6878      	ldr	r0, [r7, #4]
 80001a6:	f7ff ffdb 	bl	8000160 <strlen>
 80001aa:	4603      	mov	r3, r0
 80001ac:	b29a      	uxth	r2, r3
 80001ae:	f04f 33ff 	mov.w	r3, #4294967295
 80001b2:	6879      	ldr	r1, [r7, #4]
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <BLE_SendTrame+0x28>)
 80001b6:	f003 fea1 	bl	8003efc <HAL_UART_Transmit>
}
 80001ba:	bf00      	nop
 80001bc:	3708      	adds	r7, #8
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	20000278 	.word	0x20000278

080001c8 <BLE_AT>:

// Test AT
void BLE_AT(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT\r\n");
 80001cc:	4802      	ldr	r0, [pc, #8]	@ (80001d8 <BLE_AT+0x10>)
 80001ce:	f7ff ffcf 	bl	8000170 <BLE_SendCommand>
}
 80001d2:	bf00      	nop
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	080054e0 	.word	0x080054e0

080001dc <BLE_Reset>:

// Redémarrage du module
void BLE_Reset(void) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+RESET\r\n");
 80001e0:	4802      	ldr	r0, [pc, #8]	@ (80001ec <BLE_Reset+0x10>)
 80001e2:	f7ff ffc5 	bl	8000170 <BLE_SendCommand>
}
 80001e6:	bf00      	nop
 80001e8:	bd80      	pop	{r7, pc}
 80001ea:	bf00      	nop
 80001ec:	080054e8 	.word	0x080054e8

080001f0 <BLE_RestoreDefaults>:

// Restauration usine
void BLE_RestoreDefaults(void) {
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+RESTORE\r\n");
 80001f4:	4802      	ldr	r0, [pc, #8]	@ (8000200 <BLE_RestoreDefaults+0x10>)
 80001f6:	f7ff ffbb 	bl	8000170 <BLE_SendCommand>
}
 80001fa:	bf00      	nop
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	080054f4 	.word	0x080054f4

08000204 <BLE_ReadVersion>:

// Lire version du firmware
void BLE_ReadVersion(void) {
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+VER\r\n");
 8000208:	4802      	ldr	r0, [pc, #8]	@ (8000214 <BLE_ReadVersion+0x10>)
 800020a:	f7ff ffb1 	bl	8000170 <BLE_SendCommand>
}
 800020e:	bf00      	nop
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	08005504 	.word	0x08005504

08000218 <BLE_ReadName>:

// Lire nom BLE
void BLE_ReadName(void) {
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BLENAME\r\n");
 800021c:	4802      	ldr	r0, [pc, #8]	@ (8000228 <BLE_ReadName+0x10>)
 800021e:	f7ff ffa7 	bl	8000170 <BLE_SendCommand>
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	08005510 	.word	0x08005510

0800022c <BLE_SetName>:

// Définir nom BLE
void BLE_SetName(const char* name) {
 800022c:	b580      	push	{r7, lr}
 800022e:	b092      	sub	sp, #72	@ 0x48
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+BLENAME=%s\r\n", name);
 8000234:	f107 0008 	add.w	r0, r7, #8
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	4a06      	ldr	r2, [pc, #24]	@ (8000254 <BLE_SetName+0x28>)
 800023c:	2140      	movs	r1, #64	@ 0x40
 800023e:	f004 fc77 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000242:	f107 0308 	add.w	r3, r7, #8
 8000246:	4618      	mov	r0, r3
 8000248:	f7ff ff92 	bl	8000170 <BLE_SendCommand>
}
 800024c:	bf00      	nop
 800024e:	3748      	adds	r7, #72	@ 0x48
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	08005520 	.word	0x08005520

08000258 <BLE_ReadMAC>:

// Lire l’adresse MAC BLE
void BLE_ReadMAC(void) {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BLEMAC\r\n");
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <BLE_ReadMAC+0x10>)
 800025e:	f7ff ff87 	bl	8000170 <BLE_SendCommand>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	08005530 	.word	0x08005530

0800026c <BLE_ReadRole>:

// Lire le rôle actuel
void BLE_ReadRole(void) {
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ROLE\r\n");
 8000270:	4802      	ldr	r0, [pc, #8]	@ (800027c <BLE_ReadRole+0x10>)
 8000272:	f7ff ff7d 	bl	8000170 <BLE_SendCommand>
}
 8000276:	bf00      	nop
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	0800553c 	.word	0x0800553c

08000280 <BLE_SetRole>:

// Définir rôle (0 = slave, 1 = master)
void BLE_SetRole(uint8_t role) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b08a      	sub	sp, #40	@ 0x28
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+ROLE=%d\r\n", (char)role);
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	f107 0008 	add.w	r0, r7, #8
 8000290:	4a06      	ldr	r2, [pc, #24]	@ (80002ac <BLE_SetRole+0x2c>)
 8000292:	2120      	movs	r1, #32
 8000294:	f004 fc4c 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000298:	f107 0308 	add.w	r3, r7, #8
 800029c:	4618      	mov	r0, r3
 800029e:	f7ff ff67 	bl	8000170 <BLE_SendCommand>
}
 80002a2:	bf00      	nop
 80002a4:	3728      	adds	r7, #40	@ 0x28
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	08005548 	.word	0x08005548

080002b0 <BLE_SetPIN>:

// Définir mot de passe
void BLE_SetPIN(const char* pin6digits) {
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b08a      	sub	sp, #40	@ 0x28
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+PIN=%s\r\n", pin6digits);
 80002b8:	f107 0008 	add.w	r0, r7, #8
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a06      	ldr	r2, [pc, #24]	@ (80002d8 <BLE_SetPIN+0x28>)
 80002c0:	2120      	movs	r1, #32
 80002c2:	f004 fc35 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80002c6:	f107 0308 	add.w	r3, r7, #8
 80002ca:	4618      	mov	r0, r3
 80002cc:	f7ff ff50 	bl	8000170 <BLE_SendCommand>
}
 80002d0:	bf00      	nop
 80002d2:	3728      	adds	r7, #40	@ 0x28
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	08005558 	.word	0x08005558

080002dc <BLE_SetSecurity>:

// Définir le niveau de sécurité
void BLE_SetSecurity(uint8_t level) {
 80002dc:	b580      	push	{r7, lr}
 80002de:	b08a      	sub	sp, #40	@ 0x28
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+SECURITY=%d\r\n", (char)level);
 80002e6:	79fb      	ldrb	r3, [r7, #7]
 80002e8:	f107 0008 	add.w	r0, r7, #8
 80002ec:	4a06      	ldr	r2, [pc, #24]	@ (8000308 <BLE_SetSecurity+0x2c>)
 80002ee:	2120      	movs	r1, #32
 80002f0:	f004 fc1e 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80002f4:	f107 0308 	add.w	r3, r7, #8
 80002f8:	4618      	mov	r0, r3
 80002fa:	f7ff ff39 	bl	8000170 <BLE_SendCommand>
}
 80002fe:	bf00      	nop
 8000300:	3728      	adds	r7, #40	@ 0x28
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	08005564 	.word	0x08005564

0800030c <BLE_ReadSecurity>:

// Lire niveau de sécurité
void BLE_ReadSecurity(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SECURITY\r\n");
 8000310:	4802      	ldr	r0, [pc, #8]	@ (800031c <BLE_ReadSecurity+0x10>)
 8000312:	f7ff ff2d 	bl	8000170 <BLE_SendCommand>
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	08005578 	.word	0x08005578

08000320 <BLE_ReadPIN>:

// Lire PIN actuel
void BLE_ReadPIN(void) {
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+PIN\r\n");
 8000324:	4802      	ldr	r0, [pc, #8]	@ (8000330 <BLE_ReadPIN+0x10>)
 8000326:	f7ff ff23 	bl	8000170 <BLE_SendCommand>
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	08005588 	.word	0x08005588

08000334 <BLE_EnterATMode>:

// Passer en mode AT
void BLE_EnterATMode(void) {
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT>9\r\n");
 8000338:	4802      	ldr	r0, [pc, #8]	@ (8000344 <BLE_EnterATMode+0x10>)
 800033a:	f7ff ff19 	bl	8000170 <BLE_SendCommand>
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	08005594 	.word	0x08005594

08000348 <BLE_EnterBLEMode>:

// Revenir au mode BLE
void BLE_EnterBLEMode(void) {
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT>8\r\n");
 800034c:	4802      	ldr	r0, [pc, #8]	@ (8000358 <BLE_EnterBLEMode+0x10>)
 800034e:	f7ff ff0f 	bl	8000170 <BLE_SendCommand>
}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	0800559c 	.word	0x0800559c

0800035c <BLE_SetLog>:

// Activer/désactiver le log
void BLE_SetLog(uint8_t enable) {
 800035c:	b580      	push	{r7, lr}
 800035e:	b08a      	sub	sp, #40	@ 0x28
 8000360:	af00      	add	r7, sp, #0
 8000362:	4603      	mov	r3, r0
 8000364:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LOG=%d\r\n", (char)enable);
 8000366:	79fb      	ldrb	r3, [r7, #7]
 8000368:	f107 0008 	add.w	r0, r7, #8
 800036c:	4a06      	ldr	r2, [pc, #24]	@ (8000388 <BLE_SetLog+0x2c>)
 800036e:	2120      	movs	r1, #32
 8000370:	f004 fbde 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	4618      	mov	r0, r3
 800037a:	f7ff fef9 	bl	8000170 <BLE_SendCommand>
}
 800037e:	bf00      	nop
 8000380:	3728      	adds	r7, #40	@ 0x28
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	080055a4 	.word	0x080055a4

0800038c <BLE_ReadLog>:

// Lire état du log
void BLE_ReadLog(void) {
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LOG\r\n");
 8000390:	4802      	ldr	r0, [pc, #8]	@ (800039c <BLE_ReadLog+0x10>)
 8000392:	f7ff feed 	bl	8000170 <BLE_SendCommand>
}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	080055b0 	.word	0x080055b0

080003a0 <BLE_SetLED>:

// Réglage LED d’état
void BLE_SetLED(uint8_t mode) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b08a      	sub	sp, #40	@ 0x28
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LED=%d\r\n", (char)mode);
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	f107 0008 	add.w	r0, r7, #8
 80003b0:	4a06      	ldr	r2, [pc, #24]	@ (80003cc <BLE_SetLED+0x2c>)
 80003b2:	2120      	movs	r1, #32
 80003b4:	f004 fbbc 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80003b8:	f107 0308 	add.w	r3, r7, #8
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff fed7 	bl	8000170 <BLE_SendCommand>
}
 80003c2:	bf00      	nop
 80003c4:	3728      	adds	r7, #40	@ 0x28
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	080055bc 	.word	0x080055bc

080003d0 <BLE_ReadLED>:

// Lire mode LED
void BLE_ReadLED(void) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LED\r\n");
 80003d4:	4802      	ldr	r0, [pc, #8]	@ (80003e0 <BLE_ReadLED+0x10>)
 80003d6:	f7ff fecb 	bl	8000170 <BLE_SendCommand>
}
 80003da:	bf00      	nop
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	080055c8 	.word	0x080055c8

080003e4 <BLE_SetRFPower>:

// Définir puissance d’émission (0 à 9)
void BLE_SetRFPower(uint8_t level) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b08a      	sub	sp, #40	@ 0x28
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+RFPWR=%d\r\n", (char)level);
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	f107 0008 	add.w	r0, r7, #8
 80003f4:	4a06      	ldr	r2, [pc, #24]	@ (8000410 <BLE_SetRFPower+0x2c>)
 80003f6:	2120      	movs	r1, #32
 80003f8:	f004 fb9a 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80003fc:	f107 0308 	add.w	r3, r7, #8
 8000400:	4618      	mov	r0, r3
 8000402:	f7ff feb5 	bl	8000170 <BLE_SendCommand>
}
 8000406:	bf00      	nop
 8000408:	3728      	adds	r7, #40	@ 0x28
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	080055d4 	.word	0x080055d4

08000414 <BLE_ReadUUID>:

// Lire UUID
void BLE_ReadUUID(void) {
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+UUID\r\n");
 8000418:	4802      	ldr	r0, [pc, #8]	@ (8000424 <BLE_ReadUUID+0x10>)
 800041a:	f7ff fea9 	bl	8000170 <BLE_SendCommand>
}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	080055e4 	.word	0x080055e4

08000428 <BLE_SetUUID>:

// Modifier UUID d’un service ou caractéristique
void BLE_SetUUID(uint8_t index, const char* uuid) {
 8000428:	b580      	push	{r7, lr}
 800042a:	b0a4      	sub	sp, #144	@ 0x90
 800042c:	af02      	add	r7, sp, #8
 800042e:	4603      	mov	r3, r0
 8000430:	6039      	str	r1, [r7, #0]
 8000432:	71fb      	strb	r3, [r7, #7]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+UUID=%d,%s\r\n", (char)index, (char)uuid);
 8000434:	79fb      	ldrb	r3, [r7, #7]
 8000436:	683a      	ldr	r2, [r7, #0]
 8000438:	b2d2      	uxtb	r2, r2
 800043a:	f107 0008 	add.w	r0, r7, #8
 800043e:	9200      	str	r2, [sp, #0]
 8000440:	4a07      	ldr	r2, [pc, #28]	@ (8000460 <BLE_SetUUID+0x38>)
 8000442:	2180      	movs	r1, #128	@ 0x80
 8000444:	f004 fb74 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000448:	f107 0308 	add.w	r3, r7, #8
 800044c:	4618      	mov	r0, r3
 800044e:	f7ff fe8f 	bl	8000170 <BLE_SendCommand>
    BLE_Reset();  // UUID settings require reboot
 8000452:	f7ff fec3 	bl	80001dc <BLE_Reset>
}
 8000456:	bf00      	nop
 8000458:	3788      	adds	r7, #136	@ 0x88
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	080055f0 	.word	0x080055f0

08000464 <BLE_ReadAdvData>:

// Lire données du paquet de broadcast
void BLE_ReadAdvData(void) {
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ADVDATA\r\n");
 8000468:	4802      	ldr	r0, [pc, #8]	@ (8000474 <BLE_ReadAdvData+0x10>)
 800046a:	f7ff fe81 	bl	8000170 <BLE_SendCommand>
}
 800046e:	bf00      	nop
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	08005600 	.word	0x08005600

08000478 <BLE_SetAdvData>:

// Définir données broadcast personnalisées
void BLE_SetAdvData(const char* adv_data_hex) {
 8000478:	b580      	push	{r7, lr}
 800047a:	b0a2      	sub	sp, #136	@ 0x88
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+ADVDATA=%s\r\n", adv_data_hex);
 8000480:	f107 0008 	add.w	r0, r7, #8
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4a06      	ldr	r2, [pc, #24]	@ (80004a0 <BLE_SetAdvData+0x28>)
 8000488:	2180      	movs	r1, #128	@ 0x80
 800048a:	f004 fb51 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	4618      	mov	r0, r3
 8000494:	f7ff fe6c 	bl	8000170 <BLE_SendCommand>
}
 8000498:	bf00      	nop
 800049a:	3788      	adds	r7, #136	@ 0x88
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	08005610 	.word	0x08005610

080004a4 <BLE_ReadAdvInterval>:

// Lire intervalle broadcast
void BLE_ReadAdvInterval(void) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ADVPARAM\r\n");
 80004a8:	4802      	ldr	r0, [pc, #8]	@ (80004b4 <BLE_ReadAdvInterval+0x10>)
 80004aa:	f7ff fe61 	bl	8000170 <BLE_SendCommand>
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	08005620 	.word	0x08005620

080004b8 <BLE_SetAdvInterval>:

// Définir intervalle broadcast (10~4000 ms)
void BLE_SetAdvInterval(uint16_t interval_ms) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b092      	sub	sp, #72	@ 0x48
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	80fb      	strh	r3, [r7, #6]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+ADVPARAM=%d\r\n", (char)interval_ms);
 80004c2:	88fb      	ldrh	r3, [r7, #6]
 80004c4:	b2db      	uxtb	r3, r3
 80004c6:	f107 0008 	add.w	r0, r7, #8
 80004ca:	4a06      	ldr	r2, [pc, #24]	@ (80004e4 <BLE_SetAdvInterval+0x2c>)
 80004cc:	2140      	movs	r1, #64	@ 0x40
 80004ce:	f004 fb2f 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff fe4a 	bl	8000170 <BLE_SendCommand>
}
 80004dc:	bf00      	nop
 80004de:	3748      	adds	r7, #72	@ 0x48
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	08005630 	.word	0x08005630

080004e8 <BLE_SetBroadcast>:

// Activer/désactiver le broadcast
void BLE_SetBroadcast(uint8_t enable) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b08a      	sub	sp, #40	@ 0x28
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+ADV=%d\r\n", (char)enable);
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	f107 0008 	add.w	r0, r7, #8
 80004f8:	4a06      	ldr	r2, [pc, #24]	@ (8000514 <BLE_SetBroadcast+0x2c>)
 80004fa:	2120      	movs	r1, #32
 80004fc:	f004 fb18 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000500:	f107 0308 	add.w	r3, r7, #8
 8000504:	4618      	mov	r0, r3
 8000506:	f7ff fe33 	bl	8000170 <BLE_SendCommand>
}
 800050a:	bf00      	nop
 800050c:	3728      	adds	r7, #40	@ 0x28
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	08005644 	.word	0x08005644

08000518 <BLE_SetLowPowerMode>:

// Activer ou désactiver le mode low power
void BLE_SetLowPowerMode(uint8_t enable) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	@ 0x28
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LPM=%d\r\n", (char)enable);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	f107 0008 	add.w	r0, r7, #8
 8000528:	4a06      	ldr	r2, [pc, #24]	@ (8000544 <BLE_SetLowPowerMode+0x2c>)
 800052a:	2120      	movs	r1, #32
 800052c:	f004 fb00 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000530:	f107 0308 	add.w	r3, r7, #8
 8000534:	4618      	mov	r0, r3
 8000536:	f7ff fe1b 	bl	8000170 <BLE_SendCommand>
}
 800053a:	bf00      	nop
 800053c:	3728      	adds	r7, #40	@ 0x28
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	08005650 	.word	0x08005650

08000548 <BLE_ReadLowPowerMode>:

// Lire état low power
void BLE_ReadLowPowerMode(void) {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LPM\r\n");
 800054c:	4802      	ldr	r0, [pc, #8]	@ (8000558 <BLE_ReadLowPowerMode+0x10>)
 800054e:	f7ff fe0f 	bl	8000170 <BLE_SendCommand>
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	0800565c 	.word	0x0800565c

0800055c <BLE_ConnectTo>:
void BLE_Scan(void) {
    BLE_SendCommand("AT+SCAN=1\r\n");
}

// Connexion à un périphérique BLE (master mode)
void BLE_ConnectTo(const char* mac_addr) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b092      	sub	sp, #72	@ 0x48
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+CONN=%s\r\n", mac_addr);
 8000564:	f107 0008 	add.w	r0, r7, #8
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4a06      	ldr	r2, [pc, #24]	@ (8000584 <BLE_ConnectTo+0x28>)
 800056c:	2140      	movs	r1, #64	@ 0x40
 800056e:	f004 fadf 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000572:	f107 0308 	add.w	r3, r7, #8
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff fdfa 	bl	8000170 <BLE_SendCommand>
}
 800057c:	bf00      	nop
 800057e:	3748      	adds	r7, #72	@ 0x48
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	08005674 	.word	0x08005674

08000588 <BLE_Disconnect>:

// Déconnexion (nécessite d’abord AT>9)
void BLE_Disconnect(uint8_t mode) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b08a      	sub	sp, #40	@ 0x28
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+DISC=%d\r\n", (char)mode);
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	f107 0008 	add.w	r0, r7, #8
 8000598:	4a06      	ldr	r2, [pc, #24]	@ (80005b4 <BLE_Disconnect+0x2c>)
 800059a:	2120      	movs	r1, #32
 800059c:	f004 fac8 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80005a0:	f107 0308 	add.w	r3, r7, #8
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fde3 	bl	8000170 <BLE_SendCommand>
}
 80005aa:	bf00      	nop
 80005ac:	3728      	adds	r7, #40	@ 0x28
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	08005684 	.word	0x08005684

080005b8 <BLE_Sleep>:

// Mise en veille (soft shutdown)
void BLE_Sleep(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SLEEP\r\n");
 80005bc:	4802      	ldr	r0, [pc, #8]	@ (80005c8 <BLE_Sleep+0x10>)
 80005be:	f7ff fdd7 	bl	8000170 <BLE_SendCommand>
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	08005694 	.word	0x08005694

080005cc <BLE_ReadBaudrate>:
// Lire le baudrate
void BLE_ReadBaudrate(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BAUD\r\n");
 80005d0:	4802      	ldr	r0, [pc, #8]	@ (80005dc <BLE_ReadBaudrate+0x10>)
 80005d2:	f7ff fdcd 	bl	8000170 <BLE_SendCommand>
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	080056a0 	.word	0x080056a0

080005e0 <BLE_SetBaudrate>:

// Définir le baudrate (ex: 9600, 115200, etc.)
void BLE_SetBaudrate(uint32_t baudrate) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+BAUD=%lu\r\n", (char)baudrate);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	f107 0008 	add.w	r0, r7, #8
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <BLE_SetBaudrate+0x2c>)
 80005f2:	2120      	movs	r1, #32
 80005f4:	f004 fa9c 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80005f8:	f107 0308 	add.w	r3, r7, #8
 80005fc:	4618      	mov	r0, r3
 80005fe:	f7ff fdb7 	bl	8000170 <BLE_SendCommand>
}
 8000602:	bf00      	nop
 8000604:	3728      	adds	r7, #40	@ 0x28
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	080056ac 	.word	0x080056ac

08000610 <BLE_ReadMode>:

// Lire le mode (0 = BLE / 1 = BLE&SPP)
void BLE_ReadMode(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+MODE\r\n");
 8000614:	4802      	ldr	r0, [pc, #8]	@ (8000620 <BLE_ReadMode+0x10>)
 8000616:	f7ff fdab 	bl	8000170 <BLE_SendCommand>
}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	080056bc 	.word	0x080056bc

08000624 <BLE_SetMode>:

// Définir le mode BLE ou BLE+SPP
void BLE_SetMode(uint8_t mode) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+MODE=%d\r\n", (char)mode);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	f107 0008 	add.w	r0, r7, #8
 8000634:	4a06      	ldr	r2, [pc, #24]	@ (8000650 <BLE_SetMode+0x2c>)
 8000636:	2120      	movs	r1, #32
 8000638:	f004 fa7a 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 800063c:	f107 0308 	add.w	r3, r7, #8
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff fd95 	bl	8000170 <BLE_SendCommand>
}
 8000646:	bf00      	nop
 8000648:	3728      	adds	r7, #40	@ 0x28
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	080056c8 	.word	0x080056c8

08000654 <BLE_ReadSPPName>:

// Lire nom SPP
void BLE_ReadSPPName(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SPPNAME\r\n");
 8000658:	4802      	ldr	r0, [pc, #8]	@ (8000664 <BLE_ReadSPPName+0x10>)
 800065a:	f7ff fd89 	bl	8000170 <BLE_SendCommand>
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	080056d8 	.word	0x080056d8

08000668 <BLE_SetSPPName>:

// Définir nom SPP
void BLE_SetSPPName(const char* name) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b092      	sub	sp, #72	@ 0x48
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SPPNAME=%s\r\n", name);
 8000670:	f107 0008 	add.w	r0, r7, #8
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a06      	ldr	r2, [pc, #24]	@ (8000690 <BLE_SetSPPName+0x28>)
 8000678:	2140      	movs	r1, #64	@ 0x40
 800067a:	f004 fa59 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fd74 	bl	8000170 <BLE_SendCommand>
}
 8000688:	bf00      	nop
 800068a:	3748      	adds	r7, #72	@ 0x48
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	080056e8 	.word	0x080056e8

08000694 <BLE_ReadSPPMAC>:

// Lire MAC SPP
void BLE_ReadSPPMAC(void) {
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SPPMAC\r\n");
 8000698:	4802      	ldr	r0, [pc, #8]	@ (80006a4 <BLE_ReadSPPMAC+0x10>)
 800069a:	f7ff fd69 	bl	8000170 <BLE_SendCommand>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	080056f8 	.word	0x080056f8

080006a8 <BLE_SetBLEMAC>:

// Définir MAC BLE
void BLE_SetBLEMAC(const char* mac12) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b092      	sub	sp, #72	@ 0x48
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+BLEMAC=%s\r\n", mac12);
 80006b0:	f107 0008 	add.w	r0, r7, #8
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a06      	ldr	r2, [pc, #24]	@ (80006d0 <BLE_SetBLEMAC+0x28>)
 80006b8:	2140      	movs	r1, #64	@ 0x40
 80006ba:	f004 fa39 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80006be:	f107 0308 	add.w	r3, r7, #8
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff fd54 	bl	8000170 <BLE_SendCommand>
}
 80006c8:	bf00      	nop
 80006ca:	3748      	adds	r7, #72	@ 0x48
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	08005704 	.word	0x08005704

080006d4 <BLE_SetSPPMAC>:

// Définir MAC SPP
void BLE_SetSPPMAC(const char* mac12) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b092      	sub	sp, #72	@ 0x48
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SPPMAC=%s\r\n", mac12);
 80006dc:	f107 0008 	add.w	r0, r7, #8
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a06      	ldr	r2, [pc, #24]	@ (80006fc <BLE_SetSPPMAC+0x28>)
 80006e4:	2140      	movs	r1, #64	@ 0x40
 80006e6:	f004 fa23 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80006ea:	f107 0308 	add.w	r3, r7, #8
 80006ee:	4618      	mov	r0, r3
 80006f0:	f7ff fd3e 	bl	8000170 <BLE_SendCommand>
}
 80006f4:	bf00      	nop
 80006f6:	3748      	adds	r7, #72	@ 0x48
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	08005714 	.word	0x08005714

08000700 <BLE_SetTargetUUID>:

// Définir UUID cible pour connexion (client mode)
void BLE_SetTargetUUID(const char* uuid) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b0a2      	sub	sp, #136	@ 0x88
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+TARGETUUID=%s\r\n", uuid);
 8000708:	f107 0008 	add.w	r0, r7, #8
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a06      	ldr	r2, [pc, #24]	@ (8000728 <BLE_SetTargetUUID+0x28>)
 8000710:	2180      	movs	r1, #128	@ 0x80
 8000712:	f004 fa0d 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000716:	f107 0308 	add.w	r3, r7, #8
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff fd28 	bl	8000170 <BLE_SendCommand>
}
 8000720:	bf00      	nop
 8000722:	3788      	adds	r7, #136	@ 0x88
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	08005724 	.word	0x08005724

0800072c <BLE_ScanStart>:

// Scanner les périphériques BLE
void BLE_ScanStart(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SCAN=1\r\n");
 8000730:	4802      	ldr	r0, [pc, #8]	@ (800073c <BLE_ScanStart+0x10>)
 8000732:	f7ff fd1d 	bl	8000170 <BLE_SendCommand>
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	08005668 	.word	0x08005668

08000740 <BLE_SetScanLimits>:

// Configurer paramètres de scan (nombre, timeout)
void BLE_SetScanLimits(uint8_t count, uint8_t timeout_sec) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b08c      	sub	sp, #48	@ 0x30
 8000744:	af02      	add	r7, sp, #8
 8000746:	4603      	mov	r3, r0
 8000748:	460a      	mov	r2, r1
 800074a:	71fb      	strb	r3, [r7, #7]
 800074c:	4613      	mov	r3, r2
 800074e:	71bb      	strb	r3, [r7, #6]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+SCANM=%d,%d\r\n", (char)count, (char)timeout_sec);
 8000750:	79fa      	ldrb	r2, [r7, #7]
 8000752:	79bb      	ldrb	r3, [r7, #6]
 8000754:	f107 0008 	add.w	r0, r7, #8
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	4613      	mov	r3, r2
 800075c:	4a06      	ldr	r2, [pc, #24]	@ (8000778 <BLE_SetScanLimits+0x38>)
 800075e:	2120      	movs	r1, #32
 8000760:	f004 f9e6 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff fd01 	bl	8000170 <BLE_SendCommand>
}
 800076e:	bf00      	nop
 8000770:	3728      	adds	r7, #40	@ 0x28
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	08005738 	.word	0x08005738

0800077c <BLE_SetScanParams>:

// Configurer scan params (mode, interval, window)
void BLE_SetScanParams(uint8_t active, uint8_t interval, uint8_t window) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af02      	add	r7, sp, #8
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
 8000786:	460b      	mov	r3, r1
 8000788:	71bb      	strb	r3, [r7, #6]
 800078a:	4613      	mov	r3, r2
 800078c:	717b      	strb	r3, [r7, #5]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SCANPARAM=%d,%d,%d\r\n", (char)active, (char)interval, (char)window);
 800078e:	79f9      	ldrb	r1, [r7, #7]
 8000790:	79bb      	ldrb	r3, [r7, #6]
 8000792:	797a      	ldrb	r2, [r7, #5]
 8000794:	f107 0008 	add.w	r0, r7, #8
 8000798:	9201      	str	r2, [sp, #4]
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	460b      	mov	r3, r1
 800079e:	4a06      	ldr	r2, [pc, #24]	@ (80007b8 <BLE_SetScanParams+0x3c>)
 80007a0:	2140      	movs	r1, #64	@ 0x40
 80007a2:	f004 f9c5 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80007a6:	f107 0308 	add.w	r3, r7, #8
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff fce0 	bl	8000170 <BLE_SendCommand>
}
 80007b0:	bf00      	nop
 80007b2:	3748      	adds	r7, #72	@ 0x48
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	0800574c 	.word	0x0800574c

080007bc <BLE_ClearBindings>:

// Effacer les liaisons enregistrées
void BLE_ClearBindings(void) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+CLRBIND\r\n");
 80007c0:	4802      	ldr	r0, [pc, #8]	@ (80007cc <BLE_ClearBindings+0x10>)
 80007c2:	f7ff fcd5 	bl	8000170 <BLE_SendCommand>
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	08005764 	.word	0x08005764

080007d0 <BLE_SetAutoConnect>:

// Configurer auto-connexion (client mode uniquement)
void BLE_SetAutoConnect(const char* mac) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b092      	sub	sp, #72	@ 0x48
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SERVER=%s\r\n", mac);
 80007d8:	f107 0008 	add.w	r0, r7, #8
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a07      	ldr	r2, [pc, #28]	@ (80007fc <BLE_SetAutoConnect+0x2c>)
 80007e0:	2140      	movs	r1, #64	@ 0x40
 80007e2:	f004 f9a5 	bl	8004b30 <sniprintf>
    BLE_SendCommand(cmd);
 80007e6:	f107 0308 	add.w	r3, r7, #8
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fcc0 	bl	8000170 <BLE_SendCommand>
    BLE_Reset();  // Reboot pour appliquer
 80007f0:	f7ff fcf4 	bl	80001dc <BLE_Reset>
}
 80007f4:	bf00      	nop
 80007f6:	3748      	adds	r7, #72	@ 0x48
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	08005774 	.word	0x08005774

08000800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000804:	f000 fe66 	bl	80014d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000808:	f000 f846 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800080c:	f000 f9e2 	bl	8000bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000810:	f000 f9c2 	bl	8000b98 <MX_DMA_Init>
  MX_ADC1_Init();
 8000814:	f000 f890 	bl	8000938 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000818:	f000 f8f8 	bl	8000a0c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800081c:	f000 f992 	bl	8000b44 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000820:	f000 f942 	bl	8000aa8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */



  // CALIBRATION DES ADCs
  HAL_ADCEx_Calibration_Start(&hadc1); // Calibrer ADC1 => CF drivers hal_adc
 8000824:	4813      	ldr	r0, [pc, #76]	@ (8000874 <main+0x74>)
 8000826:	f001 fb4b 	bl	8001ec0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, ADC_NUM_CONVERSIONS); // configurer DMA
 800082a:	2204      	movs	r2, #4
 800082c:	4912      	ldr	r1, [pc, #72]	@ (8000878 <main+0x78>)
 800082e:	4811      	ldr	r0, [pc, #68]	@ (8000874 <main+0x74>)
 8000830:	f000 ff8a 	bl	8001748 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3); // demarer timer 3
 8000834:	4811      	ldr	r0, [pc, #68]	@ (800087c <main+0x7c>)
 8000836:	f002 ff1d 	bl	8003674 <HAL_TIM_Base_Start>

  //Config de l'USART1 pour le BLE RX
  HAL_UART_Receive_IT(&huart_BLE, &rx_it_buffer, 1);
 800083a:	2201      	movs	r2, #1
 800083c:	4910      	ldr	r1, [pc, #64]	@ (8000880 <main+0x80>)
 800083e:	4811      	ldr	r0, [pc, #68]	@ (8000884 <main+0x84>)
 8000840:	f003 fbe7 	bl	8004012 <HAL_UART_Receive_IT>
  // chaque caractère va être écrit dans le buff et une interruption sera envoyée à HAL_UART_RxCpltCallback

  //Config du module BLE
  config_BLE();
 8000844:	f000 fb24 	bl	8000e90 <config_BLE>

  //Timer pour envoyer la trame
  HAL_TIM_Base_Start_IT(&htim4);
 8000848:	480f      	ldr	r0, [pc, #60]	@ (8000888 <main+0x88>)
 800084a:	f002 ff5d 	bl	8003708 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(flags.BLE_HAS_BEEN_DISCONNECTED){
 800084e:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <main+0x8c>)
 8000850:	7a1b      	ldrb	r3, [r3, #8]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d00a      	beq.n	800086c <main+0x6c>
		BLE.Reset(); //J'utilise l'autoconnect
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <main+0x90>)
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	4798      	blx	r3
		wait_until_flag(&flags.RSTING,BLE_TIMEOUT_MS);
 800085c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000860:	480c      	ldr	r0, [pc, #48]	@ (8000894 <main+0x94>)
 8000862:	f000 fb5b 	bl	8000f1c <wait_until_flag>
		flags.BLE_HAS_BEEN_DISCONNECTED = false;
 8000866:	4b09      	ldr	r3, [pc, #36]	@ (800088c <main+0x8c>)
 8000868:	2200      	movs	r2, #0
 800086a:	721a      	strb	r2, [r3, #8]
	}
	send_trame_if_necessary();
 800086c:	f000 fb86 	bl	8000f7c <send_trame_if_necessary>
	if(flags.BLE_HAS_BEEN_DISCONNECTED){
 8000870:	e7ed      	b.n	800084e <main+0x4e>
 8000872:	bf00      	nop
 8000874:	20000174 	.word	0x20000174
 8000878:	20000358 	.word	0x20000358
 800087c:	200001e8 	.word	0x200001e8
 8000880:	200002c0 	.word	0x200002c0
 8000884:	20000278 	.word	0x20000278
 8000888:	20000230 	.word	0x20000230
 800088c:	2000034c 	.word	0x2000034c
 8000890:	20000000 	.word	0x20000000
 8000894:	20000351 	.word	0x20000351

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b094      	sub	sp, #80	@ 0x50
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a2:	2228      	movs	r2, #40	@ 0x28
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f004 f978 	bl	8004b9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c8:	2301      	movs	r3, #1
 80008ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008da:	4618      	mov	r0, r3
 80008dc:	f002 f8fe 	bl	8002adc <HAL_RCC_OscConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x52>
  {
    Error_Handler();
 80008e6:	f000 fa3d 	bl	8000d64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	230f      	movs	r3, #15
 80008ec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80008ee:	2301      	movs	r3, #1
 80008f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	2100      	movs	r1, #0
 8000904:	4618      	mov	r0, r3
 8000906:	f002 fb6b 	bl	8002fe0 <HAL_RCC_ClockConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000910:	f000 fa28 	bl	8000d64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000914:	2302      	movs	r3, #2
 8000916:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	4618      	mov	r0, r3
 8000920:	f002 fcec 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800092a:	f000 fa1b 	bl	8000d64 <Error_Handler>
  }
}
 800092e:	bf00      	nop
 8000930:	3750      	adds	r7, #80	@ 0x50
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000948:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 800094a:	4a2f      	ldr	r2, [pc, #188]	@ (8000a08 <MX_ADC1_Init+0xd0>)
 800094c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800094e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000950:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000954:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000956:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000958:	2200      	movs	r2, #0
 800095a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800095c:	4b29      	ldr	r3, [pc, #164]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 800095e:	2200      	movs	r2, #0
 8000960:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000962:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000964:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000968:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000970:	4b24      	ldr	r3, [pc, #144]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000972:	2204      	movs	r2, #4
 8000974:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000976:	4823      	ldr	r0, [pc, #140]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000978:	f000 fe0e 	bl	8001598 <HAL_ADC_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000982:	f000 f9ef 	bl	8000d64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000986:	2301      	movs	r3, #1
 8000988:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800098a:	2301      	movs	r3, #1
 800098c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800098e:	2306      	movs	r3, #6
 8000990:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	4619      	mov	r1, r3
 8000996:	481b      	ldr	r0, [pc, #108]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 8000998:	f001 f898 	bl	8001acc <HAL_ADC_ConfigChannel>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009a2:	f000 f9df 	bl	8000d64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009a6:	2302      	movs	r3, #2
 80009a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009aa:	2302      	movs	r3, #2
 80009ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	4619      	mov	r1, r3
 80009b2:	4814      	ldr	r0, [pc, #80]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 80009b4:	f001 f88a 	bl	8001acc <HAL_ADC_ConfigChannel>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80009be:	f000 f9d1 	bl	8000d64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009c2:	2303      	movs	r3, #3
 80009c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80009c6:	2303      	movs	r3, #3
 80009c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	4619      	mov	r1, r3
 80009ce:	480d      	ldr	r0, [pc, #52]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 80009d0:	f001 f87c 	bl	8001acc <HAL_ADC_ConfigChannel>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80009da:	f000 f9c3 	bl	8000d64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009de:	2304      	movs	r3, #4
 80009e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80009e2:	2304      	movs	r3, #4
 80009e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	4619      	mov	r1, r3
 80009ea:	4806      	ldr	r0, [pc, #24]	@ (8000a04 <MX_ADC1_Init+0xcc>)
 80009ec:	f001 f86e 	bl	8001acc <HAL_ADC_ConfigChannel>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80009f6:	f000 f9b5 	bl	8000d64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	3710      	adds	r7, #16
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000174 	.word	0x20000174
 8000a08:	40012400 	.word	0x40012400

08000a0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a20:	463b      	mov	r3, r7
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a28:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa4 <MX_TIM3_Init+0x98>)
 8000a2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 800-1;
 8000a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a30:	f240 321f 	movw	r2, #799	@ 0x31f
 8000a34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a3e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a44:	4b16      	ldr	r3, [pc, #88]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4a:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a50:	4813      	ldr	r0, [pc, #76]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a52:	f002 fdbf 	bl	80035d4 <HAL_TIM_Base_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000a5c:	f000 f982 	bl	8000d64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480c      	ldr	r0, [pc, #48]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a6e:	f002 ff8d 	bl	800398c <HAL_TIM_ConfigClockSource>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000a78:	f000 f974 	bl	8000d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a7c:	2320      	movs	r3, #32
 8000a7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_TIM3_Init+0x94>)
 8000a8a:	f003 f977 	bl	8003d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000a94:	f000 f966 	bl	8000d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	3718      	adds	r7, #24
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	200001e8 	.word	0x200001e8
 8000aa4:	40000400 	.word	0x40000400

08000aa8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	f107 0308 	add.w	r3, r7, #8
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abc:	463b      	mov	r3, r7
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b40 <MX_TIM4_Init+0x98>)
 8000ac8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 400-1;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000acc:	f240 128f 	movw	r2, #399	@ 0x18f
 8000ad0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000ada:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ade:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000ae8:	2280      	movs	r2, #128	@ 0x80
 8000aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000aec:	4813      	ldr	r0, [pc, #76]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000aee:	f002 fd71 	bl	80035d4 <HAL_TIM_Base_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000af8:	f000 f934 	bl	8000d64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000afc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b02:	f107 0308 	add.w	r3, r7, #8
 8000b06:	4619      	mov	r1, r3
 8000b08:	480c      	ldr	r0, [pc, #48]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000b0a:	f002 ff3f 	bl	800398c <HAL_TIM_ConfigClockSource>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000b14:	f000 f926 	bl	8000d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b20:	463b      	mov	r3, r7
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_TIM4_Init+0x94>)
 8000b26:	f003 f929 	bl	8003d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000b30:	f000 f918 	bl	8000d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b34:	bf00      	nop
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000230 	.word	0x20000230
 8000b40:	40000800 	.word	0x40000800

08000b44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <MX_USART1_UART_Init+0x50>)
 8000b4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b7a:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <MX_USART1_UART_Init+0x4c>)
 8000b7c:	f003 f96e 	bl	8003e5c <HAL_UART_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b86:	f000 f8ed 	bl	8000d64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000278 	.word	0x20000278
 8000b94:	40013800 	.word	0x40013800

08000b98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <MX_DMA_Init+0x38>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd0 <MX_DMA_Init+0x38>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6153      	str	r3, [r2, #20]
 8000baa:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <MX_DMA_Init+0x38>)
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2100      	movs	r1, #0
 8000bba:	200b      	movs	r0, #11
 8000bbc:	f001 fb0f 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bc0:	200b      	movs	r0, #11
 8000bc2:	f001 fb28 	bl	8002216 <HAL_NVIC_EnableIRQ>

}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b088      	sub	sp, #32
 8000bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 0310 	add.w	r3, r7, #16
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be8:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a2c      	ldr	r2, [pc, #176]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000bee:	f043 0320 	orr.w	r3, r3, #32
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0320 	and.w	r3, r3, #32
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c00:	4b27      	ldr	r3, [pc, #156]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a26      	ldr	r2, [pc, #152]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c06:	f043 0304 	orr.w	r3, r3, #4
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b24      	ldr	r3, [pc, #144]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c18:	4b21      	ldr	r3, [pc, #132]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a20      	ldr	r2, [pc, #128]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c1e:	f043 0308 	orr.w	r3, r3, #8
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca0 <MX_GPIO_Init+0xcc>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f003 0308 	and.w	r3, r3, #8
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB1 PB2 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000c30:	233e      	movs	r3, #62	@ 0x3e
 8000c32:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca4 <MX_GPIO_Init+0xd0>)
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4619      	mov	r1, r3
 8000c42:	4819      	ldr	r0, [pc, #100]	@ (8000ca8 <MX_GPIO_Init+0xd4>)
 8000c44:	f001 fda4 	bl	8002790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	2007      	movs	r0, #7
 8000c4e:	f001 fac6 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000c52:	2007      	movs	r0, #7
 8000c54:	f001 fadf 	bl	8002216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	2008      	movs	r0, #8
 8000c5e:	f001 fabe 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000c62:	2008      	movs	r0, #8
 8000c64:	f001 fad7 	bl	8002216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	2009      	movs	r0, #9
 8000c6e:	f001 fab6 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c72:	2009      	movs	r0, #9
 8000c74:	f001 facf 	bl	8002216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2102      	movs	r1, #2
 8000c7c:	200a      	movs	r0, #10
 8000c7e:	f001 faae 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c82:	200a      	movs	r0, #10
 8000c84:	f001 fac7 	bl	8002216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	2017      	movs	r0, #23
 8000c8e:	f001 faa6 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c92:	2017      	movs	r0, #23
 8000c94:	f001 fabf 	bl	8002216 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c98:	bf00      	nop
 8000c9a:	3720      	adds	r7, #32
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	10210000 	.word	0x10210000
 8000ca8:	40010c00 	.word	0x40010c00

08000cac <HAL_UART_RxCpltCallback>:


////////////////////////////////////////////////////////////////// CODE RX


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	static int receive_index = 0;
	static bool debut_de_trame = false;
	static bool fin_de_trame = false;
    if (huart->Instance == USART1) {
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a23      	ldr	r2, [pc, #140]	@ (8000d48 <HAL_UART_RxCpltCallback+0x9c>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d13f      	bne.n	8000d3e <HAL_UART_RxCpltCallback+0x92>
        // Copier le caractère dans le buffer
        if (receive_index < sizeof(receive_buffer) - 1) {
 8000cbe:	4b23      	ldr	r3, [pc, #140]	@ (8000d4c <HAL_UART_RxCpltCallback+0xa0>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2b3e      	cmp	r3, #62	@ 0x3e
 8000cc4:	d81e      	bhi.n	8000d04 <HAL_UART_RxCpltCallback+0x58>
        	if(debut_de_trame){						//debug
 8000cc6:	4b22      	ldr	r3, [pc, #136]	@ (8000d50 <HAL_UART_RxCpltCallback+0xa4>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d008      	beq.n	8000ce0 <HAL_UART_RxCpltCallback+0x34>
            receive_buffer[receive_index++] = (char)rx_it_buffer;
 8000cce:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <HAL_UART_RxCpltCallback+0xa0>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	1c5a      	adds	r2, r3, #1
 8000cd4:	491d      	ldr	r1, [pc, #116]	@ (8000d4c <HAL_UART_RxCpltCallback+0xa0>)
 8000cd6:	600a      	str	r2, [r1, #0]
 8000cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8000d54 <HAL_UART_RxCpltCallback+0xa8>)
 8000cda:	7811      	ldrb	r1, [r2, #0]
 8000cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <HAL_UART_RxCpltCallback+0xac>)
 8000cde:	54d1      	strb	r1, [r2, r3]
        	}
            if((char)rx_it_buffer == '\n'){
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d54 <HAL_UART_RxCpltCallback+0xa8>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b0a      	cmp	r3, #10
 8000ce6:	d10d      	bne.n	8000d04 <HAL_UART_RxCpltCallback+0x58>
            	if (!debut_de_trame){
 8000ce8:	4b19      	ldr	r3, [pc, #100]	@ (8000d50 <HAL_UART_RxCpltCallback+0xa4>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	f083 0301 	eor.w	r3, r3, #1
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <HAL_UART_RxCpltCallback+0x52>
            		debut_de_trame = true;
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <HAL_UART_RxCpltCallback+0xa4>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	701a      	strb	r2, [r3, #0]
 8000cfc:	e002      	b.n	8000d04 <HAL_UART_RxCpltCallback+0x58>
            	}
            	else{
            		fin_de_trame = true;
 8000cfe:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <HAL_UART_RxCpltCallback+0xb0>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	701a      	strb	r2, [r3, #0]
            	}

            }
        }
        // Vérifier si la trame est terminée
        if (fin_de_trame) {
 8000d04:	4b15      	ldr	r3, [pc, #84]	@ (8000d5c <HAL_UART_RxCpltCallback+0xb0>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d013      	beq.n	8000d34 <HAL_UART_RxCpltCallback+0x88>
        	process_trame_rx(receive_buffer);  // traite la trame
 8000d0c:	4812      	ldr	r0, [pc, #72]	@ (8000d58 <HAL_UART_RxCpltCallback+0xac>)
 8000d0e:	f000 f887 	bl	8000e20 <process_trame_rx>
        	memset(receive_buffer, 0, sizeof(receive_buffer));
 8000d12:	2240      	movs	r2, #64	@ 0x40
 8000d14:	2100      	movs	r1, #0
 8000d16:	4810      	ldr	r0, [pc, #64]	@ (8000d58 <HAL_UART_RxCpltCallback+0xac>)
 8000d18:	f003 ff40 	bl	8004b9c <memset>
            receive_index = 0;              // réinitialise l'index
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <HAL_UART_RxCpltCallback+0xa0>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
            debut_de_trame = false;
 8000d22:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <HAL_UART_RxCpltCallback+0xa4>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
            fin_de_trame = false;
 8000d28:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <HAL_UART_RxCpltCallback+0xb0>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
            rx_it_buffer = 0;
 8000d2e:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <HAL_UART_RxCpltCallback+0xa8>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]


        }

        // Remet à écouter un octet
        HAL_UART_Receive_IT(&huart_BLE, &rx_it_buffer, 1);
 8000d34:	2201      	movs	r2, #1
 8000d36:	4907      	ldr	r1, [pc, #28]	@ (8000d54 <HAL_UART_RxCpltCallback+0xa8>)
 8000d38:	4809      	ldr	r0, [pc, #36]	@ (8000d60 <HAL_UART_RxCpltCallback+0xb4>)
 8000d3a:	f003 f96a 	bl	8004012 <HAL_UART_Receive_IT>
    }
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40013800 	.word	0x40013800
 8000d4c:	200002c4 	.word	0x200002c4
 8000d50:	200002c8 	.word	0x200002c8
 8000d54:	200002c0 	.word	0x200002c0
 8000d58:	200002cc 	.word	0x200002cc
 8000d5c:	200002c9 	.word	0x200002c9
 8000d60:	20000278 	.word	0x20000278

08000d64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d68:	b672      	cpsid	i
}
 8000d6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <Error_Handler+0x8>

08000d70 <handle_BLE_DISC>:
    {"BLE_CONN\r\n", handle_BLE_CONN}
};

// Handles

void handle_BLE_DISC(void){
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
	flags.BLE_CONNECTED = false;
 8000d74:	4b04      	ldr	r3, [pc, #16]	@ (8000d88 <handle_BLE_DISC+0x18>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
	flags.BLE_HAS_BEEN_DISCONNECTED = true;
 8000d7a:	4b03      	ldr	r3, [pc, #12]	@ (8000d88 <handle_BLE_DISC+0x18>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	721a      	strb	r2, [r3, #8]

}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	2000034c 	.word	0x2000034c

08000d8c <handle_BLE_CONN>:

void handle_BLE_CONN(void){
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
	flags.BLE_CONNECTED = true;
 8000d90:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <handle_BLE_CONN+0x18>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
	flags.BLE_HAS_BEEN_DISCONNECTED = false;
 8000d96:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <handle_BLE_CONN+0x18>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	721a      	strb	r2, [r3, #8]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	2000034c 	.word	0x2000034c

08000da8 <handle_OK>:

void handle_OK(void){
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
	flags.OK = true;
 8000dac:	4b03      	ldr	r3, [pc, #12]	@ (8000dbc <handle_OK+0x14>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	70da      	strb	r2, [r3, #3]
}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	2000034c 	.word	0x2000034c

08000dc0 <handle_ERR_CMD>:

void handle_ERR_CMD(void){
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
	flags.ERR_CMD = true;
 8000dc4:	4b03      	ldr	r3, [pc, #12]	@ (8000dd4 <handle_ERR_CMD+0x14>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	711a      	strb	r2, [r3, #4]
}
 8000dca:	bf00      	nop
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	2000034c 	.word	0x2000034c

08000dd8 <handle_RSTING>:

void handle_RSTING(void){
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
	flags.RSTING = true;
 8000ddc:	4b03      	ldr	r3, [pc, #12]	@ (8000dec <handle_RSTING+0x14>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	715a      	strb	r2, [r3, #5]
}
 8000de2:	bf00      	nop
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bc80      	pop	{r7}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	2000034c 	.word	0x2000034c

08000df0 <handle_CONNECTING>:
void handle_CONNECTING(void){
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
	flags.CONNECTING = true;
 8000df4:	4b03      	ldr	r3, [pc, #12]	@ (8000e04 <handle_CONNECTING+0x14>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	719a      	strb	r2, [r3, #6]
}
 8000dfa:	bf00      	nop
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	2000034c 	.word	0x2000034c

08000e08 <handle_RESTORING>:
void handle_RESTORING(void){
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
	flags.RESTORING = true;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	@ (8000e1c <handle_RESTORING+0x14>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	71da      	strb	r2, [r3, #7]
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	2000034c 	.word	0x2000034c

08000e20 <process_trame_rx>:



// fonctions
void process_trame_rx(char* receive_buffer) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	if(receive_buffer[0] == '\0'){
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d025      	beq.n	8000e7c <process_trame_rx+0x5c>
		return;
	}
	else {
		for (int i = 0; i < COMMAND_COUNT_RX; ++i) {
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	e017      	b.n	8000e66 <process_trame_rx+0x46>
			if (strcmp(receive_buffer, command_table_rx[i].command) == 0) {
 8000e36:	4a13      	ldr	r2, [pc, #76]	@ (8000e84 <process_trame_rx+0x64>)
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff f983 	bl	800014c <strcmp>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d109      	bne.n	8000e60 <process_trame_rx+0x40>
				command_table_rx[i].handler(); // Exécute le handler associé
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <process_trame_rx+0x64>)
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	4413      	add	r3, r2
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	4798      	blx	r3
				flags.UNKNOW_COMMAND = false;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <process_trame_rx+0x68>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	709a      	strb	r2, [r3, #2]
				return; // Optionnel : on quitte après exécution
 8000e5e:	e00e      	b.n	8000e7e <process_trame_rx+0x5e>
		for (int i = 0; i < COMMAND_COUNT_RX; ++i) {
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	3301      	adds	r3, #1
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2b06      	cmp	r3, #6
 8000e6a:	dde4      	ble.n	8000e36 <process_trame_rx+0x16>
			}
		}
		flags.UNKNOW_COMMAND = true;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <process_trame_rx+0x68>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	709a      	strb	r2, [r3, #2]
		strcpy(receive_buffer, unknow_command); //utile pr le debug
 8000e72:	4906      	ldr	r1, [pc, #24]	@ (8000e8c <process_trame_rx+0x6c>)
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f003 fec5 	bl	8004c04 <strcpy>
		return;
 8000e7a:	e000      	b.n	8000e7e <process_trame_rx+0x5e>
		return;
 8000e7c:	bf00      	nop
		}
}
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	200000c4 	.word	0x200000c4
 8000e88:	2000034c 	.word	0x2000034c
 8000e8c:	2000030c 	.word	0x2000030c

08000e90 <config_BLE>:

bool flag_timeout_err = false;


// config du module BLE
void config_BLE(void){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	BLE.RestoreDefaults();
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <config_BLE+0x74>)
 8000e96:	691b      	ldr	r3, [r3, #16]
 8000e98:	4798      	blx	r3
	wait_until_flag(&flags.RESTORING,BLE_TIMEOUT_MS);
 8000e9a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e9e:	481a      	ldr	r0, [pc, #104]	@ (8000f08 <config_BLE+0x78>)
 8000ea0:	f000 f83c 	bl	8000f1c <wait_until_flag>
	BLE.SetName(NAME);
 8000ea4:	4b17      	ldr	r3, [pc, #92]	@ (8000f04 <config_BLE+0x74>)
 8000ea6:	6a1b      	ldr	r3, [r3, #32]
 8000ea8:	4818      	ldr	r0, [pc, #96]	@ (8000f0c <config_BLE+0x7c>)
 8000eaa:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 8000eac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000eb0:	4817      	ldr	r0, [pc, #92]	@ (8000f10 <config_BLE+0x80>)
 8000eb2:	f000 f833 	bl	8000f1c <wait_until_flag>
	BLE.SetRole(BLE_ROLE);
 8000eb6:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <config_BLE+0x74>)
 8000eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eba:	2001      	movs	r0, #1
 8000ebc:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 8000ebe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ec2:	4813      	ldr	r0, [pc, #76]	@ (8000f10 <config_BLE+0x80>)
 8000ec4:	f000 f82a 	bl	8000f1c <wait_until_flag>
	BLE.SetAutoConnect(BLE_MAC_SERVEUR);  // MAC du drone
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <config_BLE+0x74>)
 8000eca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8000ece:	4811      	ldr	r0, [pc, #68]	@ (8000f14 <config_BLE+0x84>)
 8000ed0:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 8000ed2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ed6:	480e      	ldr	r0, [pc, #56]	@ (8000f10 <config_BLE+0x80>)
 8000ed8:	f000 f820 	bl	8000f1c <wait_until_flag>
	BLE.ScanStart();
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <config_BLE+0x74>)
 8000ede:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000ee2:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 8000ee4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ee8:	4809      	ldr	r0, [pc, #36]	@ (8000f10 <config_BLE+0x80>)
 8000eea:	f000 f817 	bl	8000f1c <wait_until_flag>
	BLE.Reset();                 // Redémarre pour appliquer
 8000eee:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <config_BLE+0x74>)
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	4798      	blx	r3
	wait_until_flag(&flags.RSTING,BLE_TIMEOUT_MS);
 8000ef4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <config_BLE+0x88>)
 8000efa:	f000 f80f 	bl	8000f1c <wait_until_flag>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000000 	.word	0x20000000
 8000f08:	20000353 	.word	0x20000353
 8000f0c:	080057e8 	.word	0x080057e8
 8000f10:	2000034f 	.word	0x2000034f
 8000f14:	080057f8 	.word	0x080057f8
 8000f18:	20000351 	.word	0x20000351

08000f1c <wait_until_flag>:

void wait_until_flag(volatile bool* flag, uint32_t timeout_ms) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
    uint32_t start = HAL_GetTick();
 8000f26:	f000 fb2d 	bl	8001584 <HAL_GetTick>
 8000f2a:	60f8      	str	r0, [r7, #12]

    while (!(*flag)) {
 8000f2c:	e00d      	b.n	8000f4a <wait_until_flag+0x2e>
        if (HAL_GetTick() - start >= timeout_ms) {
 8000f2e:	f000 fb29 	bl	8001584 <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d805      	bhi.n	8000f4a <wait_until_flag+0x2e>
            flag_timeout_err = true;      // Indique qu'un timeout s’est produit
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <wait_until_flag+0x50>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	701a      	strb	r2, [r3, #0]
            TIMEOUT_ERR_HANDLER();        // Fonction de traitement personnalisée
 8000f44:	f000 f814 	bl	8000f70 <TIMEOUT_ERR_HANDLER>
            return;                       // Sort de la fonction
 8000f48:	e00d      	b.n	8000f66 <wait_until_flag+0x4a>
    while (!(*flag)) {
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	f083 0301 	eor.w	r3, r3, #1
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1e9      	bne.n	8000f2e <wait_until_flag+0x12>
        }
    }

    *flag = false;                        // Réinitialise le flag une fois traité
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
    flag_timeout_err = false;             // Tout s’est bien passé
 8000f60:	4b02      	ldr	r3, [pc, #8]	@ (8000f6c <wait_until_flag+0x50>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
}
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000355 	.word	0x20000355

08000f70 <TIMEOUT_ERR_HANDLER>:


void TIMEOUT_ERR_HANDLER(void){
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	//Ecrire ça plus tard
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <send_trame_if_necessary>:
#define FOOTER_BYTE 0x55

bool MUST_SEND_TRAME = false;
uint8_t trame[TRAME_SIZE];

void send_trame_if_necessary(void){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	if(flags.BLE_CONNECTED && MUST_SEND_TRAME){
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <send_trame_if_necessary+0x2c>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d00d      	beq.n	8000fa4 <send_trame_if_necessary+0x28>
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <send_trame_if_necessary+0x30>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d009      	beq.n	8000fa4 <send_trame_if_necessary+0x28>
		build_drone_trame(trame);
 8000f90:	4807      	ldr	r0, [pc, #28]	@ (8000fb0 <send_trame_if_necessary+0x34>)
 8000f92:	f000 f811 	bl	8000fb8 <build_drone_trame>
		BLE.SendTrame(trame);
 8000f96:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <send_trame_if_necessary+0x38>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <send_trame_if_necessary+0x34>)
 8000f9c:	4798      	blx	r3
		MUST_SEND_TRAME = false;
 8000f9e:	4b03      	ldr	r3, [pc, #12]	@ (8000fac <send_trame_if_necessary+0x30>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
	}
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	2000034c 	.word	0x2000034c
 8000fac:	20000374 	.word	0x20000374
 8000fb0:	20000378 	.word	0x20000378
 8000fb4:	20000000 	.word	0x20000000

08000fb8 <build_drone_trame>:

void build_drone_trame(uint8_t* buffer) {			//code la trame (plus opti que du texte : taille trame constante et rapidité)
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    uint8_t idx = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	75fb      	strb	r3, [r7, #23]

    buffer[idx++] = HEADER_BYTE;  // Header (convention)
 8000fc4:	7dfb      	ldrb	r3, [r7, #23]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	75fa      	strb	r2, [r7, #23]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4413      	add	r3, r2
 8000fd0:	22aa      	movs	r2, #170	@ 0xaa
 8000fd2:	701a      	strb	r2, [r3, #0]

    // ADC data (2 octets chacun)
    for (int i = 0; i < ADC_NUM_CONVERSIONS; i++) {
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	e01c      	b.n	8001014 <build_drone_trame+0x5c>
        buffer[idx++] = (adcData[i] >> 8) & 0xFF;  // MSB
 8000fda:	4a26      	ldr	r2, [pc, #152]	@ (8001074 <build_drone_trame+0xbc>)
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fe2:	0a1b      	lsrs	r3, r3, #8
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	75f9      	strb	r1, [r7, #23]
 8000fec:	4619      	mov	r1, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	440b      	add	r3, r1
 8000ff2:	b2d2      	uxtb	r2, r2
 8000ff4:	701a      	strb	r2, [r3, #0]
        buffer[idx++] = adcData[i] & 0xFF;         // LSB
 8000ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8001074 <build_drone_trame+0xbc>)
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ffe:	7dfb      	ldrb	r3, [r7, #23]
 8001000:	1c59      	adds	r1, r3, #1
 8001002:	75f9      	strb	r1, [r7, #23]
 8001004:	4619      	mov	r1, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	440b      	add	r3, r1
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < ADC_NUM_CONVERSIONS; i++) {
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	3301      	adds	r3, #1
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	2b03      	cmp	r3, #3
 8001018:	dddf      	ble.n	8000fda <build_drone_trame+0x22>
    }

    // GPIO data (1 octet chacun)
    for (int i = 0; i < GPIO_NUM_CONVERSIONS; i++) {
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	e019      	b.n	8001054 <build_drone_trame+0x9c>
        buffer[idx++] = gpioData[i];
 8001020:	4a15      	ldr	r2, [pc, #84]	@ (8001078 <build_drone_trame+0xc0>)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001028:	7dfb      	ldrb	r3, [r7, #23]
 800102a:	1c59      	adds	r1, r3, #1
 800102c:	75f9      	strb	r1, [r7, #23]
 800102e:	4619      	mov	r1, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	440b      	add	r3, r1
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	701a      	strb	r2, [r3, #0]
        if (gpioData[i]!=0){
 8001038:	4a0f      	ldr	r2, [pc, #60]	@ (8001078 <build_drone_trame+0xc0>)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <build_drone_trame+0x96>
        	gpioData[i]=0;
 8001044:	4a0c      	ldr	r2, [pc, #48]	@ (8001078 <build_drone_trame+0xc0>)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2100      	movs	r1, #0
 800104a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < GPIO_NUM_CONVERSIONS; i++) {
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3301      	adds	r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2b04      	cmp	r3, #4
 8001058:	dde2      	ble.n	8001020 <build_drone_trame+0x68>
        }
    }

    buffer[idx++] = FOOTER_BYTE;  // Footer (convention)
 800105a:	7dfb      	ldrb	r3, [r7, #23]
 800105c:	1c5a      	adds	r2, r3, #1
 800105e:	75fa      	strb	r2, [r7, #23]
 8001060:	461a      	mov	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	2255      	movs	r2, #85	@ 0x55
 8001068:	701a      	strb	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	371c      	adds	r7, #28
 800106e:	46bd      	mov	sp, r7
 8001070:	bc80      	pop	{r7}
 8001072:	4770      	bx	lr
 8001074:	20000358 	.word	0x20000358
 8001078:	20000360 	.word	0x20000360

0800107c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001082:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <HAL_MspInit+0x5c>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a14      	ldr	r2, [pc, #80]	@ (80010d8 <HAL_MspInit+0x5c>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <HAL_MspInit+0x5c>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109a:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <HAL_MspInit+0x5c>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a0e      	ldr	r2, [pc, #56]	@ (80010d8 <HAL_MspInit+0x5c>)
 80010a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a4:	61d3      	str	r3, [r2, #28]
 80010a6:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <HAL_MspInit+0x5c>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010b2:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <HAL_MspInit+0x60>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	4a04      	ldr	r2, [pc, #16]	@ (80010dc <HAL_MspInit+0x60>)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010000 	.word	0x40010000

080010e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a2c      	ldr	r2, [pc, #176]	@ (80011ac <HAL_ADC_MspInit+0xcc>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d151      	bne.n	80011a4 <HAL_ADC_MspInit+0xc4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001100:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	4a2a      	ldr	r2, [pc, #168]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 8001106:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800110a:	6193      	str	r3, [r2, #24]
 800110c:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	4b25      	ldr	r3, [pc, #148]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	4a24      	ldr	r2, [pc, #144]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6193      	str	r3, [r2, #24]
 8001124:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <HAL_ADC_MspInit+0xd0>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001130:	231e      	movs	r3, #30
 8001132:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001134:	2303      	movs	r3, #3
 8001136:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4619      	mov	r1, r3
 800113e:	481d      	ldr	r0, [pc, #116]	@ (80011b4 <HAL_ADC_MspInit+0xd4>)
 8001140:	f001 fb26 	bl	8002790 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001144:	4b1c      	ldr	r3, [pc, #112]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001146:	4a1d      	ldr	r2, [pc, #116]	@ (80011bc <HAL_ADC_MspInit+0xdc>)
 8001148:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 800114c:	2200      	movs	r2, #0
 800114e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001150:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001158:	2280      	movs	r2, #128	@ 0x80
 800115a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800115c:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 800115e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001162:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001164:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001166:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800116a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 800116e:	2220      	movs	r2, #32
 8001170:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001172:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001174:	2200      	movs	r2, #0
 8001176:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001178:	480f      	ldr	r0, [pc, #60]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 800117a:	f001 f867 	bl	800224c <HAL_DMA_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001184:	f7ff fdee 	bl	8000d64 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 800118c:	621a      	str	r2, [r3, #32]
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HAL_ADC_MspInit+0xd8>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2103      	movs	r1, #3
 8001198:	2012      	movs	r0, #18
 800119a:	f001 f820 	bl	80021de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800119e:	2012      	movs	r0, #18
 80011a0:	f001 f839 	bl	8002216 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80011a4:	bf00      	nop
 80011a6:	3720      	adds	r7, #32
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40012400 	.word	0x40012400
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40010800 	.word	0x40010800
 80011b8:	200001a4 	.word	0x200001a4
 80011bc:	40020008 	.word	0x40020008

080011c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a16      	ldr	r2, [pc, #88]	@ (8001228 <HAL_TIM_Base_MspInit+0x68>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d10c      	bne.n	80011ec <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011d2:	4b16      	ldr	r3, [pc, #88]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a15      	ldr	r2, [pc, #84]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b13      	ldr	r3, [pc, #76]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80011ea:	e018      	b.n	800121e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001230 <HAL_TIM_Base_MspInit+0x70>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d113      	bne.n	800121e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011f6:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	4a0c      	ldr	r2, [pc, #48]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	61d3      	str	r3, [r2, #28]
 8001202:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <HAL_TIM_Base_MspInit+0x6c>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2101      	movs	r1, #1
 8001212:	201e      	movs	r0, #30
 8001214:	f000 ffe3 	bl	80021de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001218:	201e      	movs	r0, #30
 800121a:	f000 fffc 	bl	8002216 <HAL_NVIC_EnableIRQ>
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40000400 	.word	0x40000400
 800122c:	40021000 	.word	0x40021000
 8001230:	40000800 	.word	0x40000800

08001234 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0310 	add.w	r3, r7, #16
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a20      	ldr	r2, [pc, #128]	@ (80012d0 <HAL_UART_MspInit+0x9c>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d139      	bne.n	80012c8 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001254:	4b1f      	ldr	r3, [pc, #124]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a1e      	ldr	r2, [pc, #120]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 800125a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126c:	4b19      	ldr	r3, [pc, #100]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	4a18      	ldr	r2, [pc, #96]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 8001272:	f043 0304 	orr.w	r3, r3, #4
 8001276:	6193      	str	r3, [r2, #24]
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <HAL_UART_MspInit+0xa0>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	f003 0304 	and.w	r3, r3, #4
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001284:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001288:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800128e:	2303      	movs	r3, #3
 8001290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4619      	mov	r1, r3
 8001298:	480f      	ldr	r0, [pc, #60]	@ (80012d8 <HAL_UART_MspInit+0xa4>)
 800129a:	f001 fa79 	bl	8002790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800129e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4619      	mov	r1, r3
 80012b2:	4809      	ldr	r0, [pc, #36]	@ (80012d8 <HAL_UART_MspInit+0xa4>)
 80012b4:	f001 fa6c 	bl	8002790 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2100      	movs	r1, #0
 80012bc:	2025      	movs	r0, #37	@ 0x25
 80012be:	f000 ff8e 	bl	80021de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012c2:	2025      	movs	r0, #37	@ 0x25
 80012c4:	f000 ffa7 	bl	8002216 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012c8:	bf00      	nop
 80012ca:	3720      	adds	r7, #32
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40013800 	.word	0x40013800
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40010800 	.word	0x40010800

080012dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <NMI_Handler+0x4>

080012e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <HardFault_Handler+0x4>

080012ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <MemManage_Handler+0x4>

080012f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <BusFault_Handler+0x4>

080012fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <UsageFault_Handler+0x4>

08001304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr

0800131c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800132c:	f000 f918 	bl	8001560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}

08001334 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	//back offset
	gpioData[0] = 1;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <EXTI1_IRQHandler+0x14>)
 800133a:	2201      	movs	r2, #1
 800133c:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800133e:	2002      	movs	r0, #2
 8001340:	f001 fbaa 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000360 	.word	0x20000360

0800134c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	//left offset
	gpioData[1] = 1;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <EXTI2_IRQHandler+0x14>)
 8001352:	2201      	movs	r2, #1
 8001354:	605a      	str	r2, [r3, #4]
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001356:	2004      	movs	r0, #4
 8001358:	f001 fb9e 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000360 	.word	0x20000360

08001364 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	//front offset
	gpioData[2] = 1;
 8001368:	4b03      	ldr	r3, [pc, #12]	@ (8001378 <EXTI3_IRQHandler+0x14>)
 800136a:	2201      	movs	r2, #1
 800136c:	609a      	str	r2, [r3, #8]
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800136e:	2008      	movs	r0, #8
 8001370:	f001 fb92 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000360 	.word	0x20000360

0800137c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	//right offset
	gpioData[3] = 1;
 8001380:	4b03      	ldr	r3, [pc, #12]	@ (8001390 <EXTI4_IRQHandler+0x14>)
 8001382:	2201      	movs	r2, #1
 8001384:	60da      	str	r2, [r3, #12]
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001386:	2010      	movs	r0, #16
 8001388:	f001 fb86 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000360 	.word	0x20000360

08001394 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001398:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <DMA1_Channel1_IRQHandler+0x10>)
 800139a:	f001 f8c5 	bl	8002528 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200001a4 	.word	0x200001a4

080013a8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013ac:	4802      	ldr	r0, [pc, #8]	@ (80013b8 <ADC1_2_IRQHandler+0x10>)
 80013ae:	f000 faa9 	bl	8001904 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000174 	.word	0x20000174

080013bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	//emergency stop
	gpioData[4] = 1;
 80013c0:	4b03      	ldr	r3, [pc, #12]	@ (80013d0 <EXTI9_5_IRQHandler+0x14>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	611a      	str	r2, [r3, #16]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80013c6:	2020      	movs	r0, #32
 80013c8:	f001 fb66 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000360 	.word	0x20000360

080013d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

	//Timer qui va envoyer régulièrement les trames au drone
	if(flags.BLE_CONNECTED){
 80013d8:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <TIM4_IRQHandler+0x1c>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <TIM4_IRQHandler+0x12>
		MUST_SEND_TRAME = true;
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <TIM4_IRQHandler+0x20>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013e6:	4804      	ldr	r0, [pc, #16]	@ (80013f8 <TIM4_IRQHandler+0x24>)
 80013e8:	f002 f9e0 	bl	80037ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	2000034c 	.word	0x2000034c
 80013f4:	20000374 	.word	0x20000374
 80013f8:	20000230 	.word	0x20000230

080013fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001400:	4802      	ldr	r0, [pc, #8]	@ (800140c <USART1_IRQHandler+0x10>)
 8001402:	f002 fe2b 	bl	800405c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000278 	.word	0x20000278

08001410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001418:	4a14      	ldr	r2, [pc, #80]	@ (800146c <_sbrk+0x5c>)
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <_sbrk+0x60>)
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001424:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800142c:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <_sbrk+0x64>)
 800142e:	4a12      	ldr	r2, [pc, #72]	@ (8001478 <_sbrk+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <_sbrk+0x64>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	429a      	cmp	r2, r3
 800143e:	d207      	bcs.n	8001450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001440:	f003 fbb4 	bl	8004bac <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	220c      	movs	r2, #12
 8001448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e009      	b.n	8001464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	4a05      	ldr	r2, [pc, #20]	@ (8001474 <_sbrk+0x64>)
 8001460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20005000 	.word	0x20005000
 8001470:	00000400 	.word	0x00000400
 8001474:	20000388 	.word	0x20000388
 8001478:	200004d8 	.word	0x200004d8

0800147c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr

08001488 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001488:	f7ff fff8 	bl	800147c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800148c:	480b      	ldr	r0, [pc, #44]	@ (80014bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800148e:	490c      	ldr	r1, [pc, #48]	@ (80014c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001490:	4a0c      	ldr	r2, [pc, #48]	@ (80014c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a09      	ldr	r2, [pc, #36]	@ (80014c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014a4:	4c09      	ldr	r4, [pc, #36]	@ (80014cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014b2:	f003 fb81 	bl	8004bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014b6:	f7ff f9a3 	bl	8000800 <main>
  bx lr
 80014ba:	4770      	bx	lr
  ldr r0, =_sdata
 80014bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c0:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 80014c4:	0800588c 	.word	0x0800588c
  ldr r2, =_sbss
 80014c8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80014cc:	200004d8 	.word	0x200004d8

080014d0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <CAN1_RX1_IRQHandler>
	...

080014d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d8:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <HAL_Init+0x28>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <HAL_Init+0x28>)
 80014de:	f043 0310 	orr.w	r3, r3, #16
 80014e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e4:	2003      	movs	r0, #3
 80014e6:	f000 fe6f 	bl	80021c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ea:	200f      	movs	r0, #15
 80014ec:	f000 f808 	bl	8001500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f0:	f7ff fdc4 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40022000 	.word	0x40022000

08001500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001508:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <HAL_InitTick+0x54>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <HAL_InitTick+0x58>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001516:	fbb3 f3f1 	udiv	r3, r3, r1
 800151a:	fbb2 f3f3 	udiv	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fe87 	bl	8002232 <HAL_SYSTICK_Config>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e00e      	b.n	800154c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d80a      	bhi.n	800154a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001534:	2200      	movs	r2, #0
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	f04f 30ff 	mov.w	r0, #4294967295
 800153c:	f000 fe4f 	bl	80021de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001540:	4a06      	ldr	r2, [pc, #24]	@ (800155c <HAL_InitTick+0x5c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	e000      	b.n	800154c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200000fc 	.word	0x200000fc
 8001558:	20000104 	.word	0x20000104
 800155c:	20000100 	.word	0x20000100

08001560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001564:	4b05      	ldr	r3, [pc, #20]	@ (800157c <HAL_IncTick+0x1c>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <HAL_IncTick+0x20>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4413      	add	r3, r2
 8001570:	4a03      	ldr	r2, [pc, #12]	@ (8001580 <HAL_IncTick+0x20>)
 8001572:	6013      	str	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	20000104 	.word	0x20000104
 8001580:	2000038c 	.word	0x2000038c

08001584 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return uwTick;
 8001588:	4b02      	ldr	r3, [pc, #8]	@ (8001594 <HAL_GetTick+0x10>)
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	2000038c 	.word	0x2000038c

08001598 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e0be      	b.n	8001738 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d109      	bne.n	80015dc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff fd82 	bl	80010e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 fbc7 	bl	8001d70 <ADC_ConversionStop_Disable>
 80015e2:	4603      	mov	r3, r0
 80015e4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ea:	f003 0310 	and.w	r3, r3, #16
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f040 8099 	bne.w	8001726 <HAL_ADC_Init+0x18e>
 80015f4:	7dfb      	ldrb	r3, [r7, #23]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f040 8095 	bne.w	8001726 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001600:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001604:	f023 0302 	bic.w	r3, r3, #2
 8001608:	f043 0202 	orr.w	r2, r3, #2
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001618:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7b1b      	ldrb	r3, [r3, #12]
 800161e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001620:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	4313      	orrs	r3, r2
 8001626:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001630:	d003      	beq.n	800163a <HAL_ADC_Init+0xa2>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d102      	bne.n	8001640 <HAL_ADC_Init+0xa8>
 800163a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800163e:	e000      	b.n	8001642 <HAL_ADC_Init+0xaa>
 8001640:	2300      	movs	r3, #0
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	7d1b      	ldrb	r3, [r3, #20]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d119      	bne.n	8001684 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	7b1b      	ldrb	r3, [r3, #12]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d109      	bne.n	800166c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	3b01      	subs	r3, #1
 800165e:	035a      	lsls	r2, r3, #13
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	e00b      	b.n	8001684 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	f043 0220 	orr.w	r2, r3, #32
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	f043 0201 	orr.w	r2, r3, #1
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	430a      	orrs	r2, r1
 8001696:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	4b28      	ldr	r3, [pc, #160]	@ (8001740 <HAL_ADC_Init+0x1a8>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	6812      	ldr	r2, [r2, #0]
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	430b      	orrs	r3, r1
 80016aa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016b4:	d003      	beq.n	80016be <HAL_ADC_Init+0x126>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d104      	bne.n	80016c8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	051b      	lsls	r3, r3, #20
 80016c6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ce:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	430a      	orrs	r2, r1
 80016da:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <HAL_ADC_Init+0x1ac>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d10b      	bne.n	8001704 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f6:	f023 0303 	bic.w	r3, r3, #3
 80016fa:	f043 0201 	orr.w	r2, r3, #1
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001702:	e018      	b.n	8001736 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001708:	f023 0312 	bic.w	r3, r3, #18
 800170c:	f043 0210 	orr.w	r2, r3, #16
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001718:	f043 0201 	orr.w	r2, r3, #1
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001724:	e007      	b.n	8001736 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172a:	f043 0210 	orr.w	r2, r3, #16
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001736:	7dfb      	ldrb	r3, [r7, #23]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	ffe1f7fd 	.word	0xffe1f7fd
 8001744:	ff1f0efe 	.word	0xff1f0efe

08001748 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001754:	2300      	movs	r3, #0
 8001756:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a64      	ldr	r2, [pc, #400]	@ (80018f0 <HAL_ADC_Start_DMA+0x1a8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d004      	beq.n	800176c <HAL_ADC_Start_DMA+0x24>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a63      	ldr	r2, [pc, #396]	@ (80018f4 <HAL_ADC_Start_DMA+0x1ac>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d106      	bne.n	800177a <HAL_ADC_Start_DMA+0x32>
 800176c:	4b60      	ldr	r3, [pc, #384]	@ (80018f0 <HAL_ADC_Start_DMA+0x1a8>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001774:	2b00      	cmp	r3, #0
 8001776:	f040 80b3 	bne.w	80018e0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_ADC_Start_DMA+0x40>
 8001784:	2302      	movs	r3, #2
 8001786:	e0ae      	b.n	80018e6 <HAL_ADC_Start_DMA+0x19e>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001790:	68f8      	ldr	r0, [r7, #12]
 8001792:	f000 fa93 	bl	8001cbc <ADC_Enable>
 8001796:	4603      	mov	r3, r0
 8001798:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800179a:	7dfb      	ldrb	r3, [r7, #23]
 800179c:	2b00      	cmp	r3, #0
 800179e:	f040 809a 	bne.w	80018d6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80017aa:	f023 0301 	bic.w	r3, r3, #1
 80017ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a4e      	ldr	r2, [pc, #312]	@ (80018f4 <HAL_ADC_Start_DMA+0x1ac>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d105      	bne.n	80017cc <HAL_ADC_Start_DMA+0x84>
 80017c0:	4b4b      	ldr	r3, [pc, #300]	@ (80018f0 <HAL_ADC_Start_DMA+0x1a8>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d115      	bne.n	80017f8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d026      	beq.n	8001834 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017f6:	e01d      	b.n	8001834 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a39      	ldr	r2, [pc, #228]	@ (80018f0 <HAL_ADC_Start_DMA+0x1a8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d004      	beq.n	8001818 <HAL_ADC_Start_DMA+0xd0>
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a38      	ldr	r2, [pc, #224]	@ (80018f4 <HAL_ADC_Start_DMA+0x1ac>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d10d      	bne.n	8001834 <HAL_ADC_Start_DMA+0xec>
 8001818:	4b35      	ldr	r3, [pc, #212]	@ (80018f0 <HAL_ADC_Start_DMA+0x1a8>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001820:	2b00      	cmp	r3, #0
 8001822:	d007      	beq.n	8001834 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001828:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800182c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001838:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001844:	f023 0206 	bic.w	r2, r3, #6
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800184c:	e002      	b.n	8001854 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2200      	movs	r2, #0
 8001852:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	4a25      	ldr	r2, [pc, #148]	@ (80018f8 <HAL_ADC_Start_DMA+0x1b0>)
 8001862:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4a24      	ldr	r2, [pc, #144]	@ (80018fc <HAL_ADC_Start_DMA+0x1b4>)
 800186a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	4a23      	ldr	r2, [pc, #140]	@ (8001900 <HAL_ADC_Start_DMA+0x1b8>)
 8001872:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f06f 0202 	mvn.w	r2, #2
 800187c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800188c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6a18      	ldr	r0, [r3, #32]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	334c      	adds	r3, #76	@ 0x4c
 8001898:	4619      	mov	r1, r3
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f000 fd2f 	bl	8002300 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80018ac:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80018b0:	d108      	bne.n	80018c4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80018c0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80018c2:	e00f      	b.n	80018e4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689a      	ldr	r2, [r3, #8]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80018d2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80018d4:	e006      	b.n	80018e4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80018de:	e001      	b.n	80018e4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40012400 	.word	0x40012400
 80018f4:	40012800 	.word	0x40012800
 80018f8:	08001df3 	.word	0x08001df3
 80018fc:	08001e6f 	.word	0x08001e6f
 8001900:	08001e8b 	.word	0x08001e8b

08001904 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f003 0320 	and.w	r3, r3, #32
 8001922:	2b00      	cmp	r3, #0
 8001924:	d03e      	beq.n	80019a4 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d039      	beq.n	80019a4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001934:	f003 0310 	and.w	r3, r3, #16
 8001938:	2b00      	cmp	r3, #0
 800193a:	d105      	bne.n	8001948 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001940:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001952:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001956:	d11d      	bne.n	8001994 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800195c:	2b00      	cmp	r3, #0
 800195e:	d119      	bne.n	8001994 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0220 	bic.w	r2, r2, #32
 800196e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001974:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001980:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d105      	bne.n	8001994 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198c:	f043 0201 	orr.w	r2, r3, #1
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 f874 	bl	8001a82 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f06f 0212 	mvn.w	r2, #18
 80019a2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d04d      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f003 0304 	and.w	r3, r3, #4
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d048      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	f003 0310 	and.w	r3, r3, #16
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d105      	bne.n	80019d0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80019da:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80019de:	d012      	beq.n	8001a06 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d125      	bne.n	8001a3a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80019f8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80019fc:	d11d      	bne.n	8001a3a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d119      	bne.n	8001a3a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	685a      	ldr	r2, [r3, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a14:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d105      	bne.n	8001a3a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a32:	f043 0201 	orr.w	r2, r3, #1
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 faee 	bl	800201c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 020c 	mvn.w	r2, #12
 8001a48:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d012      	beq.n	8001a7a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00d      	beq.n	8001a7a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a62:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f81b 	bl	8001aa6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0201 	mvn.w	r2, #1
 8001a78:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001aae:	bf00      	nop
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d101      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x20>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e0dc      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x1da>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b06      	cmp	r3, #6
 8001afa:	d81c      	bhi.n	8001b36 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	3b05      	subs	r3, #5
 8001b0e:	221f      	movs	r2, #31
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	4019      	ands	r1, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	3b05      	subs	r3, #5
 8001b28:	fa00 f203 	lsl.w	r2, r0, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b34:	e03c      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b0c      	cmp	r3, #12
 8001b3c:	d81c      	bhi.n	8001b78 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3b23      	subs	r3, #35	@ 0x23
 8001b50:	221f      	movs	r2, #31
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	4019      	ands	r1, r3
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	6818      	ldr	r0, [r3, #0]
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	3b23      	subs	r3, #35	@ 0x23
 8001b6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b76:	e01b      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	3b41      	subs	r3, #65	@ 0x41
 8001b8a:	221f      	movs	r2, #31
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	4019      	ands	r1, r3
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3b41      	subs	r3, #65	@ 0x41
 8001ba4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	430a      	orrs	r2, r1
 8001bae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b09      	cmp	r3, #9
 8001bb6:	d91c      	bls.n	8001bf2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68d9      	ldr	r1, [r3, #12]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b1e      	subs	r3, #30
 8001bca:	2207      	movs	r2, #7
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	4019      	ands	r1, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	6898      	ldr	r0, [r3, #8]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4413      	add	r3, r2
 8001be2:	3b1e      	subs	r3, #30
 8001be4:	fa00 f203 	lsl.w	r2, r0, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	e019      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6919      	ldr	r1, [r3, #16]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	4413      	add	r3, r2
 8001c02:	2207      	movs	r2, #7
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	4019      	ands	r1, r3
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6898      	ldr	r0, [r3, #8]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b10      	cmp	r3, #16
 8001c2c:	d003      	beq.n	8001c36 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c32:	2b11      	cmp	r3, #17
 8001c34:	d132      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb0 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d125      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d126      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c5c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b10      	cmp	r3, #16
 8001c64:	d11a      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c66:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a13      	ldr	r2, [pc, #76]	@ (8001cb8 <HAL_ADC_ConfigChannel+0x1ec>)
 8001c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c70:	0c9a      	lsrs	r2, r3, #18
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c7c:	e002      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1f9      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x1b2>
 8001c8a:	e007      	b.n	8001c9c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c90:	f043 0220 	orr.w	r2, r3, #32
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40012400 	.word	0x40012400
 8001cb4:	200000fc 	.word	0x200000fc
 8001cb8:	431bde83 	.word	0x431bde83

08001cbc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d040      	beq.n	8001d5c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f042 0201 	orr.w	r2, r2, #1
 8001ce8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cea:	4b1f      	ldr	r3, [pc, #124]	@ (8001d68 <ADC_Enable+0xac>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1f      	ldr	r2, [pc, #124]	@ (8001d6c <ADC_Enable+0xb0>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	0c9b      	lsrs	r3, r3, #18
 8001cf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001cf8:	e002      	b.n	8001d00 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f9      	bne.n	8001cfa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d06:	f7ff fc3d 	bl	8001584 <HAL_GetTick>
 8001d0a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d0c:	e01f      	b.n	8001d4e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d0e:	f7ff fc39 	bl	8001584 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d918      	bls.n	8001d4e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d011      	beq.n	8001d4e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2e:	f043 0210 	orr.w	r2, r3, #16
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d3a:	f043 0201 	orr.w	r2, r3, #1
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e007      	b.n	8001d5e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d1d8      	bne.n	8001d0e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200000fc 	.word	0x200000fc
 8001d6c:	431bde83 	.word	0x431bde83

08001d70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d12e      	bne.n	8001de8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0201 	bic.w	r2, r2, #1
 8001d98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d9a:	f7ff fbf3 	bl	8001584 <HAL_GetTick>
 8001d9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001da0:	e01b      	b.n	8001dda <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001da2:	f7ff fbef 	bl	8001584 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d914      	bls.n	8001dda <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d10d      	bne.n	8001dda <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc2:	f043 0210 	orr.w	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dce:	f043 0201 	orr.w	r2, r3, #1
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e007      	b.n	8001dea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d0dc      	beq.n	8001da2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfe:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d127      	bne.n	8001e5c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e22:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e26:	d115      	bne.n	8001e54 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d111      	bne.n	8001e54 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d105      	bne.n	8001e54 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	f043 0201 	orr.w	r2, r3, #1
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f7ff fe14 	bl	8001a82 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e5a:	e004      	b.n	8001e66 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	4798      	blx	r3
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b084      	sub	sp, #16
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f7ff fe09 	bl	8001a94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b084      	sub	sp, #16
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e96:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	f043 0204 	orr.w	r2, r3, #4
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f7ff fe01 	bl	8001ab8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b087      	sub	sp, #28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_ADCEx_Calibration_Start+0x1e>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e097      	b.n	800200e <HAL_ADCEx_Calibration_Start+0x14e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ff42 	bl	8001d70 <ADC_ConversionStop_Disable>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff fee3 	bl	8001cbc <ADC_Enable>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001efa:	7dfb      	ldrb	r3, [r7, #23]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f040 8081 	bne.w	8002004 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f0a:	f023 0302 	bic.w	r3, r3, #2
 8001f0e:	f043 0202 	orr.w	r2, r3, #2
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001f16:	4b40      	ldr	r3, [pc, #256]	@ (8002018 <HAL_ADCEx_Calibration_Start+0x158>)
 8001f18:	681c      	ldr	r4, [r3, #0]
 8001f1a:	2002      	movs	r0, #2
 8001f1c:	f001 faa4 	bl	8003468 <HAL_RCCEx_GetPeriphCLKFreq>
 8001f20:	4603      	mov	r3, r0
 8001f22:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001f26:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001f28:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001f2a:	e002      	b.n	8001f32 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f9      	bne.n	8001f2c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0208 	orr.w	r2, r2, #8
 8001f46:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001f48:	f7ff fb1c 	bl	8001584 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f4e:	e01b      	b.n	8001f88 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001f50:	f7ff fb18 	bl	8001584 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b0a      	cmp	r3, #10
 8001f5c:	d914      	bls.n	8001f88 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 0308 	and.w	r3, r3, #8
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d00d      	beq.n	8001f88 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f70:	f023 0312 	bic.w	r3, r3, #18
 8001f74:	f043 0210 	orr.w	r2, r3, #16
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e042      	b.n	800200e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f003 0308 	and.w	r3, r3, #8
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1dc      	bne.n	8001f50 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f042 0204 	orr.w	r2, r2, #4
 8001fa4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001fa6:	f7ff faed 	bl	8001584 <HAL_GetTick>
 8001faa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001fac:	e01b      	b.n	8001fe6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001fae:	f7ff fae9 	bl	8001584 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b0a      	cmp	r3, #10
 8001fba:	d914      	bls.n	8001fe6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00d      	beq.n	8001fe6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	f023 0312 	bic.w	r3, r3, #18
 8001fd2:	f043 0210 	orr.w	r2, r3, #16
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e013      	b.n	800200e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1dc      	bne.n	8001fae <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff8:	f023 0303 	bic.w	r3, r3, #3
 8001ffc:	f043 0201 	orr.w	r2, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800200c:	7dfb      	ldrb	r3, [r7, #23]
}
 800200e:	4618      	mov	r0, r3
 8002010:	371c      	adds	r7, #28
 8002012:	46bd      	mov	sp, r7
 8002014:	bd90      	pop	{r4, r7, pc}
 8002016:	bf00      	nop
 8002018:	200000fc 	.word	0x200000fc

0800201c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
	...

08002030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002040:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800204c:	4013      	ands	r3, r2
 800204e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002058:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800205c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002062:	4a04      	ldr	r2, [pc, #16]	@ (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	60d3      	str	r3, [r2, #12]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <__NVIC_GetPriorityGrouping+0x18>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	f003 0307 	and.w	r3, r3, #7
}
 8002086:	4618      	mov	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	db0b      	blt.n	80020be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	f003 021f 	and.w	r2, r3, #31
 80020ac:	4906      	ldr	r1, [pc, #24]	@ (80020c8 <__NVIC_EnableIRQ+0x34>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2001      	movs	r0, #1
 80020b6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	e000e100 	.word	0xe000e100

080020cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	6039      	str	r1, [r7, #0]
 80020d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	db0a      	blt.n	80020f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	490c      	ldr	r1, [pc, #48]	@ (8002118 <__NVIC_SetPriority+0x4c>)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	0112      	lsls	r2, r2, #4
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	440b      	add	r3, r1
 80020f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f4:	e00a      	b.n	800210c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4908      	ldr	r1, [pc, #32]	@ (800211c <__NVIC_SetPriority+0x50>)
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	3b04      	subs	r3, #4
 8002104:	0112      	lsls	r2, r2, #4
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	440b      	add	r3, r1
 800210a:	761a      	strb	r2, [r3, #24]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000e100 	.word	0xe000e100
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002120:	b480      	push	{r7}
 8002122:	b089      	sub	sp, #36	@ 0x24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f1c3 0307 	rsb	r3, r3, #7
 800213a:	2b04      	cmp	r3, #4
 800213c:	bf28      	it	cs
 800213e:	2304      	movcs	r3, #4
 8002140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3304      	adds	r3, #4
 8002146:	2b06      	cmp	r3, #6
 8002148:	d902      	bls.n	8002150 <NVIC_EncodePriority+0x30>
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3b03      	subs	r3, #3
 800214e:	e000      	b.n	8002152 <NVIC_EncodePriority+0x32>
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	f04f 32ff 	mov.w	r2, #4294967295
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43da      	mvns	r2, r3
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	401a      	ands	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002168:	f04f 31ff 	mov.w	r1, #4294967295
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa01 f303 	lsl.w	r3, r1, r3
 8002172:	43d9      	mvns	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	4313      	orrs	r3, r2
         );
}
 800217a:	4618      	mov	r0, r3
 800217c:	3724      	adds	r7, #36	@ 0x24
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b01      	subs	r3, #1
 8002190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002194:	d301      	bcc.n	800219a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002196:	2301      	movs	r3, #1
 8002198:	e00f      	b.n	80021ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219a:	4a0a      	ldr	r2, [pc, #40]	@ (80021c4 <SysTick_Config+0x40>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a2:	210f      	movs	r1, #15
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f7ff ff90 	bl	80020cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ac:	4b05      	ldr	r3, [pc, #20]	@ (80021c4 <SysTick_Config+0x40>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b2:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <SysTick_Config+0x40>)
 80021b4:	2207      	movs	r2, #7
 80021b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	e000e010 	.word	0xe000e010

080021c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff ff2d 	bl	8002030 <__NVIC_SetPriorityGrouping>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021de:	b580      	push	{r7, lr}
 80021e0:	b086      	sub	sp, #24
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f0:	f7ff ff42 	bl	8002078 <__NVIC_GetPriorityGrouping>
 80021f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	6978      	ldr	r0, [r7, #20]
 80021fc:	f7ff ff90 	bl	8002120 <NVIC_EncodePriority>
 8002200:	4602      	mov	r2, r0
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff5f 	bl	80020cc <__NVIC_SetPriority>
}
 800220e:	bf00      	nop
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	4603      	mov	r3, r0
 800221e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff35 	bl	8002094 <__NVIC_EnableIRQ>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff ffa2 	bl	8002184 <SysTick_Config>
 8002240:	4603      	mov	r3, r0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e043      	b.n	80022ea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	4b22      	ldr	r3, [pc, #136]	@ (80022f4 <HAL_DMA_Init+0xa8>)
 800226a:	4413      	add	r3, r2
 800226c:	4a22      	ldr	r2, [pc, #136]	@ (80022f8 <HAL_DMA_Init+0xac>)
 800226e:	fba2 2303 	umull	r2, r3, r2, r3
 8002272:	091b      	lsrs	r3, r3, #4
 8002274:	009a      	lsls	r2, r3, #2
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a1f      	ldr	r2, [pc, #124]	@ (80022fc <HAL_DMA_Init+0xb0>)
 800227e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2202      	movs	r2, #2
 8002284:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002296:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800229a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr
 80022f4:	bffdfff8 	.word	0xbffdfff8
 80022f8:	cccccccd 	.word	0xcccccccd
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_DMA_Start_IT+0x20>
 800231c:	2302      	movs	r3, #2
 800231e:	e04b      	b.n	80023b8 <HAL_DMA_Start_IT+0xb8>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d13a      	bne.n	80023aa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0201 	bic.w	r2, r2, #1
 8002350:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	68b9      	ldr	r1, [r7, #8]
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 f9eb 	bl	8002734 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002362:	2b00      	cmp	r3, #0
 8002364:	d008      	beq.n	8002378 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f042 020e 	orr.w	r2, r2, #14
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	e00f      	b.n	8002398 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0204 	bic.w	r2, r2, #4
 8002386:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 020a 	orr.w	r2, r2, #10
 8002396:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0201 	orr.w	r2, r2, #1
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	e005      	b.n	80023b6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023b2:	2302      	movs	r3, #2
 80023b4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80023b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d008      	beq.n	80023ea <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2204      	movs	r2, #4
 80023dc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e020      	b.n	800242c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 020e 	bic.w	r2, r2, #14
 80023f8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 0201 	bic.w	r2, r2, #1
 8002408:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002412:	2101      	movs	r1, #1
 8002414:	fa01 f202 	lsl.w	r2, r1, r2
 8002418:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800242a:	7bfb      	ldrb	r3, [r7, #15]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr
	...

08002438 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d005      	beq.n	800245c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2204      	movs	r2, #4
 8002454:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	73fb      	strb	r3, [r7, #15]
 800245a:	e051      	b.n	8002500 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 020e 	bic.w	r2, r2, #14
 800246a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a22      	ldr	r2, [pc, #136]	@ (800250c <HAL_DMA_Abort_IT+0xd4>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d029      	beq.n	80024da <HAL_DMA_Abort_IT+0xa2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a21      	ldr	r2, [pc, #132]	@ (8002510 <HAL_DMA_Abort_IT+0xd8>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d022      	beq.n	80024d6 <HAL_DMA_Abort_IT+0x9e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1f      	ldr	r2, [pc, #124]	@ (8002514 <HAL_DMA_Abort_IT+0xdc>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01a      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x98>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1e      	ldr	r2, [pc, #120]	@ (8002518 <HAL_DMA_Abort_IT+0xe0>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d012      	beq.n	80024ca <HAL_DMA_Abort_IT+0x92>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a1c      	ldr	r2, [pc, #112]	@ (800251c <HAL_DMA_Abort_IT+0xe4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00a      	beq.n	80024c4 <HAL_DMA_Abort_IT+0x8c>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002520 <HAL_DMA_Abort_IT+0xe8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d102      	bne.n	80024be <HAL_DMA_Abort_IT+0x86>
 80024b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80024bc:	e00e      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024c2:	e00b      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024c8:	e008      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ce:	e005      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024d4:	e002      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024d6:	2310      	movs	r3, #16
 80024d8:	e000      	b.n	80024dc <HAL_DMA_Abort_IT+0xa4>
 80024da:	2301      	movs	r3, #1
 80024dc:	4a11      	ldr	r2, [pc, #68]	@ (8002524 <HAL_DMA_Abort_IT+0xec>)
 80024de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	4798      	blx	r3
    } 
  }
  return status;
 8002500:	7bfb      	ldrb	r3, [r7, #15]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40020008 	.word	0x40020008
 8002510:	4002001c 	.word	0x4002001c
 8002514:	40020030 	.word	0x40020030
 8002518:	40020044 	.word	0x40020044
 800251c:	40020058 	.word	0x40020058
 8002520:	4002006c 	.word	0x4002006c
 8002524:	40020000 	.word	0x40020000

08002528 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002544:	2204      	movs	r2, #4
 8002546:	409a      	lsls	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4013      	ands	r3, r2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d04f      	beq.n	80025f0 <HAL_DMA_IRQHandler+0xc8>
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b00      	cmp	r3, #0
 8002558:	d04a      	beq.n	80025f0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b00      	cmp	r3, #0
 8002566:	d107      	bne.n	8002578 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a66      	ldr	r2, [pc, #408]	@ (8002718 <HAL_DMA_IRQHandler+0x1f0>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d029      	beq.n	80025d6 <HAL_DMA_IRQHandler+0xae>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a65      	ldr	r2, [pc, #404]	@ (800271c <HAL_DMA_IRQHandler+0x1f4>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d022      	beq.n	80025d2 <HAL_DMA_IRQHandler+0xaa>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a63      	ldr	r2, [pc, #396]	@ (8002720 <HAL_DMA_IRQHandler+0x1f8>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d01a      	beq.n	80025cc <HAL_DMA_IRQHandler+0xa4>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a62      	ldr	r2, [pc, #392]	@ (8002724 <HAL_DMA_IRQHandler+0x1fc>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d012      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x9e>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a60      	ldr	r2, [pc, #384]	@ (8002728 <HAL_DMA_IRQHandler+0x200>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00a      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x98>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a5f      	ldr	r2, [pc, #380]	@ (800272c <HAL_DMA_IRQHandler+0x204>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d102      	bne.n	80025ba <HAL_DMA_IRQHandler+0x92>
 80025b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025b8:	e00e      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80025be:	e00b      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025c4:	e008      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025ca:	e005      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025d0:	e002      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025d2:	2340      	movs	r3, #64	@ 0x40
 80025d4:	e000      	b.n	80025d8 <HAL_DMA_IRQHandler+0xb0>
 80025d6:	2304      	movs	r3, #4
 80025d8:	4a55      	ldr	r2, [pc, #340]	@ (8002730 <HAL_DMA_IRQHandler+0x208>)
 80025da:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 8094 	beq.w	800270e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80025ee:	e08e      	b.n	800270e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f4:	2202      	movs	r2, #2
 80025f6:	409a      	lsls	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d056      	beq.n	80026ae <HAL_DMA_IRQHandler+0x186>
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d051      	beq.n	80026ae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0320 	and.w	r3, r3, #32
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10b      	bne.n	8002630 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 020a 	bic.w	r2, r2, #10
 8002626:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a38      	ldr	r2, [pc, #224]	@ (8002718 <HAL_DMA_IRQHandler+0x1f0>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d029      	beq.n	800268e <HAL_DMA_IRQHandler+0x166>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a37      	ldr	r2, [pc, #220]	@ (800271c <HAL_DMA_IRQHandler+0x1f4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d022      	beq.n	800268a <HAL_DMA_IRQHandler+0x162>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a35      	ldr	r2, [pc, #212]	@ (8002720 <HAL_DMA_IRQHandler+0x1f8>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d01a      	beq.n	8002684 <HAL_DMA_IRQHandler+0x15c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a34      	ldr	r2, [pc, #208]	@ (8002724 <HAL_DMA_IRQHandler+0x1fc>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d012      	beq.n	800267e <HAL_DMA_IRQHandler+0x156>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a32      	ldr	r2, [pc, #200]	@ (8002728 <HAL_DMA_IRQHandler+0x200>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d00a      	beq.n	8002678 <HAL_DMA_IRQHandler+0x150>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a31      	ldr	r2, [pc, #196]	@ (800272c <HAL_DMA_IRQHandler+0x204>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d102      	bne.n	8002672 <HAL_DMA_IRQHandler+0x14a>
 800266c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002670:	e00e      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 8002672:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002676:	e00b      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 8002678:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800267c:	e008      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 800267e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002682:	e005      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 8002684:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002688:	e002      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 800268a:	2320      	movs	r3, #32
 800268c:	e000      	b.n	8002690 <HAL_DMA_IRQHandler+0x168>
 800268e:	2302      	movs	r3, #2
 8002690:	4a27      	ldr	r2, [pc, #156]	@ (8002730 <HAL_DMA_IRQHandler+0x208>)
 8002692:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d034      	beq.n	800270e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80026ac:	e02f      	b.n	800270e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	2208      	movs	r2, #8
 80026b4:	409a      	lsls	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d028      	beq.n	8002710 <HAL_DMA_IRQHandler+0x1e8>
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d023      	beq.n	8002710 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 020e 	bic.w	r2, r2, #14
 80026d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e0:	2101      	movs	r1, #1
 80026e2:	fa01 f202 	lsl.w	r2, r1, r2
 80026e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	2b00      	cmp	r3, #0
 8002704:	d004      	beq.n	8002710 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	4798      	blx	r3
    }
  }
  return;
 800270e:	bf00      	nop
 8002710:	bf00      	nop
}
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40020008 	.word	0x40020008
 800271c:	4002001c 	.word	0x4002001c
 8002720:	40020030 	.word	0x40020030
 8002724:	40020044 	.word	0x40020044
 8002728:	40020058 	.word	0x40020058
 800272c:	4002006c 	.word	0x4002006c
 8002730:	40020000 	.word	0x40020000

08002734 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
 8002740:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800274a:	2101      	movs	r1, #1
 800274c:	fa01 f202 	lsl.w	r2, r1, r2
 8002750:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b10      	cmp	r3, #16
 8002760:	d108      	bne.n	8002774 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002772:	e007      	b.n	8002784 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	60da      	str	r2, [r3, #12]
}
 8002784:	bf00      	nop
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
	...

08002790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002790:	b480      	push	{r7}
 8002792:	b08b      	sub	sp, #44	@ 0x2c
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800279a:	2300      	movs	r3, #0
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800279e:	2300      	movs	r3, #0
 80027a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a2:	e169      	b.n	8002a78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027a4:	2201      	movs	r2, #1
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	69fa      	ldr	r2, [r7, #28]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	429a      	cmp	r2, r3
 80027be:	f040 8158 	bne.w	8002a72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	4a9a      	ldr	r2, [pc, #616]	@ (8002a30 <HAL_GPIO_Init+0x2a0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d05e      	beq.n	800288a <HAL_GPIO_Init+0xfa>
 80027cc:	4a98      	ldr	r2, [pc, #608]	@ (8002a30 <HAL_GPIO_Init+0x2a0>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d875      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 80027d2:	4a98      	ldr	r2, [pc, #608]	@ (8002a34 <HAL_GPIO_Init+0x2a4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d058      	beq.n	800288a <HAL_GPIO_Init+0xfa>
 80027d8:	4a96      	ldr	r2, [pc, #600]	@ (8002a34 <HAL_GPIO_Init+0x2a4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d86f      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 80027de:	4a96      	ldr	r2, [pc, #600]	@ (8002a38 <HAL_GPIO_Init+0x2a8>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d052      	beq.n	800288a <HAL_GPIO_Init+0xfa>
 80027e4:	4a94      	ldr	r2, [pc, #592]	@ (8002a38 <HAL_GPIO_Init+0x2a8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d869      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 80027ea:	4a94      	ldr	r2, [pc, #592]	@ (8002a3c <HAL_GPIO_Init+0x2ac>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d04c      	beq.n	800288a <HAL_GPIO_Init+0xfa>
 80027f0:	4a92      	ldr	r2, [pc, #584]	@ (8002a3c <HAL_GPIO_Init+0x2ac>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d863      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 80027f6:	4a92      	ldr	r2, [pc, #584]	@ (8002a40 <HAL_GPIO_Init+0x2b0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d046      	beq.n	800288a <HAL_GPIO_Init+0xfa>
 80027fc:	4a90      	ldr	r2, [pc, #576]	@ (8002a40 <HAL_GPIO_Init+0x2b0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d85d      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 8002802:	2b12      	cmp	r3, #18
 8002804:	d82a      	bhi.n	800285c <HAL_GPIO_Init+0xcc>
 8002806:	2b12      	cmp	r3, #18
 8002808:	d859      	bhi.n	80028be <HAL_GPIO_Init+0x12e>
 800280a:	a201      	add	r2, pc, #4	@ (adr r2, 8002810 <HAL_GPIO_Init+0x80>)
 800280c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002810:	0800288b 	.word	0x0800288b
 8002814:	08002865 	.word	0x08002865
 8002818:	08002877 	.word	0x08002877
 800281c:	080028b9 	.word	0x080028b9
 8002820:	080028bf 	.word	0x080028bf
 8002824:	080028bf 	.word	0x080028bf
 8002828:	080028bf 	.word	0x080028bf
 800282c:	080028bf 	.word	0x080028bf
 8002830:	080028bf 	.word	0x080028bf
 8002834:	080028bf 	.word	0x080028bf
 8002838:	080028bf 	.word	0x080028bf
 800283c:	080028bf 	.word	0x080028bf
 8002840:	080028bf 	.word	0x080028bf
 8002844:	080028bf 	.word	0x080028bf
 8002848:	080028bf 	.word	0x080028bf
 800284c:	080028bf 	.word	0x080028bf
 8002850:	080028bf 	.word	0x080028bf
 8002854:	0800286d 	.word	0x0800286d
 8002858:	08002881 	.word	0x08002881
 800285c:	4a79      	ldr	r2, [pc, #484]	@ (8002a44 <HAL_GPIO_Init+0x2b4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d013      	beq.n	800288a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002862:	e02c      	b.n	80028be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	623b      	str	r3, [r7, #32]
          break;
 800286a:	e029      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	3304      	adds	r3, #4
 8002872:	623b      	str	r3, [r7, #32]
          break;
 8002874:	e024      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	3308      	adds	r3, #8
 800287c:	623b      	str	r3, [r7, #32]
          break;
 800287e:	e01f      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	330c      	adds	r3, #12
 8002886:	623b      	str	r3, [r7, #32]
          break;
 8002888:	e01a      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d102      	bne.n	8002898 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002892:	2304      	movs	r3, #4
 8002894:	623b      	str	r3, [r7, #32]
          break;
 8002896:	e013      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d105      	bne.n	80028ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028a0:	2308      	movs	r3, #8
 80028a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69fa      	ldr	r2, [r7, #28]
 80028a8:	611a      	str	r2, [r3, #16]
          break;
 80028aa:	e009      	b.n	80028c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028ac:	2308      	movs	r3, #8
 80028ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69fa      	ldr	r2, [r7, #28]
 80028b4:	615a      	str	r2, [r3, #20]
          break;
 80028b6:	e003      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028b8:	2300      	movs	r3, #0
 80028ba:	623b      	str	r3, [r7, #32]
          break;
 80028bc:	e000      	b.n	80028c0 <HAL_GPIO_Init+0x130>
          break;
 80028be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	2bff      	cmp	r3, #255	@ 0xff
 80028c4:	d801      	bhi.n	80028ca <HAL_GPIO_Init+0x13a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	e001      	b.n	80028ce <HAL_GPIO_Init+0x13e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3304      	adds	r3, #4
 80028ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	2bff      	cmp	r3, #255	@ 0xff
 80028d4:	d802      	bhi.n	80028dc <HAL_GPIO_Init+0x14c>
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	e002      	b.n	80028e2 <HAL_GPIO_Init+0x152>
 80028dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028de:	3b08      	subs	r3, #8
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	210f      	movs	r1, #15
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	fa01 f303 	lsl.w	r3, r1, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	401a      	ands	r2, r3
 80028f4:	6a39      	ldr	r1, [r7, #32]
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	fa01 f303 	lsl.w	r3, r1, r3
 80028fc:	431a      	orrs	r2, r3
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 80b1 	beq.w	8002a72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002910:	4b4d      	ldr	r3, [pc, #308]	@ (8002a48 <HAL_GPIO_Init+0x2b8>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4a4c      	ldr	r2, [pc, #304]	@ (8002a48 <HAL_GPIO_Init+0x2b8>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	6193      	str	r3, [r2, #24]
 800291c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a48 <HAL_GPIO_Init+0x2b8>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002928:	4a48      	ldr	r2, [pc, #288]	@ (8002a4c <HAL_GPIO_Init+0x2bc>)
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	089b      	lsrs	r3, r3, #2
 800292e:	3302      	adds	r3, #2
 8002930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002934:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	220f      	movs	r2, #15
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a40      	ldr	r2, [pc, #256]	@ (8002a50 <HAL_GPIO_Init+0x2c0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d013      	beq.n	800297c <HAL_GPIO_Init+0x1ec>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a3f      	ldr	r2, [pc, #252]	@ (8002a54 <HAL_GPIO_Init+0x2c4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d00d      	beq.n	8002978 <HAL_GPIO_Init+0x1e8>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a58 <HAL_GPIO_Init+0x2c8>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d007      	beq.n	8002974 <HAL_GPIO_Init+0x1e4>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a3d      	ldr	r2, [pc, #244]	@ (8002a5c <HAL_GPIO_Init+0x2cc>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d101      	bne.n	8002970 <HAL_GPIO_Init+0x1e0>
 800296c:	2303      	movs	r3, #3
 800296e:	e006      	b.n	800297e <HAL_GPIO_Init+0x1ee>
 8002970:	2304      	movs	r3, #4
 8002972:	e004      	b.n	800297e <HAL_GPIO_Init+0x1ee>
 8002974:	2302      	movs	r3, #2
 8002976:	e002      	b.n	800297e <HAL_GPIO_Init+0x1ee>
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <HAL_GPIO_Init+0x1ee>
 800297c:	2300      	movs	r3, #0
 800297e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002980:	f002 0203 	and.w	r2, r2, #3
 8002984:	0092      	lsls	r2, r2, #2
 8002986:	4093      	lsls	r3, r2
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	4313      	orrs	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800298e:	492f      	ldr	r1, [pc, #188]	@ (8002a4c <HAL_GPIO_Init+0x2bc>)
 8002990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002992:	089b      	lsrs	r3, r3, #2
 8002994:	3302      	adds	r3, #2
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d006      	beq.n	80029b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	492c      	ldr	r1, [pc, #176]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	608b      	str	r3, [r1, #8]
 80029b4:	e006      	b.n	80029c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	43db      	mvns	r3, r3
 80029be:	4928      	ldr	r1, [pc, #160]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029d0:	4b23      	ldr	r3, [pc, #140]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	4922      	ldr	r1, [pc, #136]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	60cb      	str	r3, [r1, #12]
 80029dc:	e006      	b.n	80029ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029de:	4b20      	ldr	r3, [pc, #128]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	491e      	ldr	r1, [pc, #120]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d006      	beq.n	8002a06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029f8:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	4918      	ldr	r1, [pc, #96]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]
 8002a04:	e006      	b.n	8002a14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a06:	4b16      	ldr	r3, [pc, #88]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	4914      	ldr	r1, [pc, #80]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d021      	beq.n	8002a64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a20:	4b0f      	ldr	r3, [pc, #60]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	490e      	ldr	r1, [pc, #56]	@ (8002a60 <HAL_GPIO_Init+0x2d0>)
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	600b      	str	r3, [r1, #0]
 8002a2c:	e021      	b.n	8002a72 <HAL_GPIO_Init+0x2e2>
 8002a2e:	bf00      	nop
 8002a30:	10320000 	.word	0x10320000
 8002a34:	10310000 	.word	0x10310000
 8002a38:	10220000 	.word	0x10220000
 8002a3c:	10210000 	.word	0x10210000
 8002a40:	10120000 	.word	0x10120000
 8002a44:	10110000 	.word	0x10110000
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40010000 	.word	0x40010000
 8002a50:	40010800 	.word	0x40010800
 8002a54:	40010c00 	.word	0x40010c00
 8002a58:	40011000 	.word	0x40011000
 8002a5c:	40011400 	.word	0x40011400
 8002a60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a64:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <HAL_GPIO_Init+0x304>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	4909      	ldr	r1, [pc, #36]	@ (8002a94 <HAL_GPIO_Init+0x304>)
 8002a6e:	4013      	ands	r3, r2
 8002a70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	3301      	adds	r3, #1
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f47f ae8e 	bne.w	80027a4 <HAL_GPIO_Init+0x14>
  }
}
 8002a88:	bf00      	nop
 8002a8a:	bf00      	nop
 8002a8c:	372c      	adds	r7, #44	@ 0x2c
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	40010400 	.word	0x40010400

08002a98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002aa2:	4b08      	ldr	r3, [pc, #32]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aae:	4a05      	ldr	r2, [pc, #20]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 f806 	bl	8002ac8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e272      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 8087 	beq.w	8002c0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002afc:	4b92      	ldr	r3, [pc, #584]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 030c 	and.w	r3, r3, #12
 8002b04:	2b04      	cmp	r3, #4
 8002b06:	d00c      	beq.n	8002b22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b08:	4b8f      	ldr	r3, [pc, #572]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d112      	bne.n	8002b3a <HAL_RCC_OscConfig+0x5e>
 8002b14:	4b8c      	ldr	r3, [pc, #560]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b20:	d10b      	bne.n	8002b3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b22:	4b89      	ldr	r3, [pc, #548]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d06c      	beq.n	8002c08 <HAL_RCC_OscConfig+0x12c>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d168      	bne.n	8002c08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e24c      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b42:	d106      	bne.n	8002b52 <HAL_RCC_OscConfig+0x76>
 8002b44:	4b80      	ldr	r3, [pc, #512]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7f      	ldr	r2, [pc, #508]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	e02e      	b.n	8002bb0 <HAL_RCC_OscConfig+0xd4>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x98>
 8002b5a:	4b7b      	ldr	r3, [pc, #492]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a7a      	ldr	r2, [pc, #488]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	4b78      	ldr	r3, [pc, #480]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a77      	ldr	r2, [pc, #476]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	e01d      	b.n	8002bb0 <HAL_RCC_OscConfig+0xd4>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0xbc>
 8002b7e:	4b72      	ldr	r3, [pc, #456]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a71      	ldr	r2, [pc, #452]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e00b      	b.n	8002bb0 <HAL_RCC_OscConfig+0xd4>
 8002b98:	4b6b      	ldr	r3, [pc, #428]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002b9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	4b68      	ldr	r3, [pc, #416]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a67      	ldr	r2, [pc, #412]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002baa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d013      	beq.n	8002be0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fce4 	bl	8001584 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc0:	f7fe fce0 	bl	8001584 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	@ 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e200      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0xe4>
 8002bde:	e014      	b.n	8002c0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be0:	f7fe fcd0 	bl	8001584 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be8:	f7fe fccc 	bl	8001584 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b64      	cmp	r3, #100	@ 0x64
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e1ec      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfa:	4b53      	ldr	r3, [pc, #332]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x10c>
 8002c06:	e000      	b.n	8002c0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d063      	beq.n	8002cde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c16:	4b4c      	ldr	r3, [pc, #304]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00b      	beq.n	8002c3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c22:	4b49      	ldr	r3, [pc, #292]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d11c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x18c>
 8002c2e:	4b46      	ldr	r3, [pc, #280]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d116      	bne.n	8002c68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c3a:	4b43      	ldr	r3, [pc, #268]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d005      	beq.n	8002c52 <HAL_RCC_OscConfig+0x176>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d001      	beq.n	8002c52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e1c0      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c52:	4b3d      	ldr	r3, [pc, #244]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	4939      	ldr	r1, [pc, #228]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c66:	e03a      	b.n	8002cde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d020      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c70:	4b36      	ldr	r3, [pc, #216]	@ (8002d4c <HAL_RCC_OscConfig+0x270>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7fe fc85 	bl	8001584 <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c7e:	f7fe fc81 	bl	8001584 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e1a1      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c90:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	4927      	ldr	r1, [pc, #156]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e015      	b.n	8002cde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cb2:	4b26      	ldr	r3, [pc, #152]	@ (8002d4c <HAL_RCC_OscConfig+0x270>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb8:	f7fe fc64 	bl	8001584 <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cc0:	f7fe fc60 	bl	8001584 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e180      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1f0      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d03a      	beq.n	8002d60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d019      	beq.n	8002d26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf2:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <HAL_RCC_OscConfig+0x274>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf8:	f7fe fc44 	bl	8001584 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d00:	f7fe fc40 	bl	8001584 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e160      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d1e:	2001      	movs	r0, #1
 8002d20:	f000 face 	bl	80032c0 <RCC_Delay>
 8002d24:	e01c      	b.n	8002d60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d26:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <HAL_RCC_OscConfig+0x274>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2c:	f7fe fc2a 	bl	8001584 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d32:	e00f      	b.n	8002d54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7fe fc26 	bl	8001584 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d908      	bls.n	8002d54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e146      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
 8002d46:	bf00      	nop
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	42420000 	.word	0x42420000
 8002d50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d54:	4b92      	ldr	r3, [pc, #584]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e9      	bne.n	8002d34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 80a6 	beq.w	8002eba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d72:	4b8b      	ldr	r3, [pc, #556]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10d      	bne.n	8002d9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	4b88      	ldr	r3, [pc, #544]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	4a87      	ldr	r2, [pc, #540]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	61d3      	str	r3, [r2, #28]
 8002d8a:	4b85      	ldr	r3, [pc, #532]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	60bb      	str	r3, [r7, #8]
 8002d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d96:	2301      	movs	r3, #1
 8002d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d9a:	4b82      	ldr	r3, [pc, #520]	@ (8002fa4 <HAL_RCC_OscConfig+0x4c8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d118      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002da6:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x4c8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a7e      	ldr	r2, [pc, #504]	@ (8002fa4 <HAL_RCC_OscConfig+0x4c8>)
 8002dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db2:	f7fe fbe7 	bl	8001584 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dba:	f7fe fbe3 	bl	8001584 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b64      	cmp	r3, #100	@ 0x64
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e103      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dcc:	4b75      	ldr	r3, [pc, #468]	@ (8002fa4 <HAL_RCC_OscConfig+0x4c8>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f0      	beq.n	8002dba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d106      	bne.n	8002dee <HAL_RCC_OscConfig+0x312>
 8002de0:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4a6e      	ldr	r2, [pc, #440]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	6213      	str	r3, [r2, #32]
 8002dec:	e02d      	b.n	8002e4a <HAL_RCC_OscConfig+0x36e>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCC_OscConfig+0x334>
 8002df6:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4a69      	ldr	r2, [pc, #420]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	f023 0301 	bic.w	r3, r3, #1
 8002e00:	6213      	str	r3, [r2, #32]
 8002e02:	4b67      	ldr	r3, [pc, #412]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	4a66      	ldr	r2, [pc, #408]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	f023 0304 	bic.w	r3, r3, #4
 8002e0c:	6213      	str	r3, [r2, #32]
 8002e0e:	e01c      	b.n	8002e4a <HAL_RCC_OscConfig+0x36e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	2b05      	cmp	r3, #5
 8002e16:	d10c      	bne.n	8002e32 <HAL_RCC_OscConfig+0x356>
 8002e18:	4b61      	ldr	r3, [pc, #388]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	4a60      	ldr	r2, [pc, #384]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e1e:	f043 0304 	orr.w	r3, r3, #4
 8002e22:	6213      	str	r3, [r2, #32]
 8002e24:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	f043 0301 	orr.w	r3, r3, #1
 8002e2e:	6213      	str	r3, [r2, #32]
 8002e30:	e00b      	b.n	8002e4a <HAL_RCC_OscConfig+0x36e>
 8002e32:	4b5b      	ldr	r3, [pc, #364]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	4a5a      	ldr	r2, [pc, #360]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e38:	f023 0301 	bic.w	r3, r3, #1
 8002e3c:	6213      	str	r3, [r2, #32]
 8002e3e:	4b58      	ldr	r3, [pc, #352]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	4a57      	ldr	r2, [pc, #348]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	f023 0304 	bic.w	r3, r3, #4
 8002e48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d015      	beq.n	8002e7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e52:	f7fe fb97 	bl	8001584 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7fe fb93 	bl	8001584 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e0b1      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e70:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0ee      	beq.n	8002e5a <HAL_RCC_OscConfig+0x37e>
 8002e7c:	e014      	b.n	8002ea8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7e:	f7fe fb81 	bl	8001584 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e84:	e00a      	b.n	8002e9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e86:	f7fe fb7d 	bl	8001584 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e09b      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e9c:	4b40      	ldr	r3, [pc, #256]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1ee      	bne.n	8002e86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ea8:	7dfb      	ldrb	r3, [r7, #23]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d105      	bne.n	8002eba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eae:	4b3c      	ldr	r3, [pc, #240]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	4a3b      	ldr	r2, [pc, #236]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002eb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 8087 	beq.w	8002fd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ec4:	4b36      	ldr	r3, [pc, #216]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d061      	beq.n	8002f94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d146      	bne.n	8002f66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed8:	4b33      	ldr	r3, [pc, #204]	@ (8002fa8 <HAL_RCC_OscConfig+0x4cc>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ede:	f7fe fb51 	bl	8001584 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee6:	f7fe fb4d 	bl	8001584 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e06d      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ef8:	4b29      	ldr	r3, [pc, #164]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f0      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0c:	d108      	bne.n	8002f20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f0e:	4b24      	ldr	r3, [pc, #144]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	4921      	ldr	r1, [pc, #132]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f20:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a19      	ldr	r1, [r3, #32]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	430b      	orrs	r3, r1
 8002f32:	491b      	ldr	r1, [pc, #108]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <HAL_RCC_OscConfig+0x4cc>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3e:	f7fe fb21 	bl	8001584 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f46:	f7fe fb1d 	bl	8001584 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e03d      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f58:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0f0      	beq.n	8002f46 <HAL_RCC_OscConfig+0x46a>
 8002f64:	e035      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f66:	4b10      	ldr	r3, [pc, #64]	@ (8002fa8 <HAL_RCC_OscConfig+0x4cc>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6c:	f7fe fb0a 	bl	8001584 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fe fb06 	bl	8001584 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e026      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f86:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <HAL_RCC_OscConfig+0x4c4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0x498>
 8002f92:	e01e      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d107      	bne.n	8002fac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e019      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40007000 	.word	0x40007000
 8002fa8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fac:	4b0b      	ldr	r3, [pc, #44]	@ (8002fdc <HAL_RCC_OscConfig+0x500>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d001      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40021000 	.word	0x40021000

08002fe0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0d0      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b6a      	ldr	r3, [pc, #424]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d910      	bls.n	8003024 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	4b67      	ldr	r3, [pc, #412]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f023 0207 	bic.w	r2, r3, #7
 800300a:	4965      	ldr	r1, [pc, #404]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	4313      	orrs	r3, r2
 8003010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003012:	4b63      	ldr	r3, [pc, #396]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	429a      	cmp	r2, r3
 800301e:	d001      	beq.n	8003024 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0b8      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d020      	beq.n	8003072 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0304 	and.w	r3, r3, #4
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800303c:	4b59      	ldr	r3, [pc, #356]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	4a58      	ldr	r2, [pc, #352]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003042:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003046:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0308 	and.w	r3, r3, #8
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003054:	4b53      	ldr	r3, [pc, #332]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a52      	ldr	r2, [pc, #328]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800305e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003060:	4b50      	ldr	r3, [pc, #320]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	494d      	ldr	r1, [pc, #308]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	4313      	orrs	r3, r2
 8003070:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d040      	beq.n	8003100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d107      	bne.n	8003096 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003086:	4b47      	ldr	r3, [pc, #284]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d115      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e07f      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d107      	bne.n	80030ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309e:	4b41      	ldr	r3, [pc, #260]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e073      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ae:	4b3d      	ldr	r3, [pc, #244]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e06b      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030be:	4b39      	ldr	r3, [pc, #228]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f023 0203 	bic.w	r2, r3, #3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4936      	ldr	r1, [pc, #216]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d0:	f7fe fa58 	bl	8001584 <HAL_GetTick>
 80030d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d6:	e00a      	b.n	80030ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d8:	f7fe fa54 	bl	8001584 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e053      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ee:	4b2d      	ldr	r3, [pc, #180]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 020c 	and.w	r2, r3, #12
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d1eb      	bne.n	80030d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003100:	4b27      	ldr	r3, [pc, #156]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d210      	bcs.n	8003130 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800310e:	4b24      	ldr	r3, [pc, #144]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 0207 	bic.w	r2, r3, #7
 8003116:	4922      	ldr	r1, [pc, #136]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	4313      	orrs	r3, r2
 800311c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800311e:	4b20      	ldr	r3, [pc, #128]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	683a      	ldr	r2, [r7, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d001      	beq.n	8003130 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e032      	b.n	8003196 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800313c:	4b19      	ldr	r3, [pc, #100]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4916      	ldr	r1, [pc, #88]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	4313      	orrs	r3, r2
 800314c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b00      	cmp	r3, #0
 8003158:	d009      	beq.n	800316e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800315a:	4b12      	ldr	r3, [pc, #72]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	490e      	ldr	r1, [pc, #56]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 800316a:	4313      	orrs	r3, r2
 800316c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800316e:	f000 f821 	bl	80031b4 <HAL_RCC_GetSysClockFreq>
 8003172:	4602      	mov	r2, r0
 8003174:	4b0b      	ldr	r3, [pc, #44]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	091b      	lsrs	r3, r3, #4
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	490a      	ldr	r1, [pc, #40]	@ (80031a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003180:	5ccb      	ldrb	r3, [r1, r3]
 8003182:	fa22 f303 	lsr.w	r3, r2, r3
 8003186:	4a09      	ldr	r2, [pc, #36]	@ (80031ac <HAL_RCC_ClockConfig+0x1cc>)
 8003188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800318a:	4b09      	ldr	r3, [pc, #36]	@ (80031b0 <HAL_RCC_ClockConfig+0x1d0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe f9b6 	bl	8001500 <HAL_InitTick>

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40022000 	.word	0x40022000
 80031a4:	40021000 	.word	0x40021000
 80031a8:	08005808 	.word	0x08005808
 80031ac:	200000fc 	.word	0x200000fc
 80031b0:	20000100 	.word	0x20000100

080031b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b087      	sub	sp, #28
 80031b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	2300      	movs	r3, #0
 80031c0:	60bb      	str	r3, [r7, #8]
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
 80031c6:	2300      	movs	r3, #0
 80031c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x94>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d002      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x30>
 80031de:	2b08      	cmp	r3, #8
 80031e0:	d003      	beq.n	80031ea <HAL_RCC_GetSysClockFreq+0x36>
 80031e2:	e027      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031e4:	4b19      	ldr	r3, [pc, #100]	@ (800324c <HAL_RCC_GetSysClockFreq+0x98>)
 80031e6:	613b      	str	r3, [r7, #16]
      break;
 80031e8:	e027      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	0c9b      	lsrs	r3, r3, #18
 80031ee:	f003 030f 	and.w	r3, r3, #15
 80031f2:	4a17      	ldr	r2, [pc, #92]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031f4:	5cd3      	ldrb	r3, [r2, r3]
 80031f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d010      	beq.n	8003224 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003202:	4b11      	ldr	r3, [pc, #68]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x94>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	0c5b      	lsrs	r3, r3, #17
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	4a11      	ldr	r2, [pc, #68]	@ (8003254 <HAL_RCC_GetSysClockFreq+0xa0>)
 800320e:	5cd3      	ldrb	r3, [r2, r3]
 8003210:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a0d      	ldr	r2, [pc, #52]	@ (800324c <HAL_RCC_GetSysClockFreq+0x98>)
 8003216:	fb03 f202 	mul.w	r2, r3, r2
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	e004      	b.n	800322e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a0c      	ldr	r2, [pc, #48]	@ (8003258 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003228:	fb02 f303 	mul.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	613b      	str	r3, [r7, #16]
      break;
 8003232:	e002      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003234:	4b05      	ldr	r3, [pc, #20]	@ (800324c <HAL_RCC_GetSysClockFreq+0x98>)
 8003236:	613b      	str	r3, [r7, #16]
      break;
 8003238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800323a:	693b      	ldr	r3, [r7, #16]
}
 800323c:	4618      	mov	r0, r3
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40021000 	.word	0x40021000
 800324c:	007a1200 	.word	0x007a1200
 8003250:	08005820 	.word	0x08005820
 8003254:	08005830 	.word	0x08005830
 8003258:	003d0900 	.word	0x003d0900

0800325c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003260:	4b02      	ldr	r3, [pc, #8]	@ (800326c <HAL_RCC_GetHCLKFreq+0x10>)
 8003262:	681b      	ldr	r3, [r3, #0]
}
 8003264:	4618      	mov	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	200000fc 	.word	0x200000fc

08003270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003274:	f7ff fff2 	bl	800325c <HAL_RCC_GetHCLKFreq>
 8003278:	4602      	mov	r2, r0
 800327a:	4b05      	ldr	r3, [pc, #20]	@ (8003290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	0a1b      	lsrs	r3, r3, #8
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	4903      	ldr	r1, [pc, #12]	@ (8003294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003286:	5ccb      	ldrb	r3, [r1, r3]
 8003288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800328c:	4618      	mov	r0, r3
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40021000 	.word	0x40021000
 8003294:	08005818 	.word	0x08005818

08003298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800329c:	f7ff ffde 	bl	800325c <HAL_RCC_GetHCLKFreq>
 80032a0:	4602      	mov	r2, r0
 80032a2:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	0adb      	lsrs	r3, r3, #11
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	4903      	ldr	r1, [pc, #12]	@ (80032bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ae:	5ccb      	ldrb	r3, [r1, r3]
 80032b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	40021000 	.word	0x40021000
 80032bc:	08005818 	.word	0x08005818

080032c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032c8:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <RCC_Delay+0x34>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0a      	ldr	r2, [pc, #40]	@ (80032f8 <RCC_Delay+0x38>)
 80032ce:	fba2 2303 	umull	r2, r3, r2, r3
 80032d2:	0a5b      	lsrs	r3, r3, #9
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	fb02 f303 	mul.w	r3, r2, r3
 80032da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032dc:	bf00      	nop
  }
  while (Delay --);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1e5a      	subs	r2, r3, #1
 80032e2:	60fa      	str	r2, [r7, #12]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f9      	bne.n	80032dc <RCC_Delay+0x1c>
}
 80032e8:	bf00      	nop
 80032ea:	bf00      	nop
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr
 80032f4:	200000fc 	.word	0x200000fc
 80032f8:	10624dd3 	.word	0x10624dd3

080032fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d07d      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003318:	2300      	movs	r3, #0
 800331a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331c:	4b4f      	ldr	r3, [pc, #316]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10d      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003328:	4b4c      	ldr	r3, [pc, #304]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	4a4b      	ldr	r2, [pc, #300]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800332e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003332:	61d3      	str	r3, [r2, #28]
 8003334:	4b49      	ldr	r3, [pc, #292]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003340:	2301      	movs	r3, #1
 8003342:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003344:	4b46      	ldr	r3, [pc, #280]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334c:	2b00      	cmp	r3, #0
 800334e:	d118      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003350:	4b43      	ldr	r3, [pc, #268]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a42      	ldr	r2, [pc, #264]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800335a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800335c:	f7fe f912 	bl	8001584 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003362:	e008      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003364:	f7fe f90e 	bl	8001584 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	@ 0x64
 8003370:	d901      	bls.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e06d      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b3a      	ldr	r3, [pc, #232]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003382:	4b36      	ldr	r3, [pc, #216]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800338a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d02e      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	429a      	cmp	r2, r3
 800339e:	d027      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033a0:	4b2e      	ldr	r3, [pc, #184]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033b0:	4b2c      	ldr	r3, [pc, #176]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80033b6:	4a29      	ldr	r2, [pc, #164]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d014      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c6:	f7fe f8dd 	bl	8001584 <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033cc:	e00a      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ce:	f7fe f8d9 	bl	8001584 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033dc:	4293      	cmp	r3, r2
 80033de:	d901      	bls.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e036      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e4:	4b1d      	ldr	r3, [pc, #116]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0ee      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033f0:	4b1a      	ldr	r3, [pc, #104]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4917      	ldr	r1, [pc, #92]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d105      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003408:	4b14      	ldr	r3, [pc, #80]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	4a13      	ldr	r2, [pc, #76]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800340e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003412:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003420:	4b0e      	ldr	r3, [pc, #56]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	490b      	ldr	r1, [pc, #44]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800342e:	4313      	orrs	r3, r2
 8003430:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0310 	and.w	r3, r3, #16
 800343a:	2b00      	cmp	r3, #0
 800343c:	d008      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800343e:	4b07      	ldr	r3, [pc, #28]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	4904      	ldr	r1, [pc, #16]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800344c:	4313      	orrs	r3, r2
 800344e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40021000 	.word	0x40021000
 8003460:	40007000 	.word	0x40007000
 8003464:	42420440 	.word	0x42420440

08003468 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	2300      	movs	r3, #0
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	2300      	movs	r3, #0
 800347a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	2300      	movs	r3, #0
 8003482:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b10      	cmp	r3, #16
 8003488:	d00a      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b10      	cmp	r3, #16
 800348e:	f200 808a 	bhi.w	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d045      	beq.n	8003524 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d075      	beq.n	800358a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800349e:	e082      	b.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80034a0:	4b46      	ldr	r3, [pc, #280]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80034a6:	4b45      	ldr	r3, [pc, #276]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d07b      	beq.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	0c9b      	lsrs	r3, r3, #18
 80034b6:	f003 030f 	and.w	r3, r3, #15
 80034ba:	4a41      	ldr	r2, [pc, #260]	@ (80035c0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80034bc:	5cd3      	ldrb	r3, [r2, r3]
 80034be:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d015      	beq.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034ca:	4b3c      	ldr	r3, [pc, #240]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	0c5b      	lsrs	r3, r3, #17
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	4a3b      	ldr	r2, [pc, #236]	@ (80035c4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80034d6:	5cd3      	ldrb	r3, [r2, r3]
 80034d8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00d      	beq.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80034e4:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	e004      	b.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4a34      	ldr	r2, [pc, #208]	@ (80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
 80034fe:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003500:	4b2e      	ldr	r3, [pc, #184]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003508:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800350c:	d102      	bne.n	8003514 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	61bb      	str	r3, [r7, #24]
      break;
 8003512:	e04a      	b.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	4a2d      	ldr	r2, [pc, #180]	@ (80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	085b      	lsrs	r3, r3, #1
 8003520:	61bb      	str	r3, [r7, #24]
      break;
 8003522:	e042      	b.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003524:	4b25      	ldr	r3, [pc, #148]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003534:	d108      	bne.n	8003548 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003540:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003544:	61bb      	str	r3, [r7, #24]
 8003546:	e01f      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800354e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003552:	d109      	bne.n	8003568 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003554:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003560:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	e00f      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800356e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003572:	d11c      	bne.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003574:	4b11      	ldr	r3, [pc, #68]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d016      	beq.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003580:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003584:	61bb      	str	r3, [r7, #24]
      break;
 8003586:	e012      	b.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003588:	e011      	b.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800358a:	f7ff fe85 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 800358e:	4602      	mov	r2, r0
 8003590:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	0b9b      	lsrs	r3, r3, #14
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	3301      	adds	r3, #1
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a2:	61bb      	str	r3, [r7, #24]
      break;
 80035a4:	e004      	b.n	80035b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035a6:	bf00      	nop
 80035a8:	e002      	b.n	80035b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035aa:	bf00      	nop
 80035ac:	e000      	b.n	80035b0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035ae:	bf00      	nop
    }
  }
  return (frequency);
 80035b0:	69bb      	ldr	r3, [r7, #24]
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3720      	adds	r7, #32
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000
 80035c0:	08005834 	.word	0x08005834
 80035c4:	08005844 	.word	0x08005844
 80035c8:	007a1200 	.word	0x007a1200
 80035cc:	003d0900 	.word	0x003d0900
 80035d0:	aaaaaaab 	.word	0xaaaaaaab

080035d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e041      	b.n	800366a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7fd fde0 	bl	80011c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3304      	adds	r3, #4
 8003610:	4619      	mov	r1, r3
 8003612:	4610      	mov	r0, r2
 8003614:	f000 faae 	bl	8003b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	d001      	beq.n	800368c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e032      	b.n	80036f2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a18      	ldr	r2, [pc, #96]	@ (80036fc <HAL_TIM_Base_Start+0x88>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00e      	beq.n	80036bc <HAL_TIM_Base_Start+0x48>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a6:	d009      	beq.n	80036bc <HAL_TIM_Base_Start+0x48>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a14      	ldr	r2, [pc, #80]	@ (8003700 <HAL_TIM_Base_Start+0x8c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d004      	beq.n	80036bc <HAL_TIM_Base_Start+0x48>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a13      	ldr	r2, [pc, #76]	@ (8003704 <HAL_TIM_Base_Start+0x90>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d111      	bne.n	80036e0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b06      	cmp	r3, #6
 80036cc:	d010      	beq.n	80036f0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f042 0201 	orr.w	r2, r2, #1
 80036dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036de:	e007      	b.n	80036f0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f042 0201 	orr.w	r2, r2, #1
 80036ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	40012c00 	.word	0x40012c00
 8003700:	40000400 	.word	0x40000400
 8003704:	40000800 	.word	0x40000800

08003708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b01      	cmp	r3, #1
 800371a:	d001      	beq.n	8003720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e03a      	b.n	8003796 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a18      	ldr	r2, [pc, #96]	@ (80037a0 <HAL_TIM_Base_Start_IT+0x98>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00e      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x58>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800374a:	d009      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x58>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a14      	ldr	r2, [pc, #80]	@ (80037a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d004      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x58>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a13      	ldr	r2, [pc, #76]	@ (80037a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d111      	bne.n	8003784 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b06      	cmp	r3, #6
 8003770:	d010      	beq.n	8003794 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003782:	e007      	b.n	8003794 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr
 80037a0:	40012c00 	.word	0x40012c00
 80037a4:	40000400 	.word	0x40000400
 80037a8:	40000800 	.word	0x40000800

080037ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d020      	beq.n	8003810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d01b      	beq.n	8003810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f06f 0202 	mvn.w	r2, #2
 80037e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f9a1 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 80037fc:	e005      	b.n	800380a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f994 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f9a3 	bl	8003b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b00      	cmp	r3, #0
 8003818:	d020      	beq.n	800385c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01b      	beq.n	800385c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f06f 0204 	mvn.w	r2, #4
 800382c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2202      	movs	r2, #2
 8003832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f97b 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 8003848:	e005      	b.n	8003856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f96e 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 f97d 	bl	8003b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	2b00      	cmp	r3, #0
 8003864:	d020      	beq.n	80038a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d01b      	beq.n	80038a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f06f 0208 	mvn.w	r2, #8
 8003878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2204      	movs	r2, #4
 800387e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f955 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 8003894:	e005      	b.n	80038a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 f948 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 f957 	bl	8003b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	f003 0310 	and.w	r3, r3, #16
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d020      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d01b      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f06f 0210 	mvn.w	r2, #16
 80038c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2208      	movs	r2, #8
 80038ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f92f 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 80038e0:	e005      	b.n	80038ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f922 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 f931 	bl	8003b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00c      	beq.n	8003918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0201 	mvn.w	r2, #1
 8003910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f901 	bl	8003b1a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00c      	beq.n	800393c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fa87 	bl	8003e4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00c      	beq.n	8003960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f901 	bl	8003b62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	f003 0320 	and.w	r3, r3, #32
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00c      	beq.n	8003984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f003 0320 	and.w	r3, r3, #32
 8003970:	2b00      	cmp	r3, #0
 8003972:	d007      	beq.n	8003984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f06f 0220 	mvn.w	r2, #32
 800397c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 fa5a 	bl	8003e38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003984:	bf00      	nop
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d101      	bne.n	80039a8 <HAL_TIM_ConfigClockSource+0x1c>
 80039a4:	2302      	movs	r3, #2
 80039a6:	e0b4      	b.n	8003b12 <HAL_TIM_ConfigClockSource+0x186>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80039c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039e0:	d03e      	beq.n	8003a60 <HAL_TIM_ConfigClockSource+0xd4>
 80039e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039e6:	f200 8087 	bhi.w	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 80039ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039ee:	f000 8086 	beq.w	8003afe <HAL_TIM_ConfigClockSource+0x172>
 80039f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039f6:	d87f      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 80039f8:	2b70      	cmp	r3, #112	@ 0x70
 80039fa:	d01a      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0xa6>
 80039fc:	2b70      	cmp	r3, #112	@ 0x70
 80039fe:	d87b      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a00:	2b60      	cmp	r3, #96	@ 0x60
 8003a02:	d050      	beq.n	8003aa6 <HAL_TIM_ConfigClockSource+0x11a>
 8003a04:	2b60      	cmp	r3, #96	@ 0x60
 8003a06:	d877      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a08:	2b50      	cmp	r3, #80	@ 0x50
 8003a0a:	d03c      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0xfa>
 8003a0c:	2b50      	cmp	r3, #80	@ 0x50
 8003a0e:	d873      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a10:	2b40      	cmp	r3, #64	@ 0x40
 8003a12:	d058      	beq.n	8003ac6 <HAL_TIM_ConfigClockSource+0x13a>
 8003a14:	2b40      	cmp	r3, #64	@ 0x40
 8003a16:	d86f      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a18:	2b30      	cmp	r3, #48	@ 0x30
 8003a1a:	d064      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8003a1c:	2b30      	cmp	r3, #48	@ 0x30
 8003a1e:	d86b      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a20:	2b20      	cmp	r3, #32
 8003a22:	d060      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d867      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d05c      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8003a2c:	2b10      	cmp	r3, #16
 8003a2e:	d05a      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8003a30:	e062      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a42:	f000 f97c 	bl	8003d3e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003a54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	609a      	str	r2, [r3, #8]
      break;
 8003a5e:	e04f      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a70:	f000 f965 	bl	8003d3e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a82:	609a      	str	r2, [r3, #8]
      break;
 8003a84:	e03c      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a92:	461a      	mov	r2, r3
 8003a94:	f000 f8dc 	bl	8003c50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2150      	movs	r1, #80	@ 0x50
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 f933 	bl	8003d0a <TIM_ITRx_SetConfig>
      break;
 8003aa4:	e02c      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	f000 f8fa 	bl	8003cac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2160      	movs	r1, #96	@ 0x60
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 f923 	bl	8003d0a <TIM_ITRx_SetConfig>
      break;
 8003ac4:	e01c      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	f000 f8bc 	bl	8003c50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2140      	movs	r1, #64	@ 0x40
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 f913 	bl	8003d0a <TIM_ITRx_SetConfig>
      break;
 8003ae4:	e00c      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4619      	mov	r1, r3
 8003af0:	4610      	mov	r0, r2
 8003af2:	f000 f90a 	bl	8003d0a <TIM_ITRx_SetConfig>
      break;
 8003af6:	e003      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]
      break;
 8003afc:	e000      	b.n	8003b00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003afe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr

08003b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr

08003b50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr

08003b62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b6a:	bf00      	nop
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bc80      	pop	{r7}
 8003b72:	4770      	bx	lr

08003b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a2f      	ldr	r2, [pc, #188]	@ (8003c44 <TIM_Base_SetConfig+0xd0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d00b      	beq.n	8003ba4 <TIM_Base_SetConfig+0x30>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b92:	d007      	beq.n	8003ba4 <TIM_Base_SetConfig+0x30>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a2c      	ldr	r2, [pc, #176]	@ (8003c48 <TIM_Base_SetConfig+0xd4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d003      	beq.n	8003ba4 <TIM_Base_SetConfig+0x30>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8003c4c <TIM_Base_SetConfig+0xd8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d108      	bne.n	8003bb6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a22      	ldr	r2, [pc, #136]	@ (8003c44 <TIM_Base_SetConfig+0xd0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d00b      	beq.n	8003bd6 <TIM_Base_SetConfig+0x62>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc4:	d007      	beq.n	8003bd6 <TIM_Base_SetConfig+0x62>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8003c48 <TIM_Base_SetConfig+0xd4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d003      	beq.n	8003bd6 <TIM_Base_SetConfig+0x62>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c4c <TIM_Base_SetConfig+0xd8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d108      	bne.n	8003be8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003c44 <TIM_Base_SetConfig+0xd0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d103      	bne.n	8003c1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d005      	beq.n	8003c3a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	f023 0201 	bic.w	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	611a      	str	r2, [r3, #16]
  }
}
 8003c3a:	bf00      	nop
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40000400 	.word	0x40000400
 8003c4c:	40000800 	.word	0x40000800

08003c50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f023 0201 	bic.w	r2, r3, #1
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f023 030a 	bic.w	r3, r3, #10
 8003c8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	621a      	str	r2, [r3, #32]
}
 8003ca2:	bf00      	nop
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr

08003cac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b087      	sub	sp, #28
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	f023 0210 	bic.w	r2, r3, #16
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	031b      	lsls	r3, r3, #12
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ce8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	621a      	str	r2, [r3, #32]
}
 8003d00:	bf00      	nop
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr

08003d0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b085      	sub	sp, #20
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	f043 0307 	orr.w	r3, r3, #7
 8003d2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	609a      	str	r2, [r3, #8]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr

08003d3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b087      	sub	sp, #28
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
 8003d4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	021a      	lsls	r2, r3, #8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	431a      	orrs	r2, r3
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	609a      	str	r2, [r3, #8]
}
 8003d72:	bf00      	nop
 8003d74:	371c      	adds	r7, #28
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr

08003d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e046      	b.n	8003e22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a16      	ldr	r2, [pc, #88]	@ (8003e2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d00e      	beq.n	8003df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de0:	d009      	beq.n	8003df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a12      	ldr	r2, [pc, #72]	@ (8003e30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d004      	beq.n	8003df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a10      	ldr	r2, [pc, #64]	@ (8003e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d10c      	bne.n	8003e10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr
 8003e2c:	40012c00 	.word	0x40012c00
 8003e30:	40000400 	.word	0x40000400
 8003e34:	40000800 	.word	0x40000800

08003e38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr

08003e4a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bc80      	pop	{r7}
 8003e5a:	4770      	bx	lr

08003e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e042      	b.n	8003ef4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd f9d6 	bl	8001234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2224      	movs	r2, #36	@ 0x24
 8003e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 fdb7 	bl	8004a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	691a      	ldr	r2, [r3, #16]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695a      	ldr	r2, [r3, #20]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08a      	sub	sp, #40	@ 0x28
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d175      	bne.n	8004008 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_UART_Transmit+0x2c>
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e06e      	b.n	800400a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2221      	movs	r2, #33	@ 0x21
 8003f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fb23 	bl	8001584 <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	88fa      	ldrh	r2, [r7, #6]
 8003f44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	88fa      	ldrh	r2, [r7, #6]
 8003f4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f54:	d108      	bne.n	8003f68 <HAL_UART_Transmit+0x6c>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d104      	bne.n	8003f68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	61bb      	str	r3, [r7, #24]
 8003f66:	e003      	b.n	8003f70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f70:	e02e      	b.n	8003fd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2180      	movs	r1, #128	@ 0x80
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 fb1c 	bl	80045ba <UART_WaitOnFlagUntilTimeout>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e03a      	b.n	800400a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10b      	bne.n	8003fb2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	881b      	ldrh	r3, [r3, #0]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fa8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	3302      	adds	r3, #2
 8003fae:	61bb      	str	r3, [r7, #24]
 8003fb0:	e007      	b.n	8003fc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	781a      	ldrb	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1cb      	bne.n	8003f72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	2140      	movs	r1, #64	@ 0x40
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 fae8 	bl	80045ba <UART_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e006      	b.n	800400a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	e000      	b.n	800400a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004008:	2302      	movs	r3, #2
  }
}
 800400a:	4618      	mov	r0, r3
 800400c:	3720      	adds	r7, #32
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b084      	sub	sp, #16
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	4613      	mov	r3, r2
 800401e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b20      	cmp	r3, #32
 800402a:	d112      	bne.n	8004052 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_UART_Receive_IT+0x26>
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e00b      	b.n	8004054 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004042:	88fb      	ldrh	r3, [r7, #6]
 8004044:	461a      	mov	r2, r3
 8004046:	68b9      	ldr	r1, [r7, #8]
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 fb0f 	bl	800466c <UART_Start_Receive_IT>
 800404e:	4603      	mov	r3, r0
 8004050:	e000      	b.n	8004054 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b0ba      	sub	sp, #232	@ 0xe8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004082:	2300      	movs	r3, #0
 8004084:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004088:	2300      	movs	r3, #0
 800408a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800408e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800409a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10f      	bne.n	80040c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d009      	beq.n	80040c2 <HAL_UART_IRQHandler+0x66>
 80040ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040b2:	f003 0320 	and.w	r3, r3, #32
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fbec 	bl	8004898 <UART_Receive_IT>
      return;
 80040c0:	e25b      	b.n	800457a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 80de 	beq.w	8004288 <HAL_UART_IRQHandler+0x22c>
 80040cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d106      	bne.n	80040e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f000 80d1 	beq.w	8004288 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00b      	beq.n	800410a <HAL_UART_IRQHandler+0xae>
 80040f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d005      	beq.n	800410a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004102:	f043 0201 	orr.w	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800410a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800410e:	f003 0304 	and.w	r3, r3, #4
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_UART_IRQHandler+0xd2>
 8004116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	f043 0202 	orr.w	r2, r3, #2
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800412e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00b      	beq.n	8004152 <HAL_UART_IRQHandler+0xf6>
 800413a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414a:	f043 0204 	orr.w	r2, r3, #4
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d011      	beq.n	8004182 <HAL_UART_IRQHandler+0x126>
 800415e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004162:	f003 0320 	and.w	r3, r3, #32
 8004166:	2b00      	cmp	r3, #0
 8004168:	d105      	bne.n	8004176 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800416a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	d005      	beq.n	8004182 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	f043 0208 	orr.w	r2, r3, #8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 81f2 	beq.w	8004570 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800418c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <HAL_UART_IRQHandler+0x14e>
 8004198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800419c:	f003 0320 	and.w	r3, r3, #32
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d002      	beq.n	80041aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 fb77 	bl	8004898 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bf14      	ite	ne
 80041b8:	2301      	movne	r3, #1
 80041ba:	2300      	moveq	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d103      	bne.n	80041d6 <HAL_UART_IRQHandler+0x17a>
 80041ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d04f      	beq.n	8004276 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fa81 	bl	80046de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d041      	beq.n	800426e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	3314      	adds	r3, #20
 80041f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041f8:	e853 3f00 	ldrex	r3, [r3]
 80041fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004200:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004208:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3314      	adds	r3, #20
 8004212:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004216:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800421a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004222:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800422e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1d9      	bne.n	80041ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423a:	2b00      	cmp	r3, #0
 800423c:	d013      	beq.n	8004266 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004242:	4a7e      	ldr	r2, [pc, #504]	@ (800443c <HAL_UART_IRQHandler+0x3e0>)
 8004244:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe f8f4 	bl	8002438 <HAL_DMA_Abort_IT>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004260:	4610      	mov	r0, r2
 8004262:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e00e      	b.n	8004284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f993 	bl	8004592 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800426c:	e00a      	b.n	8004284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f98f 	bl	8004592 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	e006      	b.n	8004284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f98b 	bl	8004592 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004282:	e175      	b.n	8004570 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004284:	bf00      	nop
    return;
 8004286:	e173      	b.n	8004570 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428c:	2b01      	cmp	r3, #1
 800428e:	f040 814f 	bne.w	8004530 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 8148 	beq.w	8004530 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 8141 	beq.w	8004530 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042ae:	2300      	movs	r3, #0
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60bb      	str	r3, [r7, #8]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80b6 	beq.w	8004440 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 8145 	beq.w	8004574 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042f2:	429a      	cmp	r2, r3
 80042f4:	f080 813e 	bcs.w	8004574 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	2b20      	cmp	r3, #32
 8004308:	f000 8088 	beq.w	800441c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	330c      	adds	r3, #12
 8004312:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004316:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800431a:	e853 3f00 	ldrex	r3, [r3]
 800431e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004322:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004326:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800432a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	330c      	adds	r3, #12
 8004334:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004338:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800433c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004340:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004344:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004348:	e841 2300 	strex	r3, r2, [r1]
 800434c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004350:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1d9      	bne.n	800430c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3314      	adds	r3, #20
 800435e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004362:	e853 3f00 	ldrex	r3, [r3]
 8004366:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004368:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800436a:	f023 0301 	bic.w	r3, r3, #1
 800436e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3314      	adds	r3, #20
 8004378:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800437c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004380:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004382:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004384:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004388:	e841 2300 	strex	r3, r2, [r1]
 800438c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800438e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1e1      	bne.n	8004358 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	3314      	adds	r3, #20
 800439a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800439e:	e853 3f00 	ldrex	r3, [r3]
 80043a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	3314      	adds	r3, #20
 80043b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043b8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043ba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043bc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043c0:	e841 2300 	strex	r3, r2, [r1]
 80043c4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1e3      	bne.n	8004394 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2220      	movs	r2, #32
 80043d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	330c      	adds	r3, #12
 80043e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e4:	e853 3f00 	ldrex	r3, [r3]
 80043e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043ec:	f023 0310 	bic.w	r3, r3, #16
 80043f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	330c      	adds	r3, #12
 80043fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80043fe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004400:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004404:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004406:	e841 2300 	strex	r3, r2, [r1]
 800440a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800440c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e3      	bne.n	80043da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004416:	4618      	mov	r0, r3
 8004418:	f7fd ffd2 	bl	80023c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2202      	movs	r2, #2
 8004420:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800442a:	b29b      	uxth	r3, r3
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	b29b      	uxth	r3, r3
 8004430:	4619      	mov	r1, r3
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f8b6 	bl	80045a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004438:	e09c      	b.n	8004574 <HAL_UART_IRQHandler+0x518>
 800443a:	bf00      	nop
 800443c:	080047a3 	.word	0x080047a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004448:	b29b      	uxth	r3, r3
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004454:	b29b      	uxth	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 808e 	beq.w	8004578 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800445c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 8089 	beq.w	8004578 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	330c      	adds	r3, #12
 800446c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004470:	e853 3f00 	ldrex	r3, [r3]
 8004474:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004478:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800447c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	330c      	adds	r3, #12
 8004486:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800448a:	647a      	str	r2, [r7, #68]	@ 0x44
 800448c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004490:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004492:	e841 2300 	strex	r3, r2, [r1]
 8004496:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1e3      	bne.n	8004466 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3314      	adds	r3, #20
 80044a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	e853 3f00 	ldrex	r3, [r3]
 80044ac:	623b      	str	r3, [r7, #32]
   return(result);
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	f023 0301 	bic.w	r3, r3, #1
 80044b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3314      	adds	r3, #20
 80044be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80044c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044ca:	e841 2300 	strex	r3, r2, [r1]
 80044ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1e3      	bne.n	800449e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0310 	bic.w	r3, r3, #16
 80044fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	330c      	adds	r3, #12
 8004504:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004508:	61fa      	str	r2, [r7, #28]
 800450a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450c:	69b9      	ldr	r1, [r7, #24]
 800450e:	69fa      	ldr	r2, [r7, #28]
 8004510:	e841 2300 	strex	r3, r2, [r1]
 8004514:	617b      	str	r3, [r7, #20]
   return(result);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e3      	bne.n	80044e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004522:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004526:	4619      	mov	r1, r3
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f83b 	bl	80045a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800452e:	e023      	b.n	8004578 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004538:	2b00      	cmp	r3, #0
 800453a:	d009      	beq.n	8004550 <HAL_UART_IRQHandler+0x4f4>
 800453c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f93e 	bl	80047ca <UART_Transmit_IT>
    return;
 800454e:	e014      	b.n	800457a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00e      	beq.n	800457a <HAL_UART_IRQHandler+0x51e>
 800455c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f97d 	bl	8004868 <UART_EndTransmit_IT>
    return;
 800456e:	e004      	b.n	800457a <HAL_UART_IRQHandler+0x51e>
    return;
 8004570:	bf00      	nop
 8004572:	e002      	b.n	800457a <HAL_UART_IRQHandler+0x51e>
      return;
 8004574:	bf00      	nop
 8004576:	e000      	b.n	800457a <HAL_UART_IRQHandler+0x51e>
      return;
 8004578:	bf00      	nop
  }
}
 800457a:	37e8      	adds	r7, #232	@ 0xe8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr

08004592 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	bc80      	pop	{r7}
 80045a2:	4770      	bx	lr

080045a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b086      	sub	sp, #24
 80045be:	af00      	add	r7, sp, #0
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	60b9      	str	r1, [r7, #8]
 80045c4:	603b      	str	r3, [r7, #0]
 80045c6:	4613      	mov	r3, r2
 80045c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ca:	e03b      	b.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d2:	d037      	beq.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d4:	f7fc ffd6 	bl	8001584 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	6a3a      	ldr	r2, [r7, #32]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d302      	bcc.n	80045ea <UART_WaitOnFlagUntilTimeout+0x30>
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e03a      	b.n	8004664 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d023      	beq.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	2b80      	cmp	r3, #128	@ 0x80
 8004600:	d020      	beq.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	2b40      	cmp	r3, #64	@ 0x40
 8004606:	d01d      	beq.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	2b08      	cmp	r3, #8
 8004614:	d116      	bne.n	8004644 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	617b      	str	r3, [r7, #20]
 800462a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 f856 	bl	80046de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2208      	movs	r2, #8
 8004636:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e00f      	b.n	8004664 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	4013      	ands	r3, r2
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	429a      	cmp	r2, r3
 8004652:	bf0c      	ite	eq
 8004654:	2301      	moveq	r3, #1
 8004656:	2300      	movne	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	461a      	mov	r2, r3
 800465c:	79fb      	ldrb	r3, [r7, #7]
 800465e:	429a      	cmp	r2, r3
 8004660:	d0b4      	beq.n	80045cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	4613      	mov	r3, r2
 8004678:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	88fa      	ldrh	r2, [r7, #6]
 8004684:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	88fa      	ldrh	r2, [r7, #6]
 800468a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2222      	movs	r2, #34	@ 0x22
 8004696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68da      	ldr	r2, [r3, #12]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	695a      	ldr	r2, [r3, #20]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f042 0201 	orr.w	r2, r2, #1
 80046c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0220 	orr.w	r2, r2, #32
 80046d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr

080046de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046de:	b480      	push	{r7}
 80046e0:	b095      	sub	sp, #84	@ 0x54
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	330c      	adds	r3, #12
 80046ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	330c      	adds	r3, #12
 8004704:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004706:	643a      	str	r2, [r7, #64]	@ 0x40
 8004708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800470c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800470e:	e841 2300 	strex	r3, r2, [r1]
 8004712:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1e5      	bne.n	80046e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	3314      	adds	r3, #20
 8004720:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	e853 3f00 	ldrex	r3, [r3]
 8004728:	61fb      	str	r3, [r7, #28]
   return(result);
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	3314      	adds	r3, #20
 8004738:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800473a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800473c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004740:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004742:	e841 2300 	strex	r3, r2, [r1]
 8004746:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1e5      	bne.n	800471a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	2b01      	cmp	r3, #1
 8004754:	d119      	bne.n	800478a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	330c      	adds	r3, #12
 800475c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	60bb      	str	r3, [r7, #8]
   return(result);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f023 0310 	bic.w	r3, r3, #16
 800476c:	647b      	str	r3, [r7, #68]	@ 0x44
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	330c      	adds	r3, #12
 8004774:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004776:	61ba      	str	r2, [r7, #24]
 8004778:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	6979      	ldr	r1, [r7, #20]
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	613b      	str	r3, [r7, #16]
   return(result);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e5      	bne.n	8004756 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004798:	bf00      	nop
 800479a:	3754      	adds	r7, #84	@ 0x54
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr

080047a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f7ff fee8 	bl	8004592 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b085      	sub	sp, #20
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b21      	cmp	r3, #33	@ 0x21
 80047dc:	d13e      	bne.n	800485c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e6:	d114      	bne.n	8004812 <UART_Transmit_IT+0x48>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d110      	bne.n	8004812 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	461a      	mov	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004804:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	1c9a      	adds	r2, r3, #2
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	621a      	str	r2, [r3, #32]
 8004810:	e008      	b.n	8004824 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	1c59      	adds	r1, r3, #1
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6211      	str	r1, [r2, #32]
 800481c:	781a      	ldrb	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004828:	b29b      	uxth	r3, r3
 800482a:	3b01      	subs	r3, #1
 800482c:	b29b      	uxth	r3, r3
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4619      	mov	r1, r3
 8004832:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10f      	bne.n	8004858 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004846:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68da      	ldr	r2, [r3, #12]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004856:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	e000      	b.n	800485e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3714      	adds	r7, #20
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800487e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff fe79 	bl	8004580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08c      	sub	sp, #48	@ 0x30
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b22      	cmp	r3, #34	@ 0x22
 80048aa:	f040 80ae 	bne.w	8004a0a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b6:	d117      	bne.n	80048e8 <UART_Receive_IT+0x50>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d113      	bne.n	80048e8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80048c0:	2300      	movs	r3, #0
 80048c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e0:	1c9a      	adds	r2, r3, #2
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80048e6:	e026      	b.n	8004936 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80048ee:	2300      	movs	r3, #0
 80048f0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048fa:	d007      	beq.n	800490c <UART_Receive_IT+0x74>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10a      	bne.n	800491a <UART_Receive_IT+0x82>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d106      	bne.n	800491a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	b2da      	uxtb	r2, r3
 8004914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004916:	701a      	strb	r2, [r3, #0]
 8004918:	e008      	b.n	800492c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004926:	b2da      	uxtb	r2, r3
 8004928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800493a:	b29b      	uxth	r3, r3
 800493c:	3b01      	subs	r3, #1
 800493e:	b29b      	uxth	r3, r3
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	4619      	mov	r1, r3
 8004944:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004946:	2b00      	cmp	r3, #0
 8004948:	d15d      	bne.n	8004a06 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0220 	bic.w	r2, r2, #32
 8004958:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004968:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695a      	ldr	r2, [r3, #20]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0201 	bic.w	r2, r2, #1
 8004978:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2220      	movs	r2, #32
 800497e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	2b01      	cmp	r3, #1
 800498e:	d135      	bne.n	80049fc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	330c      	adds	r3, #12
 800499c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	613b      	str	r3, [r7, #16]
   return(result);
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f023 0310 	bic.w	r3, r3, #16
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	330c      	adds	r3, #12
 80049b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b6:	623a      	str	r2, [r7, #32]
 80049b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	69f9      	ldr	r1, [r7, #28]
 80049bc:	6a3a      	ldr	r2, [r7, #32]
 80049be:	e841 2300 	strex	r3, r2, [r1]
 80049c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1e5      	bne.n	8004996 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0310 	and.w	r3, r3, #16
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	d10a      	bne.n	80049ee <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049d8:	2300      	movs	r3, #0
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7ff fdd5 	bl	80045a4 <HAL_UARTEx_RxEventCallback>
 80049fa:	e002      	b.n	8004a02 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7fc f955 	bl	8000cac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e002      	b.n	8004a0c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	e000      	b.n	8004a0c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a0a:	2302      	movs	r3, #2
  }
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3730      	adds	r7, #48	@ 0x30
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689a      	ldr	r2, [r3, #8]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a4e:	f023 030c 	bic.w	r3, r3, #12
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	68b9      	ldr	r1, [r7, #8]
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699a      	ldr	r2, [r3, #24]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a2c      	ldr	r2, [pc, #176]	@ (8004b28 <UART_SetConfig+0x114>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d103      	bne.n	8004a84 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a7c:	f7fe fc0c 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 8004a80:	60f8      	str	r0, [r7, #12]
 8004a82:	e002      	b.n	8004a8a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a84:	f7fe fbf4 	bl	8003270 <HAL_RCC_GetPCLK1Freq>
 8004a88:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	009a      	lsls	r2, r3, #2
 8004a94:	441a      	add	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa0:	4a22      	ldr	r2, [pc, #136]	@ (8004b2c <UART_SetConfig+0x118>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	0119      	lsls	r1, r3, #4
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009a      	lsls	r2, r3, #2
 8004ab4:	441a      	add	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b2c <UART_SetConfig+0x118>)
 8004ac2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2064      	movs	r0, #100	@ 0x64
 8004aca:	fb00 f303 	mul.w	r3, r0, r3
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	3332      	adds	r3, #50	@ 0x32
 8004ad4:	4a15      	ldr	r2, [pc, #84]	@ (8004b2c <UART_SetConfig+0x118>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ae0:	4419      	add	r1, r3
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	009a      	lsls	r2, r3, #2
 8004aec:	441a      	add	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004af8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b2c <UART_SetConfig+0x118>)
 8004afa:	fba3 0302 	umull	r0, r3, r3, r2
 8004afe:	095b      	lsrs	r3, r3, #5
 8004b00:	2064      	movs	r0, #100	@ 0x64
 8004b02:	fb00 f303 	mul.w	r3, r0, r3
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	3332      	adds	r3, #50	@ 0x32
 8004b0c:	4a07      	ldr	r2, [pc, #28]	@ (8004b2c <UART_SetConfig+0x118>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	095b      	lsrs	r3, r3, #5
 8004b14:	f003 020f 	and.w	r2, r3, #15
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	440a      	add	r2, r1
 8004b1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40013800 	.word	0x40013800
 8004b2c:	51eb851f 	.word	0x51eb851f

08004b30 <sniprintf>:
 8004b30:	b40c      	push	{r2, r3}
 8004b32:	b530      	push	{r4, r5, lr}
 8004b34:	4b18      	ldr	r3, [pc, #96]	@ (8004b98 <sniprintf+0x68>)
 8004b36:	1e0c      	subs	r4, r1, #0
 8004b38:	681d      	ldr	r5, [r3, #0]
 8004b3a:	b09d      	sub	sp, #116	@ 0x74
 8004b3c:	da08      	bge.n	8004b50 <sniprintf+0x20>
 8004b3e:	238b      	movs	r3, #139	@ 0x8b
 8004b40:	f04f 30ff 	mov.w	r0, #4294967295
 8004b44:	602b      	str	r3, [r5, #0]
 8004b46:	b01d      	add	sp, #116	@ 0x74
 8004b48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b4c:	b002      	add	sp, #8
 8004b4e:	4770      	bx	lr
 8004b50:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004b54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004b5e:	bf0c      	ite	eq
 8004b60:	4623      	moveq	r3, r4
 8004b62:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004b66:	9304      	str	r3, [sp, #16]
 8004b68:	9307      	str	r3, [sp, #28]
 8004b6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b6e:	9002      	str	r0, [sp, #8]
 8004b70:	9006      	str	r0, [sp, #24]
 8004b72:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004b76:	4628      	mov	r0, r5
 8004b78:	ab21      	add	r3, sp, #132	@ 0x84
 8004b7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004b7c:	a902      	add	r1, sp, #8
 8004b7e:	9301      	str	r3, [sp, #4]
 8004b80:	f000 f99a 	bl	8004eb8 <_svfiprintf_r>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	bfbc      	itt	lt
 8004b88:	238b      	movlt	r3, #139	@ 0x8b
 8004b8a:	602b      	strlt	r3, [r5, #0]
 8004b8c:	2c00      	cmp	r4, #0
 8004b8e:	d0da      	beq.n	8004b46 <sniprintf+0x16>
 8004b90:	2200      	movs	r2, #0
 8004b92:	9b02      	ldr	r3, [sp, #8]
 8004b94:	701a      	strb	r2, [r3, #0]
 8004b96:	e7d6      	b.n	8004b46 <sniprintf+0x16>
 8004b98:	20000108 	.word	0x20000108

08004b9c <memset>:
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	4402      	add	r2, r0
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d100      	bne.n	8004ba6 <memset+0xa>
 8004ba4:	4770      	bx	lr
 8004ba6:	f803 1b01 	strb.w	r1, [r3], #1
 8004baa:	e7f9      	b.n	8004ba0 <memset+0x4>

08004bac <__errno>:
 8004bac:	4b01      	ldr	r3, [pc, #4]	@ (8004bb4 <__errno+0x8>)
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	20000108 	.word	0x20000108

08004bb8 <__libc_init_array>:
 8004bb8:	b570      	push	{r4, r5, r6, lr}
 8004bba:	2600      	movs	r6, #0
 8004bbc:	4d0c      	ldr	r5, [pc, #48]	@ (8004bf0 <__libc_init_array+0x38>)
 8004bbe:	4c0d      	ldr	r4, [pc, #52]	@ (8004bf4 <__libc_init_array+0x3c>)
 8004bc0:	1b64      	subs	r4, r4, r5
 8004bc2:	10a4      	asrs	r4, r4, #2
 8004bc4:	42a6      	cmp	r6, r4
 8004bc6:	d109      	bne.n	8004bdc <__libc_init_array+0x24>
 8004bc8:	f000 fc7e 	bl	80054c8 <_init>
 8004bcc:	2600      	movs	r6, #0
 8004bce:	4d0a      	ldr	r5, [pc, #40]	@ (8004bf8 <__libc_init_array+0x40>)
 8004bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8004bfc <__libc_init_array+0x44>)
 8004bd2:	1b64      	subs	r4, r4, r5
 8004bd4:	10a4      	asrs	r4, r4, #2
 8004bd6:	42a6      	cmp	r6, r4
 8004bd8:	d105      	bne.n	8004be6 <__libc_init_array+0x2e>
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be0:	4798      	blx	r3
 8004be2:	3601      	adds	r6, #1
 8004be4:	e7ee      	b.n	8004bc4 <__libc_init_array+0xc>
 8004be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bea:	4798      	blx	r3
 8004bec:	3601      	adds	r6, #1
 8004bee:	e7f2      	b.n	8004bd6 <__libc_init_array+0x1e>
 8004bf0:	08005884 	.word	0x08005884
 8004bf4:	08005884 	.word	0x08005884
 8004bf8:	08005884 	.word	0x08005884
 8004bfc:	08005888 	.word	0x08005888

08004c00 <__retarget_lock_acquire_recursive>:
 8004c00:	4770      	bx	lr

08004c02 <__retarget_lock_release_recursive>:
 8004c02:	4770      	bx	lr

08004c04 <strcpy>:
 8004c04:	4603      	mov	r3, r0
 8004c06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c0a:	f803 2b01 	strb.w	r2, [r3], #1
 8004c0e:	2a00      	cmp	r2, #0
 8004c10:	d1f9      	bne.n	8004c06 <strcpy+0x2>
 8004c12:	4770      	bx	lr

08004c14 <_free_r>:
 8004c14:	b538      	push	{r3, r4, r5, lr}
 8004c16:	4605      	mov	r5, r0
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	d040      	beq.n	8004c9e <_free_r+0x8a>
 8004c1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c20:	1f0c      	subs	r4, r1, #4
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	bfb8      	it	lt
 8004c26:	18e4      	addlt	r4, r4, r3
 8004c28:	f000 f8de 	bl	8004de8 <__malloc_lock>
 8004c2c:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca0 <_free_r+0x8c>)
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	b933      	cbnz	r3, 8004c40 <_free_r+0x2c>
 8004c32:	6063      	str	r3, [r4, #4]
 8004c34:	6014      	str	r4, [r2, #0]
 8004c36:	4628      	mov	r0, r5
 8004c38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c3c:	f000 b8da 	b.w	8004df4 <__malloc_unlock>
 8004c40:	42a3      	cmp	r3, r4
 8004c42:	d908      	bls.n	8004c56 <_free_r+0x42>
 8004c44:	6820      	ldr	r0, [r4, #0]
 8004c46:	1821      	adds	r1, r4, r0
 8004c48:	428b      	cmp	r3, r1
 8004c4a:	bf01      	itttt	eq
 8004c4c:	6819      	ldreq	r1, [r3, #0]
 8004c4e:	685b      	ldreq	r3, [r3, #4]
 8004c50:	1809      	addeq	r1, r1, r0
 8004c52:	6021      	streq	r1, [r4, #0]
 8004c54:	e7ed      	b.n	8004c32 <_free_r+0x1e>
 8004c56:	461a      	mov	r2, r3
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	b10b      	cbz	r3, 8004c60 <_free_r+0x4c>
 8004c5c:	42a3      	cmp	r3, r4
 8004c5e:	d9fa      	bls.n	8004c56 <_free_r+0x42>
 8004c60:	6811      	ldr	r1, [r2, #0]
 8004c62:	1850      	adds	r0, r2, r1
 8004c64:	42a0      	cmp	r0, r4
 8004c66:	d10b      	bne.n	8004c80 <_free_r+0x6c>
 8004c68:	6820      	ldr	r0, [r4, #0]
 8004c6a:	4401      	add	r1, r0
 8004c6c:	1850      	adds	r0, r2, r1
 8004c6e:	4283      	cmp	r3, r0
 8004c70:	6011      	str	r1, [r2, #0]
 8004c72:	d1e0      	bne.n	8004c36 <_free_r+0x22>
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	4408      	add	r0, r1
 8004c7a:	6010      	str	r0, [r2, #0]
 8004c7c:	6053      	str	r3, [r2, #4]
 8004c7e:	e7da      	b.n	8004c36 <_free_r+0x22>
 8004c80:	d902      	bls.n	8004c88 <_free_r+0x74>
 8004c82:	230c      	movs	r3, #12
 8004c84:	602b      	str	r3, [r5, #0]
 8004c86:	e7d6      	b.n	8004c36 <_free_r+0x22>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	1821      	adds	r1, r4, r0
 8004c8c:	428b      	cmp	r3, r1
 8004c8e:	bf01      	itttt	eq
 8004c90:	6819      	ldreq	r1, [r3, #0]
 8004c92:	685b      	ldreq	r3, [r3, #4]
 8004c94:	1809      	addeq	r1, r1, r0
 8004c96:	6021      	streq	r1, [r4, #0]
 8004c98:	6063      	str	r3, [r4, #4]
 8004c9a:	6054      	str	r4, [r2, #4]
 8004c9c:	e7cb      	b.n	8004c36 <_free_r+0x22>
 8004c9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ca0:	200004d4 	.word	0x200004d4

08004ca4 <sbrk_aligned>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8004ce4 <sbrk_aligned+0x40>)
 8004ca8:	460c      	mov	r4, r1
 8004caa:	6831      	ldr	r1, [r6, #0]
 8004cac:	4605      	mov	r5, r0
 8004cae:	b911      	cbnz	r1, 8004cb6 <sbrk_aligned+0x12>
 8004cb0:	f000 fba8 	bl	8005404 <_sbrk_r>
 8004cb4:	6030      	str	r0, [r6, #0]
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	4628      	mov	r0, r5
 8004cba:	f000 fba3 	bl	8005404 <_sbrk_r>
 8004cbe:	1c43      	adds	r3, r0, #1
 8004cc0:	d103      	bne.n	8004cca <sbrk_aligned+0x26>
 8004cc2:	f04f 34ff 	mov.w	r4, #4294967295
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	bd70      	pop	{r4, r5, r6, pc}
 8004cca:	1cc4      	adds	r4, r0, #3
 8004ccc:	f024 0403 	bic.w	r4, r4, #3
 8004cd0:	42a0      	cmp	r0, r4
 8004cd2:	d0f8      	beq.n	8004cc6 <sbrk_aligned+0x22>
 8004cd4:	1a21      	subs	r1, r4, r0
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f000 fb94 	bl	8005404 <_sbrk_r>
 8004cdc:	3001      	adds	r0, #1
 8004cde:	d1f2      	bne.n	8004cc6 <sbrk_aligned+0x22>
 8004ce0:	e7ef      	b.n	8004cc2 <sbrk_aligned+0x1e>
 8004ce2:	bf00      	nop
 8004ce4:	200004d0 	.word	0x200004d0

08004ce8 <_malloc_r>:
 8004ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cec:	1ccd      	adds	r5, r1, #3
 8004cee:	f025 0503 	bic.w	r5, r5, #3
 8004cf2:	3508      	adds	r5, #8
 8004cf4:	2d0c      	cmp	r5, #12
 8004cf6:	bf38      	it	cc
 8004cf8:	250c      	movcc	r5, #12
 8004cfa:	2d00      	cmp	r5, #0
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	db01      	blt.n	8004d04 <_malloc_r+0x1c>
 8004d00:	42a9      	cmp	r1, r5
 8004d02:	d904      	bls.n	8004d0e <_malloc_r+0x26>
 8004d04:	230c      	movs	r3, #12
 8004d06:	6033      	str	r3, [r6, #0]
 8004d08:	2000      	movs	r0, #0
 8004d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004de4 <_malloc_r+0xfc>
 8004d12:	f000 f869 	bl	8004de8 <__malloc_lock>
 8004d16:	f8d8 3000 	ldr.w	r3, [r8]
 8004d1a:	461c      	mov	r4, r3
 8004d1c:	bb44      	cbnz	r4, 8004d70 <_malloc_r+0x88>
 8004d1e:	4629      	mov	r1, r5
 8004d20:	4630      	mov	r0, r6
 8004d22:	f7ff ffbf 	bl	8004ca4 <sbrk_aligned>
 8004d26:	1c43      	adds	r3, r0, #1
 8004d28:	4604      	mov	r4, r0
 8004d2a:	d158      	bne.n	8004dde <_malloc_r+0xf6>
 8004d2c:	f8d8 4000 	ldr.w	r4, [r8]
 8004d30:	4627      	mov	r7, r4
 8004d32:	2f00      	cmp	r7, #0
 8004d34:	d143      	bne.n	8004dbe <_malloc_r+0xd6>
 8004d36:	2c00      	cmp	r4, #0
 8004d38:	d04b      	beq.n	8004dd2 <_malloc_r+0xea>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	4639      	mov	r1, r7
 8004d3e:	4630      	mov	r0, r6
 8004d40:	eb04 0903 	add.w	r9, r4, r3
 8004d44:	f000 fb5e 	bl	8005404 <_sbrk_r>
 8004d48:	4581      	cmp	r9, r0
 8004d4a:	d142      	bne.n	8004dd2 <_malloc_r+0xea>
 8004d4c:	6821      	ldr	r1, [r4, #0]
 8004d4e:	4630      	mov	r0, r6
 8004d50:	1a6d      	subs	r5, r5, r1
 8004d52:	4629      	mov	r1, r5
 8004d54:	f7ff ffa6 	bl	8004ca4 <sbrk_aligned>
 8004d58:	3001      	adds	r0, #1
 8004d5a:	d03a      	beq.n	8004dd2 <_malloc_r+0xea>
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	442b      	add	r3, r5
 8004d60:	6023      	str	r3, [r4, #0]
 8004d62:	f8d8 3000 	ldr.w	r3, [r8]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	bb62      	cbnz	r2, 8004dc4 <_malloc_r+0xdc>
 8004d6a:	f8c8 7000 	str.w	r7, [r8]
 8004d6e:	e00f      	b.n	8004d90 <_malloc_r+0xa8>
 8004d70:	6822      	ldr	r2, [r4, #0]
 8004d72:	1b52      	subs	r2, r2, r5
 8004d74:	d420      	bmi.n	8004db8 <_malloc_r+0xd0>
 8004d76:	2a0b      	cmp	r2, #11
 8004d78:	d917      	bls.n	8004daa <_malloc_r+0xc2>
 8004d7a:	1961      	adds	r1, r4, r5
 8004d7c:	42a3      	cmp	r3, r4
 8004d7e:	6025      	str	r5, [r4, #0]
 8004d80:	bf18      	it	ne
 8004d82:	6059      	strne	r1, [r3, #4]
 8004d84:	6863      	ldr	r3, [r4, #4]
 8004d86:	bf08      	it	eq
 8004d88:	f8c8 1000 	streq.w	r1, [r8]
 8004d8c:	5162      	str	r2, [r4, r5]
 8004d8e:	604b      	str	r3, [r1, #4]
 8004d90:	4630      	mov	r0, r6
 8004d92:	f000 f82f 	bl	8004df4 <__malloc_unlock>
 8004d96:	f104 000b 	add.w	r0, r4, #11
 8004d9a:	1d23      	adds	r3, r4, #4
 8004d9c:	f020 0007 	bic.w	r0, r0, #7
 8004da0:	1ac2      	subs	r2, r0, r3
 8004da2:	bf1c      	itt	ne
 8004da4:	1a1b      	subne	r3, r3, r0
 8004da6:	50a3      	strne	r3, [r4, r2]
 8004da8:	e7af      	b.n	8004d0a <_malloc_r+0x22>
 8004daa:	6862      	ldr	r2, [r4, #4]
 8004dac:	42a3      	cmp	r3, r4
 8004dae:	bf0c      	ite	eq
 8004db0:	f8c8 2000 	streq.w	r2, [r8]
 8004db4:	605a      	strne	r2, [r3, #4]
 8004db6:	e7eb      	b.n	8004d90 <_malloc_r+0xa8>
 8004db8:	4623      	mov	r3, r4
 8004dba:	6864      	ldr	r4, [r4, #4]
 8004dbc:	e7ae      	b.n	8004d1c <_malloc_r+0x34>
 8004dbe:	463c      	mov	r4, r7
 8004dc0:	687f      	ldr	r7, [r7, #4]
 8004dc2:	e7b6      	b.n	8004d32 <_malloc_r+0x4a>
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	42a3      	cmp	r3, r4
 8004dca:	d1fb      	bne.n	8004dc4 <_malloc_r+0xdc>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	6053      	str	r3, [r2, #4]
 8004dd0:	e7de      	b.n	8004d90 <_malloc_r+0xa8>
 8004dd2:	230c      	movs	r3, #12
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	6033      	str	r3, [r6, #0]
 8004dd8:	f000 f80c 	bl	8004df4 <__malloc_unlock>
 8004ddc:	e794      	b.n	8004d08 <_malloc_r+0x20>
 8004dde:	6005      	str	r5, [r0, #0]
 8004de0:	e7d6      	b.n	8004d90 <_malloc_r+0xa8>
 8004de2:	bf00      	nop
 8004de4:	200004d4 	.word	0x200004d4

08004de8 <__malloc_lock>:
 8004de8:	4801      	ldr	r0, [pc, #4]	@ (8004df0 <__malloc_lock+0x8>)
 8004dea:	f7ff bf09 	b.w	8004c00 <__retarget_lock_acquire_recursive>
 8004dee:	bf00      	nop
 8004df0:	200004cc 	.word	0x200004cc

08004df4 <__malloc_unlock>:
 8004df4:	4801      	ldr	r0, [pc, #4]	@ (8004dfc <__malloc_unlock+0x8>)
 8004df6:	f7ff bf04 	b.w	8004c02 <__retarget_lock_release_recursive>
 8004dfa:	bf00      	nop
 8004dfc:	200004cc 	.word	0x200004cc

08004e00 <__ssputs_r>:
 8004e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e04:	461f      	mov	r7, r3
 8004e06:	688e      	ldr	r6, [r1, #8]
 8004e08:	4682      	mov	sl, r0
 8004e0a:	42be      	cmp	r6, r7
 8004e0c:	460c      	mov	r4, r1
 8004e0e:	4690      	mov	r8, r2
 8004e10:	680b      	ldr	r3, [r1, #0]
 8004e12:	d82d      	bhi.n	8004e70 <__ssputs_r+0x70>
 8004e14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004e1c:	d026      	beq.n	8004e6c <__ssputs_r+0x6c>
 8004e1e:	6965      	ldr	r5, [r4, #20]
 8004e20:	6909      	ldr	r1, [r1, #16]
 8004e22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e26:	eba3 0901 	sub.w	r9, r3, r1
 8004e2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e2e:	1c7b      	adds	r3, r7, #1
 8004e30:	444b      	add	r3, r9
 8004e32:	106d      	asrs	r5, r5, #1
 8004e34:	429d      	cmp	r5, r3
 8004e36:	bf38      	it	cc
 8004e38:	461d      	movcc	r5, r3
 8004e3a:	0553      	lsls	r3, r2, #21
 8004e3c:	d527      	bpl.n	8004e8e <__ssputs_r+0x8e>
 8004e3e:	4629      	mov	r1, r5
 8004e40:	f7ff ff52 	bl	8004ce8 <_malloc_r>
 8004e44:	4606      	mov	r6, r0
 8004e46:	b360      	cbz	r0, 8004ea2 <__ssputs_r+0xa2>
 8004e48:	464a      	mov	r2, r9
 8004e4a:	6921      	ldr	r1, [r4, #16]
 8004e4c:	f000 faf8 	bl	8005440 <memcpy>
 8004e50:	89a3      	ldrh	r3, [r4, #12]
 8004e52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e5a:	81a3      	strh	r3, [r4, #12]
 8004e5c:	6126      	str	r6, [r4, #16]
 8004e5e:	444e      	add	r6, r9
 8004e60:	6026      	str	r6, [r4, #0]
 8004e62:	463e      	mov	r6, r7
 8004e64:	6165      	str	r5, [r4, #20]
 8004e66:	eba5 0509 	sub.w	r5, r5, r9
 8004e6a:	60a5      	str	r5, [r4, #8]
 8004e6c:	42be      	cmp	r6, r7
 8004e6e:	d900      	bls.n	8004e72 <__ssputs_r+0x72>
 8004e70:	463e      	mov	r6, r7
 8004e72:	4632      	mov	r2, r6
 8004e74:	4641      	mov	r1, r8
 8004e76:	6820      	ldr	r0, [r4, #0]
 8004e78:	f000 faaa 	bl	80053d0 <memmove>
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	68a3      	ldr	r3, [r4, #8]
 8004e80:	1b9b      	subs	r3, r3, r6
 8004e82:	60a3      	str	r3, [r4, #8]
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	4433      	add	r3, r6
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e8e:	462a      	mov	r2, r5
 8004e90:	f000 fae4 	bl	800545c <_realloc_r>
 8004e94:	4606      	mov	r6, r0
 8004e96:	2800      	cmp	r0, #0
 8004e98:	d1e0      	bne.n	8004e5c <__ssputs_r+0x5c>
 8004e9a:	4650      	mov	r0, sl
 8004e9c:	6921      	ldr	r1, [r4, #16]
 8004e9e:	f7ff feb9 	bl	8004c14 <_free_r>
 8004ea2:	230c      	movs	r3, #12
 8004ea4:	f8ca 3000 	str.w	r3, [sl]
 8004ea8:	89a3      	ldrh	r3, [r4, #12]
 8004eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8004eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eb2:	81a3      	strh	r3, [r4, #12]
 8004eb4:	e7e9      	b.n	8004e8a <__ssputs_r+0x8a>
	...

08004eb8 <_svfiprintf_r>:
 8004eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ebc:	4698      	mov	r8, r3
 8004ebe:	898b      	ldrh	r3, [r1, #12]
 8004ec0:	4607      	mov	r7, r0
 8004ec2:	061b      	lsls	r3, r3, #24
 8004ec4:	460d      	mov	r5, r1
 8004ec6:	4614      	mov	r4, r2
 8004ec8:	b09d      	sub	sp, #116	@ 0x74
 8004eca:	d510      	bpl.n	8004eee <_svfiprintf_r+0x36>
 8004ecc:	690b      	ldr	r3, [r1, #16]
 8004ece:	b973      	cbnz	r3, 8004eee <_svfiprintf_r+0x36>
 8004ed0:	2140      	movs	r1, #64	@ 0x40
 8004ed2:	f7ff ff09 	bl	8004ce8 <_malloc_r>
 8004ed6:	6028      	str	r0, [r5, #0]
 8004ed8:	6128      	str	r0, [r5, #16]
 8004eda:	b930      	cbnz	r0, 8004eea <_svfiprintf_r+0x32>
 8004edc:	230c      	movs	r3, #12
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee4:	b01d      	add	sp, #116	@ 0x74
 8004ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eea:	2340      	movs	r3, #64	@ 0x40
 8004eec:	616b      	str	r3, [r5, #20]
 8004eee:	2300      	movs	r3, #0
 8004ef0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ef2:	2320      	movs	r3, #32
 8004ef4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ef8:	2330      	movs	r3, #48	@ 0x30
 8004efa:	f04f 0901 	mov.w	r9, #1
 8004efe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f02:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800509c <_svfiprintf_r+0x1e4>
 8004f06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f0a:	4623      	mov	r3, r4
 8004f0c:	469a      	mov	sl, r3
 8004f0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f12:	b10a      	cbz	r2, 8004f18 <_svfiprintf_r+0x60>
 8004f14:	2a25      	cmp	r2, #37	@ 0x25
 8004f16:	d1f9      	bne.n	8004f0c <_svfiprintf_r+0x54>
 8004f18:	ebba 0b04 	subs.w	fp, sl, r4
 8004f1c:	d00b      	beq.n	8004f36 <_svfiprintf_r+0x7e>
 8004f1e:	465b      	mov	r3, fp
 8004f20:	4622      	mov	r2, r4
 8004f22:	4629      	mov	r1, r5
 8004f24:	4638      	mov	r0, r7
 8004f26:	f7ff ff6b 	bl	8004e00 <__ssputs_r>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f000 80a7 	beq.w	800507e <_svfiprintf_r+0x1c6>
 8004f30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f32:	445a      	add	r2, fp
 8004f34:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f36:	f89a 3000 	ldrb.w	r3, [sl]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f000 809f 	beq.w	800507e <_svfiprintf_r+0x1c6>
 8004f40:	2300      	movs	r3, #0
 8004f42:	f04f 32ff 	mov.w	r2, #4294967295
 8004f46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f4a:	f10a 0a01 	add.w	sl, sl, #1
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	9307      	str	r3, [sp, #28]
 8004f52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f56:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f58:	4654      	mov	r4, sl
 8004f5a:	2205      	movs	r2, #5
 8004f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f60:	484e      	ldr	r0, [pc, #312]	@ (800509c <_svfiprintf_r+0x1e4>)
 8004f62:	f000 fa5f 	bl	8005424 <memchr>
 8004f66:	9a04      	ldr	r2, [sp, #16]
 8004f68:	b9d8      	cbnz	r0, 8004fa2 <_svfiprintf_r+0xea>
 8004f6a:	06d0      	lsls	r0, r2, #27
 8004f6c:	bf44      	itt	mi
 8004f6e:	2320      	movmi	r3, #32
 8004f70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f74:	0711      	lsls	r1, r2, #28
 8004f76:	bf44      	itt	mi
 8004f78:	232b      	movmi	r3, #43	@ 0x2b
 8004f7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004f82:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f84:	d015      	beq.n	8004fb2 <_svfiprintf_r+0xfa>
 8004f86:	4654      	mov	r4, sl
 8004f88:	2000      	movs	r0, #0
 8004f8a:	f04f 0c0a 	mov.w	ip, #10
 8004f8e:	9a07      	ldr	r2, [sp, #28]
 8004f90:	4621      	mov	r1, r4
 8004f92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f96:	3b30      	subs	r3, #48	@ 0x30
 8004f98:	2b09      	cmp	r3, #9
 8004f9a:	d94b      	bls.n	8005034 <_svfiprintf_r+0x17c>
 8004f9c:	b1b0      	cbz	r0, 8004fcc <_svfiprintf_r+0x114>
 8004f9e:	9207      	str	r2, [sp, #28]
 8004fa0:	e014      	b.n	8004fcc <_svfiprintf_r+0x114>
 8004fa2:	eba0 0308 	sub.w	r3, r0, r8
 8004fa6:	fa09 f303 	lsl.w	r3, r9, r3
 8004faa:	4313      	orrs	r3, r2
 8004fac:	46a2      	mov	sl, r4
 8004fae:	9304      	str	r3, [sp, #16]
 8004fb0:	e7d2      	b.n	8004f58 <_svfiprintf_r+0xa0>
 8004fb2:	9b03      	ldr	r3, [sp, #12]
 8004fb4:	1d19      	adds	r1, r3, #4
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	9103      	str	r1, [sp, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	bfbb      	ittet	lt
 8004fbe:	425b      	neglt	r3, r3
 8004fc0:	f042 0202 	orrlt.w	r2, r2, #2
 8004fc4:	9307      	strge	r3, [sp, #28]
 8004fc6:	9307      	strlt	r3, [sp, #28]
 8004fc8:	bfb8      	it	lt
 8004fca:	9204      	strlt	r2, [sp, #16]
 8004fcc:	7823      	ldrb	r3, [r4, #0]
 8004fce:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fd0:	d10a      	bne.n	8004fe8 <_svfiprintf_r+0x130>
 8004fd2:	7863      	ldrb	r3, [r4, #1]
 8004fd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fd6:	d132      	bne.n	800503e <_svfiprintf_r+0x186>
 8004fd8:	9b03      	ldr	r3, [sp, #12]
 8004fda:	3402      	adds	r4, #2
 8004fdc:	1d1a      	adds	r2, r3, #4
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	9203      	str	r2, [sp, #12]
 8004fe2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fe6:	9305      	str	r3, [sp, #20]
 8004fe8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80050a0 <_svfiprintf_r+0x1e8>
 8004fec:	2203      	movs	r2, #3
 8004fee:	4650      	mov	r0, sl
 8004ff0:	7821      	ldrb	r1, [r4, #0]
 8004ff2:	f000 fa17 	bl	8005424 <memchr>
 8004ff6:	b138      	cbz	r0, 8005008 <_svfiprintf_r+0x150>
 8004ff8:	2240      	movs	r2, #64	@ 0x40
 8004ffa:	9b04      	ldr	r3, [sp, #16]
 8004ffc:	eba0 000a 	sub.w	r0, r0, sl
 8005000:	4082      	lsls	r2, r0
 8005002:	4313      	orrs	r3, r2
 8005004:	3401      	adds	r4, #1
 8005006:	9304      	str	r3, [sp, #16]
 8005008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800500c:	2206      	movs	r2, #6
 800500e:	4825      	ldr	r0, [pc, #148]	@ (80050a4 <_svfiprintf_r+0x1ec>)
 8005010:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005014:	f000 fa06 	bl	8005424 <memchr>
 8005018:	2800      	cmp	r0, #0
 800501a:	d036      	beq.n	800508a <_svfiprintf_r+0x1d2>
 800501c:	4b22      	ldr	r3, [pc, #136]	@ (80050a8 <_svfiprintf_r+0x1f0>)
 800501e:	bb1b      	cbnz	r3, 8005068 <_svfiprintf_r+0x1b0>
 8005020:	9b03      	ldr	r3, [sp, #12]
 8005022:	3307      	adds	r3, #7
 8005024:	f023 0307 	bic.w	r3, r3, #7
 8005028:	3308      	adds	r3, #8
 800502a:	9303      	str	r3, [sp, #12]
 800502c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800502e:	4433      	add	r3, r6
 8005030:	9309      	str	r3, [sp, #36]	@ 0x24
 8005032:	e76a      	b.n	8004f0a <_svfiprintf_r+0x52>
 8005034:	460c      	mov	r4, r1
 8005036:	2001      	movs	r0, #1
 8005038:	fb0c 3202 	mla	r2, ip, r2, r3
 800503c:	e7a8      	b.n	8004f90 <_svfiprintf_r+0xd8>
 800503e:	2300      	movs	r3, #0
 8005040:	f04f 0c0a 	mov.w	ip, #10
 8005044:	4619      	mov	r1, r3
 8005046:	3401      	adds	r4, #1
 8005048:	9305      	str	r3, [sp, #20]
 800504a:	4620      	mov	r0, r4
 800504c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005050:	3a30      	subs	r2, #48	@ 0x30
 8005052:	2a09      	cmp	r2, #9
 8005054:	d903      	bls.n	800505e <_svfiprintf_r+0x1a6>
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0c6      	beq.n	8004fe8 <_svfiprintf_r+0x130>
 800505a:	9105      	str	r1, [sp, #20]
 800505c:	e7c4      	b.n	8004fe8 <_svfiprintf_r+0x130>
 800505e:	4604      	mov	r4, r0
 8005060:	2301      	movs	r3, #1
 8005062:	fb0c 2101 	mla	r1, ip, r1, r2
 8005066:	e7f0      	b.n	800504a <_svfiprintf_r+0x192>
 8005068:	ab03      	add	r3, sp, #12
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	462a      	mov	r2, r5
 800506e:	4638      	mov	r0, r7
 8005070:	4b0e      	ldr	r3, [pc, #56]	@ (80050ac <_svfiprintf_r+0x1f4>)
 8005072:	a904      	add	r1, sp, #16
 8005074:	f3af 8000 	nop.w
 8005078:	1c42      	adds	r2, r0, #1
 800507a:	4606      	mov	r6, r0
 800507c:	d1d6      	bne.n	800502c <_svfiprintf_r+0x174>
 800507e:	89ab      	ldrh	r3, [r5, #12]
 8005080:	065b      	lsls	r3, r3, #25
 8005082:	f53f af2d 	bmi.w	8004ee0 <_svfiprintf_r+0x28>
 8005086:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005088:	e72c      	b.n	8004ee4 <_svfiprintf_r+0x2c>
 800508a:	ab03      	add	r3, sp, #12
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	462a      	mov	r2, r5
 8005090:	4638      	mov	r0, r7
 8005092:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <_svfiprintf_r+0x1f4>)
 8005094:	a904      	add	r1, sp, #16
 8005096:	f000 f87d 	bl	8005194 <_printf_i>
 800509a:	e7ed      	b.n	8005078 <_svfiprintf_r+0x1c0>
 800509c:	08005846 	.word	0x08005846
 80050a0:	0800584c 	.word	0x0800584c
 80050a4:	08005850 	.word	0x08005850
 80050a8:	00000000 	.word	0x00000000
 80050ac:	08004e01 	.word	0x08004e01

080050b0 <_printf_common>:
 80050b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b4:	4616      	mov	r6, r2
 80050b6:	4698      	mov	r8, r3
 80050b8:	688a      	ldr	r2, [r1, #8]
 80050ba:	690b      	ldr	r3, [r1, #16]
 80050bc:	4607      	mov	r7, r0
 80050be:	4293      	cmp	r3, r2
 80050c0:	bfb8      	it	lt
 80050c2:	4613      	movlt	r3, r2
 80050c4:	6033      	str	r3, [r6, #0]
 80050c6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050ca:	460c      	mov	r4, r1
 80050cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050d0:	b10a      	cbz	r2, 80050d6 <_printf_common+0x26>
 80050d2:	3301      	adds	r3, #1
 80050d4:	6033      	str	r3, [r6, #0]
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	0699      	lsls	r1, r3, #26
 80050da:	bf42      	ittt	mi
 80050dc:	6833      	ldrmi	r3, [r6, #0]
 80050de:	3302      	addmi	r3, #2
 80050e0:	6033      	strmi	r3, [r6, #0]
 80050e2:	6825      	ldr	r5, [r4, #0]
 80050e4:	f015 0506 	ands.w	r5, r5, #6
 80050e8:	d106      	bne.n	80050f8 <_printf_common+0x48>
 80050ea:	f104 0a19 	add.w	sl, r4, #25
 80050ee:	68e3      	ldr	r3, [r4, #12]
 80050f0:	6832      	ldr	r2, [r6, #0]
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	42ab      	cmp	r3, r5
 80050f6:	dc2b      	bgt.n	8005150 <_printf_common+0xa0>
 80050f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050fc:	6822      	ldr	r2, [r4, #0]
 80050fe:	3b00      	subs	r3, #0
 8005100:	bf18      	it	ne
 8005102:	2301      	movne	r3, #1
 8005104:	0692      	lsls	r2, r2, #26
 8005106:	d430      	bmi.n	800516a <_printf_common+0xba>
 8005108:	4641      	mov	r1, r8
 800510a:	4638      	mov	r0, r7
 800510c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005110:	47c8      	blx	r9
 8005112:	3001      	adds	r0, #1
 8005114:	d023      	beq.n	800515e <_printf_common+0xae>
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	6922      	ldr	r2, [r4, #16]
 800511a:	f003 0306 	and.w	r3, r3, #6
 800511e:	2b04      	cmp	r3, #4
 8005120:	bf14      	ite	ne
 8005122:	2500      	movne	r5, #0
 8005124:	6833      	ldreq	r3, [r6, #0]
 8005126:	f04f 0600 	mov.w	r6, #0
 800512a:	bf08      	it	eq
 800512c:	68e5      	ldreq	r5, [r4, #12]
 800512e:	f104 041a 	add.w	r4, r4, #26
 8005132:	bf08      	it	eq
 8005134:	1aed      	subeq	r5, r5, r3
 8005136:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800513a:	bf08      	it	eq
 800513c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005140:	4293      	cmp	r3, r2
 8005142:	bfc4      	itt	gt
 8005144:	1a9b      	subgt	r3, r3, r2
 8005146:	18ed      	addgt	r5, r5, r3
 8005148:	42b5      	cmp	r5, r6
 800514a:	d11a      	bne.n	8005182 <_printf_common+0xd2>
 800514c:	2000      	movs	r0, #0
 800514e:	e008      	b.n	8005162 <_printf_common+0xb2>
 8005150:	2301      	movs	r3, #1
 8005152:	4652      	mov	r2, sl
 8005154:	4641      	mov	r1, r8
 8005156:	4638      	mov	r0, r7
 8005158:	47c8      	blx	r9
 800515a:	3001      	adds	r0, #1
 800515c:	d103      	bne.n	8005166 <_printf_common+0xb6>
 800515e:	f04f 30ff 	mov.w	r0, #4294967295
 8005162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005166:	3501      	adds	r5, #1
 8005168:	e7c1      	b.n	80050ee <_printf_common+0x3e>
 800516a:	2030      	movs	r0, #48	@ 0x30
 800516c:	18e1      	adds	r1, r4, r3
 800516e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005178:	4422      	add	r2, r4
 800517a:	3302      	adds	r3, #2
 800517c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005180:	e7c2      	b.n	8005108 <_printf_common+0x58>
 8005182:	2301      	movs	r3, #1
 8005184:	4622      	mov	r2, r4
 8005186:	4641      	mov	r1, r8
 8005188:	4638      	mov	r0, r7
 800518a:	47c8      	blx	r9
 800518c:	3001      	adds	r0, #1
 800518e:	d0e6      	beq.n	800515e <_printf_common+0xae>
 8005190:	3601      	adds	r6, #1
 8005192:	e7d9      	b.n	8005148 <_printf_common+0x98>

08005194 <_printf_i>:
 8005194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005198:	7e0f      	ldrb	r7, [r1, #24]
 800519a:	4691      	mov	r9, r2
 800519c:	2f78      	cmp	r7, #120	@ 0x78
 800519e:	4680      	mov	r8, r0
 80051a0:	460c      	mov	r4, r1
 80051a2:	469a      	mov	sl, r3
 80051a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051aa:	d807      	bhi.n	80051bc <_printf_i+0x28>
 80051ac:	2f62      	cmp	r7, #98	@ 0x62
 80051ae:	d80a      	bhi.n	80051c6 <_printf_i+0x32>
 80051b0:	2f00      	cmp	r7, #0
 80051b2:	f000 80d1 	beq.w	8005358 <_printf_i+0x1c4>
 80051b6:	2f58      	cmp	r7, #88	@ 0x58
 80051b8:	f000 80b8 	beq.w	800532c <_printf_i+0x198>
 80051bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051c4:	e03a      	b.n	800523c <_printf_i+0xa8>
 80051c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051ca:	2b15      	cmp	r3, #21
 80051cc:	d8f6      	bhi.n	80051bc <_printf_i+0x28>
 80051ce:	a101      	add	r1, pc, #4	@ (adr r1, 80051d4 <_printf_i+0x40>)
 80051d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051d4:	0800522d 	.word	0x0800522d
 80051d8:	08005241 	.word	0x08005241
 80051dc:	080051bd 	.word	0x080051bd
 80051e0:	080051bd 	.word	0x080051bd
 80051e4:	080051bd 	.word	0x080051bd
 80051e8:	080051bd 	.word	0x080051bd
 80051ec:	08005241 	.word	0x08005241
 80051f0:	080051bd 	.word	0x080051bd
 80051f4:	080051bd 	.word	0x080051bd
 80051f8:	080051bd 	.word	0x080051bd
 80051fc:	080051bd 	.word	0x080051bd
 8005200:	0800533f 	.word	0x0800533f
 8005204:	0800526b 	.word	0x0800526b
 8005208:	080052f9 	.word	0x080052f9
 800520c:	080051bd 	.word	0x080051bd
 8005210:	080051bd 	.word	0x080051bd
 8005214:	08005361 	.word	0x08005361
 8005218:	080051bd 	.word	0x080051bd
 800521c:	0800526b 	.word	0x0800526b
 8005220:	080051bd 	.word	0x080051bd
 8005224:	080051bd 	.word	0x080051bd
 8005228:	08005301 	.word	0x08005301
 800522c:	6833      	ldr	r3, [r6, #0]
 800522e:	1d1a      	adds	r2, r3, #4
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6032      	str	r2, [r6, #0]
 8005234:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005238:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800523c:	2301      	movs	r3, #1
 800523e:	e09c      	b.n	800537a <_printf_i+0x1e6>
 8005240:	6833      	ldr	r3, [r6, #0]
 8005242:	6820      	ldr	r0, [r4, #0]
 8005244:	1d19      	adds	r1, r3, #4
 8005246:	6031      	str	r1, [r6, #0]
 8005248:	0606      	lsls	r6, r0, #24
 800524a:	d501      	bpl.n	8005250 <_printf_i+0xbc>
 800524c:	681d      	ldr	r5, [r3, #0]
 800524e:	e003      	b.n	8005258 <_printf_i+0xc4>
 8005250:	0645      	lsls	r5, r0, #25
 8005252:	d5fb      	bpl.n	800524c <_printf_i+0xb8>
 8005254:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005258:	2d00      	cmp	r5, #0
 800525a:	da03      	bge.n	8005264 <_printf_i+0xd0>
 800525c:	232d      	movs	r3, #45	@ 0x2d
 800525e:	426d      	negs	r5, r5
 8005260:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005264:	230a      	movs	r3, #10
 8005266:	4858      	ldr	r0, [pc, #352]	@ (80053c8 <_printf_i+0x234>)
 8005268:	e011      	b.n	800528e <_printf_i+0xfa>
 800526a:	6821      	ldr	r1, [r4, #0]
 800526c:	6833      	ldr	r3, [r6, #0]
 800526e:	0608      	lsls	r0, r1, #24
 8005270:	f853 5b04 	ldr.w	r5, [r3], #4
 8005274:	d402      	bmi.n	800527c <_printf_i+0xe8>
 8005276:	0649      	lsls	r1, r1, #25
 8005278:	bf48      	it	mi
 800527a:	b2ad      	uxthmi	r5, r5
 800527c:	2f6f      	cmp	r7, #111	@ 0x6f
 800527e:	6033      	str	r3, [r6, #0]
 8005280:	bf14      	ite	ne
 8005282:	230a      	movne	r3, #10
 8005284:	2308      	moveq	r3, #8
 8005286:	4850      	ldr	r0, [pc, #320]	@ (80053c8 <_printf_i+0x234>)
 8005288:	2100      	movs	r1, #0
 800528a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800528e:	6866      	ldr	r6, [r4, #4]
 8005290:	2e00      	cmp	r6, #0
 8005292:	60a6      	str	r6, [r4, #8]
 8005294:	db05      	blt.n	80052a2 <_printf_i+0x10e>
 8005296:	6821      	ldr	r1, [r4, #0]
 8005298:	432e      	orrs	r6, r5
 800529a:	f021 0104 	bic.w	r1, r1, #4
 800529e:	6021      	str	r1, [r4, #0]
 80052a0:	d04b      	beq.n	800533a <_printf_i+0x1a6>
 80052a2:	4616      	mov	r6, r2
 80052a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80052a8:	fb03 5711 	mls	r7, r3, r1, r5
 80052ac:	5dc7      	ldrb	r7, [r0, r7]
 80052ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052b2:	462f      	mov	r7, r5
 80052b4:	42bb      	cmp	r3, r7
 80052b6:	460d      	mov	r5, r1
 80052b8:	d9f4      	bls.n	80052a4 <_printf_i+0x110>
 80052ba:	2b08      	cmp	r3, #8
 80052bc:	d10b      	bne.n	80052d6 <_printf_i+0x142>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	07df      	lsls	r7, r3, #31
 80052c2:	d508      	bpl.n	80052d6 <_printf_i+0x142>
 80052c4:	6923      	ldr	r3, [r4, #16]
 80052c6:	6861      	ldr	r1, [r4, #4]
 80052c8:	4299      	cmp	r1, r3
 80052ca:	bfde      	ittt	le
 80052cc:	2330      	movle	r3, #48	@ 0x30
 80052ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052d6:	1b92      	subs	r2, r2, r6
 80052d8:	6122      	str	r2, [r4, #16]
 80052da:	464b      	mov	r3, r9
 80052dc:	4621      	mov	r1, r4
 80052de:	4640      	mov	r0, r8
 80052e0:	f8cd a000 	str.w	sl, [sp]
 80052e4:	aa03      	add	r2, sp, #12
 80052e6:	f7ff fee3 	bl	80050b0 <_printf_common>
 80052ea:	3001      	adds	r0, #1
 80052ec:	d14a      	bne.n	8005384 <_printf_i+0x1f0>
 80052ee:	f04f 30ff 	mov.w	r0, #4294967295
 80052f2:	b004      	add	sp, #16
 80052f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f043 0320 	orr.w	r3, r3, #32
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	2778      	movs	r7, #120	@ 0x78
 8005302:	4832      	ldr	r0, [pc, #200]	@ (80053cc <_printf_i+0x238>)
 8005304:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	6831      	ldr	r1, [r6, #0]
 800530c:	061f      	lsls	r7, r3, #24
 800530e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005312:	d402      	bmi.n	800531a <_printf_i+0x186>
 8005314:	065f      	lsls	r7, r3, #25
 8005316:	bf48      	it	mi
 8005318:	b2ad      	uxthmi	r5, r5
 800531a:	6031      	str	r1, [r6, #0]
 800531c:	07d9      	lsls	r1, r3, #31
 800531e:	bf44      	itt	mi
 8005320:	f043 0320 	orrmi.w	r3, r3, #32
 8005324:	6023      	strmi	r3, [r4, #0]
 8005326:	b11d      	cbz	r5, 8005330 <_printf_i+0x19c>
 8005328:	2310      	movs	r3, #16
 800532a:	e7ad      	b.n	8005288 <_printf_i+0xf4>
 800532c:	4826      	ldr	r0, [pc, #152]	@ (80053c8 <_printf_i+0x234>)
 800532e:	e7e9      	b.n	8005304 <_printf_i+0x170>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	f023 0320 	bic.w	r3, r3, #32
 8005336:	6023      	str	r3, [r4, #0]
 8005338:	e7f6      	b.n	8005328 <_printf_i+0x194>
 800533a:	4616      	mov	r6, r2
 800533c:	e7bd      	b.n	80052ba <_printf_i+0x126>
 800533e:	6833      	ldr	r3, [r6, #0]
 8005340:	6825      	ldr	r5, [r4, #0]
 8005342:	1d18      	adds	r0, r3, #4
 8005344:	6961      	ldr	r1, [r4, #20]
 8005346:	6030      	str	r0, [r6, #0]
 8005348:	062e      	lsls	r6, r5, #24
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	d501      	bpl.n	8005352 <_printf_i+0x1be>
 800534e:	6019      	str	r1, [r3, #0]
 8005350:	e002      	b.n	8005358 <_printf_i+0x1c4>
 8005352:	0668      	lsls	r0, r5, #25
 8005354:	d5fb      	bpl.n	800534e <_printf_i+0x1ba>
 8005356:	8019      	strh	r1, [r3, #0]
 8005358:	2300      	movs	r3, #0
 800535a:	4616      	mov	r6, r2
 800535c:	6123      	str	r3, [r4, #16]
 800535e:	e7bc      	b.n	80052da <_printf_i+0x146>
 8005360:	6833      	ldr	r3, [r6, #0]
 8005362:	2100      	movs	r1, #0
 8005364:	1d1a      	adds	r2, r3, #4
 8005366:	6032      	str	r2, [r6, #0]
 8005368:	681e      	ldr	r6, [r3, #0]
 800536a:	6862      	ldr	r2, [r4, #4]
 800536c:	4630      	mov	r0, r6
 800536e:	f000 f859 	bl	8005424 <memchr>
 8005372:	b108      	cbz	r0, 8005378 <_printf_i+0x1e4>
 8005374:	1b80      	subs	r0, r0, r6
 8005376:	6060      	str	r0, [r4, #4]
 8005378:	6863      	ldr	r3, [r4, #4]
 800537a:	6123      	str	r3, [r4, #16]
 800537c:	2300      	movs	r3, #0
 800537e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005382:	e7aa      	b.n	80052da <_printf_i+0x146>
 8005384:	4632      	mov	r2, r6
 8005386:	4649      	mov	r1, r9
 8005388:	4640      	mov	r0, r8
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	47d0      	blx	sl
 800538e:	3001      	adds	r0, #1
 8005390:	d0ad      	beq.n	80052ee <_printf_i+0x15a>
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	079b      	lsls	r3, r3, #30
 8005396:	d413      	bmi.n	80053c0 <_printf_i+0x22c>
 8005398:	68e0      	ldr	r0, [r4, #12]
 800539a:	9b03      	ldr	r3, [sp, #12]
 800539c:	4298      	cmp	r0, r3
 800539e:	bfb8      	it	lt
 80053a0:	4618      	movlt	r0, r3
 80053a2:	e7a6      	b.n	80052f2 <_printf_i+0x15e>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4632      	mov	r2, r6
 80053a8:	4649      	mov	r1, r9
 80053aa:	4640      	mov	r0, r8
 80053ac:	47d0      	blx	sl
 80053ae:	3001      	adds	r0, #1
 80053b0:	d09d      	beq.n	80052ee <_printf_i+0x15a>
 80053b2:	3501      	adds	r5, #1
 80053b4:	68e3      	ldr	r3, [r4, #12]
 80053b6:	9903      	ldr	r1, [sp, #12]
 80053b8:	1a5b      	subs	r3, r3, r1
 80053ba:	42ab      	cmp	r3, r5
 80053bc:	dcf2      	bgt.n	80053a4 <_printf_i+0x210>
 80053be:	e7eb      	b.n	8005398 <_printf_i+0x204>
 80053c0:	2500      	movs	r5, #0
 80053c2:	f104 0619 	add.w	r6, r4, #25
 80053c6:	e7f5      	b.n	80053b4 <_printf_i+0x220>
 80053c8:	08005857 	.word	0x08005857
 80053cc:	08005868 	.word	0x08005868

080053d0 <memmove>:
 80053d0:	4288      	cmp	r0, r1
 80053d2:	b510      	push	{r4, lr}
 80053d4:	eb01 0402 	add.w	r4, r1, r2
 80053d8:	d902      	bls.n	80053e0 <memmove+0x10>
 80053da:	4284      	cmp	r4, r0
 80053dc:	4623      	mov	r3, r4
 80053de:	d807      	bhi.n	80053f0 <memmove+0x20>
 80053e0:	1e43      	subs	r3, r0, #1
 80053e2:	42a1      	cmp	r1, r4
 80053e4:	d008      	beq.n	80053f8 <memmove+0x28>
 80053e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053ee:	e7f8      	b.n	80053e2 <memmove+0x12>
 80053f0:	4601      	mov	r1, r0
 80053f2:	4402      	add	r2, r0
 80053f4:	428a      	cmp	r2, r1
 80053f6:	d100      	bne.n	80053fa <memmove+0x2a>
 80053f8:	bd10      	pop	{r4, pc}
 80053fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005402:	e7f7      	b.n	80053f4 <memmove+0x24>

08005404 <_sbrk_r>:
 8005404:	b538      	push	{r3, r4, r5, lr}
 8005406:	2300      	movs	r3, #0
 8005408:	4d05      	ldr	r5, [pc, #20]	@ (8005420 <_sbrk_r+0x1c>)
 800540a:	4604      	mov	r4, r0
 800540c:	4608      	mov	r0, r1
 800540e:	602b      	str	r3, [r5, #0]
 8005410:	f7fb fffe 	bl	8001410 <_sbrk>
 8005414:	1c43      	adds	r3, r0, #1
 8005416:	d102      	bne.n	800541e <_sbrk_r+0x1a>
 8005418:	682b      	ldr	r3, [r5, #0]
 800541a:	b103      	cbz	r3, 800541e <_sbrk_r+0x1a>
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	bd38      	pop	{r3, r4, r5, pc}
 8005420:	200004c8 	.word	0x200004c8

08005424 <memchr>:
 8005424:	4603      	mov	r3, r0
 8005426:	b510      	push	{r4, lr}
 8005428:	b2c9      	uxtb	r1, r1
 800542a:	4402      	add	r2, r0
 800542c:	4293      	cmp	r3, r2
 800542e:	4618      	mov	r0, r3
 8005430:	d101      	bne.n	8005436 <memchr+0x12>
 8005432:	2000      	movs	r0, #0
 8005434:	e003      	b.n	800543e <memchr+0x1a>
 8005436:	7804      	ldrb	r4, [r0, #0]
 8005438:	3301      	adds	r3, #1
 800543a:	428c      	cmp	r4, r1
 800543c:	d1f6      	bne.n	800542c <memchr+0x8>
 800543e:	bd10      	pop	{r4, pc}

08005440 <memcpy>:
 8005440:	440a      	add	r2, r1
 8005442:	4291      	cmp	r1, r2
 8005444:	f100 33ff 	add.w	r3, r0, #4294967295
 8005448:	d100      	bne.n	800544c <memcpy+0xc>
 800544a:	4770      	bx	lr
 800544c:	b510      	push	{r4, lr}
 800544e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005452:	4291      	cmp	r1, r2
 8005454:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005458:	d1f9      	bne.n	800544e <memcpy+0xe>
 800545a:	bd10      	pop	{r4, pc}

0800545c <_realloc_r>:
 800545c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005460:	4607      	mov	r7, r0
 8005462:	4614      	mov	r4, r2
 8005464:	460d      	mov	r5, r1
 8005466:	b921      	cbnz	r1, 8005472 <_realloc_r+0x16>
 8005468:	4611      	mov	r1, r2
 800546a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800546e:	f7ff bc3b 	b.w	8004ce8 <_malloc_r>
 8005472:	b92a      	cbnz	r2, 8005480 <_realloc_r+0x24>
 8005474:	f7ff fbce 	bl	8004c14 <_free_r>
 8005478:	4625      	mov	r5, r4
 800547a:	4628      	mov	r0, r5
 800547c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005480:	f000 f81a 	bl	80054b8 <_malloc_usable_size_r>
 8005484:	4284      	cmp	r4, r0
 8005486:	4606      	mov	r6, r0
 8005488:	d802      	bhi.n	8005490 <_realloc_r+0x34>
 800548a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800548e:	d8f4      	bhi.n	800547a <_realloc_r+0x1e>
 8005490:	4621      	mov	r1, r4
 8005492:	4638      	mov	r0, r7
 8005494:	f7ff fc28 	bl	8004ce8 <_malloc_r>
 8005498:	4680      	mov	r8, r0
 800549a:	b908      	cbnz	r0, 80054a0 <_realloc_r+0x44>
 800549c:	4645      	mov	r5, r8
 800549e:	e7ec      	b.n	800547a <_realloc_r+0x1e>
 80054a0:	42b4      	cmp	r4, r6
 80054a2:	4622      	mov	r2, r4
 80054a4:	4629      	mov	r1, r5
 80054a6:	bf28      	it	cs
 80054a8:	4632      	movcs	r2, r6
 80054aa:	f7ff ffc9 	bl	8005440 <memcpy>
 80054ae:	4629      	mov	r1, r5
 80054b0:	4638      	mov	r0, r7
 80054b2:	f7ff fbaf 	bl	8004c14 <_free_r>
 80054b6:	e7f1      	b.n	800549c <_realloc_r+0x40>

080054b8 <_malloc_usable_size_r>:
 80054b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054bc:	1f18      	subs	r0, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	bfbc      	itt	lt
 80054c2:	580b      	ldrlt	r3, [r1, r0]
 80054c4:	18c0      	addlt	r0, r0, r3
 80054c6:	4770      	bx	lr

080054c8 <_init>:
 80054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ca:	bf00      	nop
 80054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ce:	bc08      	pop	{r3}
 80054d0:	469e      	mov	lr, r3
 80054d2:	4770      	bx	lr

080054d4 <_fini>:
 80054d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d6:	bf00      	nop
 80054d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054da:	bc08      	pop	{r3}
 80054dc:	469e      	mov	lr, r3
 80054de:	4770      	bx	lr
