Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Sep 11 16:38:37 2019
| Host         : zmsilx-localhost running 64-bit Fedora release 30 (Thirty)
| Command      : report_control_sets -verbose -file project2_top_control_sets_placed.rpt
| Design       : project2_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   115 |
| Unused register locations in slices containing registers |   350 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             320 |          112 |
| No           | No                    | Yes                    |              90 |           28 |
| No           | Yes                   | No                     |             462 |          168 |
| Yes          | No                    | No                     |             294 |           76 |
| Yes          | No                    | Yes                    |             135 |           35 |
| Yes          | Yes                   | No                     |             781 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                                                    Set/Reset Signal                                                                                                                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/lrck_sig_i_1_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                   | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                          |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                             |                1 |              1 |
| ~proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                  | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                                |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                    |                1 |              1 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                              |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                    |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                            |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | SW0_IBUF                                                                                                                                                                                                                                                                                                               |                3 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                                                 |                2 |              4 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                            | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                               | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                 |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                               | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                 | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                            | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                 |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/rst_Clk_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                        |                2 |              5 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                2 |              5 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                                                                   |                1 |              5 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                   | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                1 |              5 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                2 |              6 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/rst_Clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | proc_system_gen/rst_Clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                  |                1 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/axis_fifo_aresetn                                                                                                                                                                                                                                                                            | ll_dac_gen/bclk_count[5]_i_1_n_0                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                2 |              6 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                          | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                3 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                2 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                            |                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                        | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                5 |              8 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                                                                                             |                2 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                5 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                              | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                3 |              9 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                4 |              9 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                        |                4 |             10 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             10 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                 | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                    |                2 |             10 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                4 |             11 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                     |                4 |             13 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                                    |                4 |             13 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                                                          | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                6 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                                    |                4 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                                                                                  | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                                    |                4 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                9 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                 | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                     |                5 |             22 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                  |                5 |             23 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                    |               10 |             25 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                7 |             26 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                6 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                          |               15 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                    | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                5 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                             | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             32 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/data_bit_index                                                                                                                                                                                                                                                                               | SW0_IBUF                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                                             |               12 |             32 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                            | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                      |               16 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST_reg[0][0]                                                                                                                                                                            | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               12 |             33 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                8 |             33 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               15 |             44 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |               12 |             48 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               23 |             67 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |               10 |             75 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               29 |             81 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |               20 |             81 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               16 |            128 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               69 |            152 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               90 |            219 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               90 |            256 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     2 |
| 3      |                     6 |
| 4      |                    16 |
| 5      |                     4 |
| 6      |                     9 |
| 8      |                    17 |
| 9      |                     4 |
| 10     |                     4 |
| 11     |                     1 |
| 13     |                     2 |
| 16+    |                    41 |
+--------+-----------------------+


