@ File generated by CompCert 2.4
@ Command line: -fnone -dasm -c ext_ident_bool_72_arg0.c -o ext_ident_bool_72_arg0.o
	.syntax	unified
	.arch	armv7-a
	.fpu	vfpv3-d16
	.arm
	.text
	.balign 4
	.globl ext_ident_bool_72_arg0
ext_ident_bool_72_arg0:
	.cfi_startproc
	vmov	d0, r0, r1
	vmov	d2, r2, r3
	mov	r12, sp
	sub	sp, sp, #32
	.cfi_adjust_cfa_offset	32
	str	r12, [sp, #28]
	str	lr, [sp, #24]
	.cfi_rel_offset	lr, 24
	vstr	d8, [sp, #0]
	vstr	d9, [sp, #8]
	vstr	d10, [sp, #16]
	vldr	d1, [r12, #0]
	vldr	d8, [r12, #8]
	vldr	d5, [r12, #16]
	vldr	d7, [r12, #24]
	vldr	d3, [r12, #32]
	vldr	d9, [r12, #40]
	vldr	d4, [r12, #48]
	vldr	d6, [r12, #56]
	vmul.f64 d0, d0, d0
	vmul.f64 d10, d2, d0
	vsub.f64 d0, d3, d9
	vsub.f64 d5, d5, d7
	vmul.f64 d2, d0, d5
	vsub.f64 d7, d1, d8
	vsub.f64 d4, d4, d6
	vmul.f64 d0, d7, d4
	vsub.f64 d3, d2, d0
	vmul.f64 d6, d3, d3
	vsub.f64 d0, d10, d6
	vcmp.f64 d0, #0
	vmrs APSR_nzcv, FPSCR
	ite	gt
	movgt	r0, #1
	movle	r0, #0
	vldr	d8, [sp, #0]
	vldr	d9, [sp, #8]
	vldr	d10, [sp, #16]
	ldr	lr, [sp, #24]
	add	sp, sp, #32
	bx	lr
	.balign	4
	.cfi_endproc
	.type	ext_ident_bool_72_arg0, %function
	.size	ext_ident_bool_72_arg0, . - ext_ident_bool_72_arg0
