
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k ex1010.v

yosys> verific -vlog2k ex1010.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ex1010.v'

yosys> synth_rs -top ex1010 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top ex1010

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] ex1010.v:3: compiling module 'ex1010'
VERIFIC-WARNING [VERI-1209] ex1010.v:595: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:596: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:598: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:601: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:602: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:603: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:605: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:606: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:607: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:614: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:618: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:623: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:625: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:629: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:634: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:636: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:637: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:640: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:642: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:644: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:645: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:646: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:649: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:652: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:656: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:657: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:658: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:662: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:663: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:669: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:670: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:675: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:676: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:677: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:678: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:680: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:682: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:683: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:685: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:687: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:688: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:689: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:690: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:692: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:693: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:695: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:696: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:702: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:704: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:705: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:706: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:708: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:712: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:713: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:716: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:718: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:719: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:720: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:721: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:722: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:723: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:726: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:729: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:730: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:731: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:733: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:734: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:735: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:736: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:738: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:739: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:740: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:741: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:742: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:743: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:744: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:745: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:746: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:747: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:748: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:749: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:750: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:752: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:754: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:755: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:757: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:759: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:760: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:761: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:762: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:764: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:765: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:766: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:771: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:772: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:773: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:774: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:775: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:776: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:777: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:780: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:781: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:782: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:783: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:786: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:788: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:789: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:790: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:793: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:794: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:799: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:800: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:802: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:803: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:804: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:808: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:809: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:811: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:812: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:813: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:814: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:815: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:818: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:819: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:820: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:821: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:822: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:824: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:825: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:826: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:827: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:828: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:830: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:831: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:832: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:833: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:834: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:835: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:836: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:837: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:838: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:839: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:842: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:843: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:846: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:847: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:848: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:851: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:852: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:853: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:854: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:855: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:856: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:857: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:858: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:859: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:860: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:861: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:862: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:863: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:864: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:865: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:866: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:867: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:869: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:870: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:871: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:872: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:873: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:874: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:875: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:876: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:877: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:878: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:879: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:881: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:882: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:883: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:884: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:885: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:886: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:887: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:888: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:889: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:890: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:891: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:892: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:893: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:894: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:895: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:896: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:897: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:898: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:899: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:900: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:901: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:902: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:903: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:904: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:905: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:907: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:908: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:909: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:910: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:911: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:912: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:913: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:914: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:915: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:916: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:917: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:918: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:919: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:920: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:921: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:922: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:923: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:924: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:925: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:926: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:927: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:928: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:929: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:930: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:931: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:932: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:933: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:934: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:935: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:936: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:937: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:938: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:939: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:940: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:941: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:942: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:944: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:945: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:946: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:947: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:948: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:949: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:950: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:951: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:952: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:953: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:954: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:955: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:956: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:957: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:958: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:959: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:960: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:961: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:962: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:963: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:965: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:966: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:967: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:968: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:969: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:970: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:971: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:972: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:974: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:975: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:976: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:977: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:978: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:979: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:980: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:981: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:982: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:983: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:984: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:985: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:986: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:988: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:989: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:991: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:992: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:994: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:995: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:996: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:997: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:998: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:999: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1000: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1001: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1002: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1003: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1004: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1005: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1007: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1008: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1010: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1012: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1013: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1014: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1015: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1016: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1017: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1018: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1019: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1020: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1021: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1022: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1023: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1024: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1025: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1026: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1027: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1028: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1029: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1031: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1032: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1034: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1035: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1037: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1038: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1039: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1040: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1041: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1043: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1044: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1046: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1047: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1049: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1050: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1052: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1053: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1055: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1056: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1058: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1059: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1060: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1061: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1064: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1065: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1070: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1071: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1073: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1075: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1076: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1077: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1078: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1079: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1080: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1081: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1082: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1083: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1085: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1086: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1087: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1088: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1089: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1091: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1092: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1093: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1094: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1097: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1098: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1099: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1100: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1101: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1102: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1103: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1104: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1105: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1106: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1107: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1108: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1109: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1110: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1111: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1112: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1113: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1114: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1115: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1116: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1118: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1119: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1120: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1122: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1123: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1124: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1125: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1128: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1130: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1131: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1133: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1134: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1135: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1136: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1137: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1139: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1141: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1142: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1143: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1145: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1146: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1147: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1148: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1149: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1151: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1152: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1153: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1154: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1155: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1158: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1159: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1160: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1161: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1163: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1164: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1165: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1166: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1167: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1170: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1171: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1174: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] ex1010.v:1175: expression size 64 truncated to fit in target size 1
Importing module ex1010.

3.4.1. Analyzing design hierarchy..
Top module:  \ex1010

3.4.2. Analyzing design hierarchy..
Top module:  \ex1010
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 583 unused wires.
<suppressed ~582 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module ex1010...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.35. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_3$ex1010.v:595$586 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_3$ex1010.v:595$586 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_5$ex1010.v:596$589 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_5$ex1010.v:596$589 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_7$ex1010.v:597$592 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_7$ex1010.v:597$592 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_9$ex1010.v:598$595 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_9$ex1010.v:598$595 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_11$ex1010.v:599$598 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_11$ex1010.v:599$598 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_13$ex1010.v:600$601 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_13$ex1010.v:600$601 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_15$ex1010.v:601$604 ($shr).
Removed top 8 bits (of 32) from port A of cell ex1010.$verific$shift_right_17$ex1010.v:602$607 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_17$ex1010.v:602$607 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_19$ex1010.v:603$610 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_19$ex1010.v:603$610 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_21$ex1010.v:604$613 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_21$ex1010.v:604$613 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_23$ex1010.v:605$616 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_23$ex1010.v:605$616 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_25$ex1010.v:606$619 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_25$ex1010.v:606$619 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_27$ex1010.v:607$622 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_27$ex1010.v:607$622 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_29$ex1010.v:608$625 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_29$ex1010.v:608$625 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_31$ex1010.v:609$628 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_31$ex1010.v:609$628 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_33$ex1010.v:610$631 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_33$ex1010.v:610$631 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_35$ex1010.v:611$634 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_35$ex1010.v:611$634 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_37$ex1010.v:612$637 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_37$ex1010.v:612$637 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_39$ex1010.v:613$640 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_39$ex1010.v:613$640 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_41$ex1010.v:614$643 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_43$ex1010.v:615$646 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_43$ex1010.v:615$646 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_45$ex1010.v:616$649 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_45$ex1010.v:616$649 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_47$ex1010.v:617$652 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_47$ex1010.v:617$652 ($shr).
Removed top 14 bits (of 16) from port A of cell ex1010.$verific$shift_right_49$ex1010.v:618$655 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_49$ex1010.v:618$655 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_51$ex1010.v:619$658 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_51$ex1010.v:619$658 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_53$ex1010.v:620$661 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_53$ex1010.v:620$661 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_55$ex1010.v:621$664 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_55$ex1010.v:621$664 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_57$ex1010.v:622$667 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_57$ex1010.v:622$667 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_59$ex1010.v:623$670 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_59$ex1010.v:623$670 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_61$ex1010.v:624$673 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_61$ex1010.v:624$673 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_63$ex1010.v:625$676 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_63$ex1010.v:625$676 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_65$ex1010.v:626$679 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_65$ex1010.v:626$679 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_67$ex1010.v:627$682 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_67$ex1010.v:627$682 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_69$ex1010.v:628$685 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_69$ex1010.v:628$685 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_71$ex1010.v:629$688 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_71$ex1010.v:629$688 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_73$ex1010.v:630$691 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_73$ex1010.v:630$691 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_75$ex1010.v:631$694 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_75$ex1010.v:631$694 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_77$ex1010.v:632$697 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_77$ex1010.v:632$697 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_79$ex1010.v:633$700 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_79$ex1010.v:633$700 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_81$ex1010.v:634$703 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_81$ex1010.v:634$703 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_83$ex1010.v:635$706 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_83$ex1010.v:635$706 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_85$ex1010.v:636$709 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_87$ex1010.v:637$712 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_89$ex1010.v:638$715 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_89$ex1010.v:638$715 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_91$ex1010.v:639$718 ($shr).
Removed top 14 bits (of 16) from port A of cell ex1010.$verific$shift_right_93$ex1010.v:640$721 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_93$ex1010.v:640$721 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_95$ex1010.v:641$724 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_95$ex1010.v:641$724 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_97$ex1010.v:642$727 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_99$ex1010.v:643$730 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_99$ex1010.v:643$730 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_101$ex1010.v:644$733 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_101$ex1010.v:644$733 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_103$ex1010.v:645$736 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_103$ex1010.v:645$736 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_105$ex1010.v:646$739 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_105$ex1010.v:646$739 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_107$ex1010.v:647$742 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_107$ex1010.v:647$742 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_109$ex1010.v:648$745 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_109$ex1010.v:648$745 ($shr).
Removed top 30 bits (of 64) from port A of cell ex1010.$verific$shift_right_111$ex1010.v:649$748 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_111$ex1010.v:649$748 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_113$ex1010.v:650$751 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_115$ex1010.v:651$754 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_115$ex1010.v:651$754 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_117$ex1010.v:652$757 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_117$ex1010.v:652$757 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_119$ex1010.v:653$760 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_119$ex1010.v:653$760 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_121$ex1010.v:654$763 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_123$ex1010.v:655$766 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_123$ex1010.v:655$766 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_125$ex1010.v:656$769 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_125$ex1010.v:656$769 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_127$ex1010.v:657$772 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_129$ex1010.v:658$775 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_129$ex1010.v:658$775 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_131$ex1010.v:659$778 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_131$ex1010.v:659$778 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_133$ex1010.v:660$781 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_133$ex1010.v:660$781 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_135$ex1010.v:661$784 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_135$ex1010.v:661$784 ($shr).
Removed top 8 bits (of 16) from port A of cell ex1010.$verific$shift_right_137$ex1010.v:662$787 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_137$ex1010.v:662$787 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_139$ex1010.v:663$790 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_139$ex1010.v:663$790 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_141$ex1010.v:664$793 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_141$ex1010.v:664$793 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_143$ex1010.v:665$796 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_143$ex1010.v:665$796 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_145$ex1010.v:666$799 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_145$ex1010.v:666$799 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_147$ex1010.v:667$802 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_149$ex1010.v:668$805 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_149$ex1010.v:668$805 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_151$ex1010.v:669$808 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_151$ex1010.v:669$808 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_153$ex1010.v:670$811 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_153$ex1010.v:670$811 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_155$ex1010.v:671$814 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_155$ex1010.v:671$814 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_157$ex1010.v:672$817 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_157$ex1010.v:672$817 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_159$ex1010.v:673$820 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_159$ex1010.v:673$820 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_161$ex1010.v:674$823 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_161$ex1010.v:674$823 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_163$ex1010.v:675$826 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_163$ex1010.v:675$826 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_165$ex1010.v:676$829 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_167$ex1010.v:677$832 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_167$ex1010.v:677$832 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_169$ex1010.v:678$835 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_169$ex1010.v:678$835 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_171$ex1010.v:679$838 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_171$ex1010.v:679$838 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_173$ex1010.v:680$841 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_173$ex1010.v:680$841 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_175$ex1010.v:681$844 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_175$ex1010.v:681$844 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_177$ex1010.v:682$847 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_179$ex1010.v:683$850 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_181$ex1010.v:684$853 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_181$ex1010.v:684$853 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_183$ex1010.v:685$856 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_183$ex1010.v:685$856 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_185$ex1010.v:686$859 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_185$ex1010.v:686$859 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_187$ex1010.v:687$862 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_189$ex1010.v:688$865 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_189$ex1010.v:688$865 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_191$ex1010.v:689$868 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_193$ex1010.v:690$871 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_193$ex1010.v:690$871 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_195$ex1010.v:691$874 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_195$ex1010.v:691$874 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_197$ex1010.v:692$877 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_197$ex1010.v:692$877 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_199$ex1010.v:693$880 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_201$ex1010.v:694$883 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_201$ex1010.v:694$883 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_203$ex1010.v:695$886 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_203$ex1010.v:695$886 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_205$ex1010.v:696$889 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_205$ex1010.v:696$889 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_207$ex1010.v:697$892 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_207$ex1010.v:697$892 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_209$ex1010.v:698$895 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_209$ex1010.v:698$895 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_211$ex1010.v:699$898 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_211$ex1010.v:699$898 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_213$ex1010.v:700$901 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_213$ex1010.v:700$901 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_215$ex1010.v:701$904 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_215$ex1010.v:701$904 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_217$ex1010.v:702$907 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_217$ex1010.v:702$907 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_219$ex1010.v:703$910 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_219$ex1010.v:703$910 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_221$ex1010.v:704$913 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_221$ex1010.v:704$913 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_223$ex1010.v:705$916 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_223$ex1010.v:705$916 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_225$ex1010.v:706$919 ($shr).
Removed top 7 bits (of 64) from port A of cell ex1010.$verific$shift_right_227$ex1010.v:707$922 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_227$ex1010.v:707$922 ($shr).
Removed top 6 bits (of 32) from port A of cell ex1010.$verific$shift_right_229$ex1010.v:708$925 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_229$ex1010.v:708$925 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_231$ex1010.v:709$928 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_233$ex1010.v:710$931 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_233$ex1010.v:710$931 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_235$ex1010.v:711$934 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_235$ex1010.v:711$934 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_237$ex1010.v:712$937 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_237$ex1010.v:712$937 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_239$ex1010.v:713$940 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_239$ex1010.v:713$940 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_241$ex1010.v:714$943 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_241$ex1010.v:714$943 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_243$ex1010.v:715$946 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_243$ex1010.v:715$946 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_245$ex1010.v:716$949 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_245$ex1010.v:716$949 ($shr).
Removed top 3 bits (of 64) from port A of cell ex1010.$verific$shift_right_247$ex1010.v:717$952 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_247$ex1010.v:717$952 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_249$ex1010.v:718$955 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_249$ex1010.v:718$955 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_251$ex1010.v:719$958 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_251$ex1010.v:719$958 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_253$ex1010.v:720$961 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_253$ex1010.v:720$961 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_255$ex1010.v:721$964 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_255$ex1010.v:721$964 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_257$ex1010.v:722$967 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_257$ex1010.v:722$967 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_259$ex1010.v:723$970 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_259$ex1010.v:723$970 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_261$ex1010.v:724$973 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_261$ex1010.v:724$973 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_263$ex1010.v:725$976 ($shr).
Removed top 63 bits (of 64) from port A of cell ex1010.$verific$shift_right_265$ex1010.v:726$979 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_265$ex1010.v:726$979 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_267$ex1010.v:727$982 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_267$ex1010.v:727$982 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_269$ex1010.v:728$985 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_269$ex1010.v:728$985 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_271$ex1010.v:729$988 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_273$ex1010.v:730$991 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_273$ex1010.v:730$991 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_275$ex1010.v:731$994 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_275$ex1010.v:731$994 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_277$ex1010.v:732$997 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_277$ex1010.v:732$997 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_279$ex1010.v:733$1000 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_279$ex1010.v:733$1000 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_281$ex1010.v:734$1003 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_281$ex1010.v:734$1003 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_283$ex1010.v:735$1006 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_285$ex1010.v:736$1009 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_285$ex1010.v:736$1009 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_287$ex1010.v:737$1012 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_287$ex1010.v:737$1012 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_289$ex1010.v:738$1015 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_289$ex1010.v:738$1015 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_291$ex1010.v:739$1018 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_291$ex1010.v:739$1018 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_293$ex1010.v:740$1021 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_293$ex1010.v:740$1021 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_295$ex1010.v:741$1024 ($shr).
Removed top 15 bits (of 16) from port A of cell ex1010.$verific$shift_right_297$ex1010.v:742$1027 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_297$ex1010.v:742$1027 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_299$ex1010.v:743$1030 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_299$ex1010.v:743$1030 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_301$ex1010.v:744$1033 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_303$ex1010.v:745$1036 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_305$ex1010.v:746$1039 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_305$ex1010.v:746$1039 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_307$ex1010.v:747$1042 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_307$ex1010.v:747$1042 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_309$ex1010.v:748$1045 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_309$ex1010.v:748$1045 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_311$ex1010.v:749$1048 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_311$ex1010.v:749$1048 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_313$ex1010.v:750$1051 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_313$ex1010.v:750$1051 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_315$ex1010.v:751$1054 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_315$ex1010.v:751$1054 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_317$ex1010.v:752$1057 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_319$ex1010.v:753$1060 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_319$ex1010.v:753$1060 ($shr).
Removed top 1 bits (of 16) from port A of cell ex1010.$verific$shift_right_321$ex1010.v:754$1063 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_321$ex1010.v:754$1063 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_323$ex1010.v:755$1066 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_323$ex1010.v:755$1066 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_325$ex1010.v:756$1069 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_325$ex1010.v:756$1069 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_327$ex1010.v:757$1072 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_329$ex1010.v:758$1075 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_329$ex1010.v:758$1075 ($shr).
Removed top 8 bits (of 32) from port A of cell ex1010.$verific$shift_right_331$ex1010.v:759$1078 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_331$ex1010.v:759$1078 ($shr).
Removed top 3 bits (of 32) from port A of cell ex1010.$verific$shift_right_333$ex1010.v:760$1081 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_333$ex1010.v:760$1081 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_335$ex1010.v:761$1084 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_335$ex1010.v:761$1084 ($shr).
Removed top 14 bits (of 16) from port A of cell ex1010.$verific$shift_right_337$ex1010.v:762$1087 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_337$ex1010.v:762$1087 ($shr).
Removed top 3 bits (of 64) from port A of cell ex1010.$verific$shift_right_339$ex1010.v:763$1090 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_339$ex1010.v:763$1090 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_341$ex1010.v:764$1093 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_341$ex1010.v:764$1093 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_343$ex1010.v:765$1096 ($shr).
Removed top 3 bits (of 32) from port A of cell ex1010.$verific$shift_right_345$ex1010.v:766$1099 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_345$ex1010.v:766$1099 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_347$ex1010.v:767$1102 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_347$ex1010.v:767$1102 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_349$ex1010.v:768$1105 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_349$ex1010.v:768$1105 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_351$ex1010.v:769$1108 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_351$ex1010.v:769$1108 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_353$ex1010.v:770$1111 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_353$ex1010.v:770$1111 ($shr).
Removed top 2 bits (of 16) from port A of cell ex1010.$verific$shift_right_355$ex1010.v:771$1114 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_355$ex1010.v:771$1114 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_357$ex1010.v:772$1117 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_357$ex1010.v:772$1117 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_359$ex1010.v:773$1120 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_359$ex1010.v:773$1120 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_361$ex1010.v:774$1123 ($shr).
Removed top 3 bits (of 32) from port A of cell ex1010.$verific$shift_right_363$ex1010.v:775$1126 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_363$ex1010.v:775$1126 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_365$ex1010.v:776$1129 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_367$ex1010.v:777$1132 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_369$ex1010.v:778$1135 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_369$ex1010.v:778$1135 ($shr).
Removed top 10 bits (of 64) from port A of cell ex1010.$verific$shift_right_371$ex1010.v:779$1138 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_371$ex1010.v:779$1138 ($shr).
Removed top 3 bits (of 4) from port A of cell ex1010.$verific$shift_right_373$ex1010.v:780$1141 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_373$ex1010.v:780$1141 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_375$ex1010.v:781$1144 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_375$ex1010.v:781$1144 ($shr).
Removed top 6 bits (of 32) from port A of cell ex1010.$verific$shift_right_377$ex1010.v:782$1147 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_377$ex1010.v:782$1147 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_379$ex1010.v:783$1150 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_381$ex1010.v:784$1153 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_381$ex1010.v:784$1153 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_383$ex1010.v:785$1156 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_383$ex1010.v:785$1156 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_385$ex1010.v:786$1159 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_385$ex1010.v:786$1159 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_387$ex1010.v:787$1162 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_387$ex1010.v:787$1162 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_389$ex1010.v:788$1165 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_391$ex1010.v:789$1168 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_393$ex1010.v:790$1171 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_395$ex1010.v:791$1174 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_395$ex1010.v:791$1174 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_397$ex1010.v:792$1177 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_397$ex1010.v:792$1177 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_399$ex1010.v:793$1180 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_401$ex1010.v:794$1183 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_401$ex1010.v:794$1183 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_403$ex1010.v:795$1186 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_403$ex1010.v:795$1186 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_405$ex1010.v:796$1189 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_407$ex1010.v:797$1192 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_407$ex1010.v:797$1192 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_409$ex1010.v:798$1195 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_409$ex1010.v:798$1195 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_411$ex1010.v:799$1198 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_413$ex1010.v:800$1201 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_413$ex1010.v:800$1201 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_415$ex1010.v:801$1204 ($shr).
Removed top 4 bits (of 32) from port A of cell ex1010.$verific$shift_right_417$ex1010.v:802$1207 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_417$ex1010.v:802$1207 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_419$ex1010.v:803$1210 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_419$ex1010.v:803$1210 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_421$ex1010.v:804$1213 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_421$ex1010.v:804$1213 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_423$ex1010.v:805$1216 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_423$ex1010.v:805$1216 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_425$ex1010.v:806$1219 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_425$ex1010.v:806$1219 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_427$ex1010.v:807$1222 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_427$ex1010.v:807$1222 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_429$ex1010.v:808$1225 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_429$ex1010.v:808$1225 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_431$ex1010.v:809$1228 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_431$ex1010.v:809$1228 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_433$ex1010.v:810$1231 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_433$ex1010.v:810$1231 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_435$ex1010.v:811$1234 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_435$ex1010.v:811$1234 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_437$ex1010.v:812$1237 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_437$ex1010.v:812$1237 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_439$ex1010.v:813$1240 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_439$ex1010.v:813$1240 ($shr).
Removed top 1 bits (of 16) from port A of cell ex1010.$verific$shift_right_441$ex1010.v:814$1243 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_441$ex1010.v:814$1243 ($shr).
Removed top 3 bits (of 32) from port A of cell ex1010.$verific$shift_right_443$ex1010.v:815$1246 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_443$ex1010.v:815$1246 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_445$ex1010.v:816$1249 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_445$ex1010.v:816$1249 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_447$ex1010.v:817$1252 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_447$ex1010.v:817$1252 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_449$ex1010.v:818$1255 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_449$ex1010.v:818$1255 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_451$ex1010.v:819$1258 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_451$ex1010.v:819$1258 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_453$ex1010.v:820$1261 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_455$ex1010.v:821$1264 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_457$ex1010.v:822$1267 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_457$ex1010.v:822$1267 ($shr).
Removed top 17 bits (of 64) from port A of cell ex1010.$verific$shift_right_459$ex1010.v:823$1270 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_459$ex1010.v:823$1270 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_461$ex1010.v:824$1273 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_463$ex1010.v:825$1276 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_463$ex1010.v:825$1276 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_465$ex1010.v:826$1279 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_465$ex1010.v:826$1279 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_467$ex1010.v:827$1282 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_469$ex1010.v:828$1285 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_469$ex1010.v:828$1285 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_471$ex1010.v:829$1288 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_471$ex1010.v:829$1288 ($shr).
Removed top 4 bits (of 32) from port A of cell ex1010.$verific$shift_right_473$ex1010.v:830$1291 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_473$ex1010.v:830$1291 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_475$ex1010.v:831$1294 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_475$ex1010.v:831$1294 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_477$ex1010.v:832$1297 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_477$ex1010.v:832$1297 ($shr).
Removed top 1 bits (of 8) from port A of cell ex1010.$verific$shift_right_479$ex1010.v:833$1300 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_479$ex1010.v:833$1300 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_481$ex1010.v:834$1303 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_481$ex1010.v:834$1303 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_483$ex1010.v:835$1306 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_483$ex1010.v:835$1306 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_485$ex1010.v:836$1309 ($shr).
Removed top 7 bits (of 16) from port A of cell ex1010.$verific$shift_right_487$ex1010.v:837$1312 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_487$ex1010.v:837$1312 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_489$ex1010.v:838$1315 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_489$ex1010.v:838$1315 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_491$ex1010.v:839$1318 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_493$ex1010.v:840$1321 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_493$ex1010.v:840$1321 ($shr).
Removed top 10 bits (of 64) from port A of cell ex1010.$verific$shift_right_495$ex1010.v:841$1324 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_495$ex1010.v:841$1324 ($shr).
Removed top 7 bits (of 16) from port A of cell ex1010.$verific$shift_right_497$ex1010.v:842$1327 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_497$ex1010.v:842$1327 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_499$ex1010.v:843$1330 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_501$ex1010.v:844$1333 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_501$ex1010.v:844$1333 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_503$ex1010.v:845$1336 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_503$ex1010.v:845$1336 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_505$ex1010.v:846$1339 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_505$ex1010.v:846$1339 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_507$ex1010.v:847$1342 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_507$ex1010.v:847$1342 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_509$ex1010.v:848$1345 ($shr).
Removed top 4 bits (of 32) from port A of cell ex1010.$verific$shift_right_511$ex1010.v:849$1348 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_511$ex1010.v:849$1348 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_513$ex1010.v:850$1351 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_513$ex1010.v:850$1351 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_515$ex1010.v:851$1354 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_515$ex1010.v:851$1354 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_517$ex1010.v:852$1357 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_517$ex1010.v:852$1357 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_519$ex1010.v:853$1360 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_521$ex1010.v:854$1363 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_523$ex1010.v:855$1366 ($shr).
Removed top 1 bits (of 32) from port A of cell ex1010.$verific$shift_right_525$ex1010.v:856$1369 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_525$ex1010.v:856$1369 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_527$ex1010.v:857$1372 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_529$ex1010.v:858$1375 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_529$ex1010.v:858$1375 ($shr).
Removed top 7 bits (of 16) from port A of cell ex1010.$verific$shift_right_531$ex1010.v:859$1378 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_531$ex1010.v:859$1378 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_533$ex1010.v:860$1381 ($shr).
Removed top 6 bits (of 16) from port A of cell ex1010.$verific$shift_right_535$ex1010.v:861$1384 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_535$ex1010.v:861$1384 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_537$ex1010.v:862$1387 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_537$ex1010.v:862$1387 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_539$ex1010.v:863$1390 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_539$ex1010.v:863$1390 ($shr).
Removed top 12 bits (of 32) from port A of cell ex1010.$verific$shift_right_541$ex1010.v:864$1393 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_541$ex1010.v:864$1393 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_543$ex1010.v:865$1396 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_543$ex1010.v:865$1396 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_545$ex1010.v:866$1399 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_545$ex1010.v:866$1399 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_547$ex1010.v:867$1402 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_549$ex1010.v:868$1405 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_549$ex1010.v:868$1405 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_551$ex1010.v:869$1408 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_551$ex1010.v:869$1408 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_553$ex1010.v:870$1411 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_555$ex1010.v:871$1414 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_555$ex1010.v:871$1414 ($shr).
Removed top 4 bits (of 64) from port A of cell ex1010.$verific$shift_right_557$ex1010.v:872$1417 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_557$ex1010.v:872$1417 ($shr).
Removed top 14 bits (of 16) from port A of cell ex1010.$verific$shift_right_559$ex1010.v:873$1420 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_559$ex1010.v:873$1420 ($shr).
Removed top 3 bits (of 64) from port A of cell ex1010.$verific$shift_right_561$ex1010.v:874$1423 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_561$ex1010.v:874$1423 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_563$ex1010.v:875$1426 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_565$ex1010.v:876$1429 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_567$ex1010.v:877$1432 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_569$ex1010.v:878$1435 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_571$ex1010.v:879$1438 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_573$ex1010.v:880$1441 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_573$ex1010.v:880$1441 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_575$ex1010.v:881$1444 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_577$ex1010.v:882$1447 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_577$ex1010.v:882$1447 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_579$ex1010.v:883$1450 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_579$ex1010.v:883$1450 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_581$ex1010.v:884$1453 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_581$ex1010.v:884$1453 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_583$ex1010.v:885$1456 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_583$ex1010.v:885$1456 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_585$ex1010.v:886$1459 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_585$ex1010.v:886$1459 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_587$ex1010.v:887$1462 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_587$ex1010.v:887$1462 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_589$ex1010.v:888$1465 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_591$ex1010.v:889$1468 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_591$ex1010.v:889$1468 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_593$ex1010.v:890$1471 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_595$ex1010.v:891$1474 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_595$ex1010.v:891$1474 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_597$ex1010.v:892$1477 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_597$ex1010.v:892$1477 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_599$ex1010.v:893$1480 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_599$ex1010.v:893$1480 ($shr).
Removed top 24 bits (of 64) from port A of cell ex1010.$verific$shift_right_601$ex1010.v:894$1483 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_601$ex1010.v:894$1483 ($shr).
Removed top 8 bits (of 16) from port A of cell ex1010.$verific$shift_right_603$ex1010.v:895$1486 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_603$ex1010.v:895$1486 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_605$ex1010.v:896$1489 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_605$ex1010.v:896$1489 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_607$ex1010.v:897$1492 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_607$ex1010.v:897$1492 ($shr).
Removed top 28 bits (of 64) from port A of cell ex1010.$verific$shift_right_609$ex1010.v:898$1495 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_609$ex1010.v:898$1495 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_611$ex1010.v:899$1498 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_611$ex1010.v:899$1498 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_613$ex1010.v:900$1501 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_613$ex1010.v:900$1501 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_615$ex1010.v:901$1504 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_617$ex1010.v:902$1507 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_617$ex1010.v:902$1507 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_619$ex1010.v:903$1510 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_619$ex1010.v:903$1510 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_621$ex1010.v:904$1513 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_621$ex1010.v:904$1513 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_623$ex1010.v:905$1516 ($shr).
Removed top 2 bits (of 8) from port A of cell ex1010.$verific$shift_right_625$ex1010.v:906$1519 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_625$ex1010.v:906$1519 ($shr).
Removed top 2 bits (of 32) from port A of cell ex1010.$verific$shift_right_627$ex1010.v:907$1522 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_627$ex1010.v:907$1522 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_629$ex1010.v:908$1525 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_629$ex1010.v:908$1525 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_631$ex1010.v:909$1528 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_631$ex1010.v:909$1528 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_633$ex1010.v:910$1531 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_633$ex1010.v:910$1531 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_635$ex1010.v:911$1534 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_635$ex1010.v:911$1534 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_637$ex1010.v:912$1537 ($shr).
Removed top 2 bits (of 8) from port A of cell ex1010.$verific$shift_right_639$ex1010.v:913$1540 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_639$ex1010.v:913$1540 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_641$ex1010.v:914$1543 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_641$ex1010.v:914$1543 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_643$ex1010.v:915$1546 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_643$ex1010.v:915$1546 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_645$ex1010.v:916$1549 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_645$ex1010.v:916$1549 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_647$ex1010.v:917$1552 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_647$ex1010.v:917$1552 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_649$ex1010.v:918$1555 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_651$ex1010.v:919$1558 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_651$ex1010.v:919$1558 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_653$ex1010.v:920$1561 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_653$ex1010.v:920$1561 ($shr).
Removed top 1 bits (of 32) from port A of cell ex1010.$verific$shift_right_655$ex1010.v:921$1564 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_655$ex1010.v:921$1564 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_657$ex1010.v:922$1567 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_657$ex1010.v:922$1567 ($shr).
Removed top 1 bits (of 16) from port A of cell ex1010.$verific$shift_right_659$ex1010.v:923$1570 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_659$ex1010.v:923$1570 ($shr).
Removed top 7 bits (of 32) from port A of cell ex1010.$verific$shift_right_661$ex1010.v:924$1573 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_661$ex1010.v:924$1573 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_663$ex1010.v:925$1576 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_663$ex1010.v:925$1576 ($shr).
Removed top 4 bits (of 32) from port A of cell ex1010.$verific$shift_right_665$ex1010.v:926$1579 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_665$ex1010.v:926$1579 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_667$ex1010.v:927$1582 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_667$ex1010.v:927$1582 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_669$ex1010.v:928$1585 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_669$ex1010.v:928$1585 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_671$ex1010.v:929$1588 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_671$ex1010.v:929$1588 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_673$ex1010.v:930$1591 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_673$ex1010.v:930$1591 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_675$ex1010.v:931$1594 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_675$ex1010.v:931$1594 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_677$ex1010.v:932$1597 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_677$ex1010.v:932$1597 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_679$ex1010.v:933$1600 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_679$ex1010.v:933$1600 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_681$ex1010.v:934$1603 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_681$ex1010.v:934$1603 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_683$ex1010.v:935$1606 ($shr).
Removed top 4 bits (of 16) from port A of cell ex1010.$verific$shift_right_685$ex1010.v:936$1609 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_685$ex1010.v:936$1609 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_687$ex1010.v:937$1612 ($shr).
Removed top 1 bits (of 32) from port A of cell ex1010.$verific$shift_right_689$ex1010.v:938$1615 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_689$ex1010.v:938$1615 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_691$ex1010.v:939$1618 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_691$ex1010.v:939$1618 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_693$ex1010.v:940$1621 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_693$ex1010.v:940$1621 ($shr).
Removed top 20 bits (of 64) from port A of cell ex1010.$verific$shift_right_695$ex1010.v:941$1624 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_695$ex1010.v:941$1624 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_697$ex1010.v:942$1627 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_699$ex1010.v:943$1630 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_699$ex1010.v:943$1630 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_701$ex1010.v:944$1633 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_703$ex1010.v:945$1636 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_705$ex1010.v:946$1639 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_705$ex1010.v:946$1639 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_707$ex1010.v:947$1642 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_707$ex1010.v:947$1642 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_709$ex1010.v:948$1645 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_709$ex1010.v:948$1645 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_711$ex1010.v:949$1648 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_711$ex1010.v:949$1648 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_713$ex1010.v:950$1651 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_713$ex1010.v:950$1651 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_715$ex1010.v:951$1654 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_715$ex1010.v:951$1654 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_717$ex1010.v:952$1657 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_717$ex1010.v:952$1657 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_719$ex1010.v:953$1660 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_719$ex1010.v:953$1660 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_721$ex1010.v:954$1663 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_723$ex1010.v:955$1666 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_723$ex1010.v:955$1666 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_725$ex1010.v:956$1669 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_727$ex1010.v:957$1672 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_729$ex1010.v:958$1675 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_729$ex1010.v:958$1675 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_731$ex1010.v:959$1678 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_733$ex1010.v:960$1681 ($shr).
Removed top 30 bits (of 64) from port A of cell ex1010.$verific$shift_right_735$ex1010.v:961$1684 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_735$ex1010.v:961$1684 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_737$ex1010.v:962$1687 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_737$ex1010.v:962$1687 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_739$ex1010.v:963$1690 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_741$ex1010.v:964$1693 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_741$ex1010.v:964$1693 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_743$ex1010.v:965$1696 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_743$ex1010.v:965$1696 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_745$ex1010.v:966$1699 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_745$ex1010.v:966$1699 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_747$ex1010.v:967$1702 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_747$ex1010.v:967$1702 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_749$ex1010.v:968$1705 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_751$ex1010.v:969$1708 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_751$ex1010.v:969$1708 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_753$ex1010.v:970$1711 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_755$ex1010.v:971$1714 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_757$ex1010.v:972$1717 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_759$ex1010.v:973$1720 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_759$ex1010.v:973$1720 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_761$ex1010.v:974$1723 ($shr).
Removed top 3 bits (of 32) from port A of cell ex1010.$verific$shift_right_763$ex1010.v:975$1726 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_763$ex1010.v:975$1726 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_765$ex1010.v:976$1729 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_765$ex1010.v:976$1729 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_767$ex1010.v:977$1732 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_767$ex1010.v:977$1732 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_769$ex1010.v:978$1735 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_769$ex1010.v:978$1735 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_771$ex1010.v:979$1738 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_771$ex1010.v:979$1738 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_773$ex1010.v:980$1741 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_773$ex1010.v:980$1741 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_775$ex1010.v:981$1744 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_775$ex1010.v:981$1744 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_777$ex1010.v:982$1747 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_777$ex1010.v:982$1747 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_779$ex1010.v:983$1750 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_779$ex1010.v:983$1750 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_781$ex1010.v:984$1753 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_781$ex1010.v:984$1753 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_783$ex1010.v:985$1756 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_783$ex1010.v:985$1756 ($shr).
Removed top 6 bits (of 64) from port A of cell ex1010.$verific$shift_right_785$ex1010.v:986$1759 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_785$ex1010.v:986$1759 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_787$ex1010.v:987$1762 ($shr).
Removed top 8 bits (of 16) from port A of cell ex1010.$verific$shift_right_789$ex1010.v:988$1765 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_789$ex1010.v:988$1765 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_791$ex1010.v:989$1768 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_791$ex1010.v:989$1768 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_793$ex1010.v:990$1771 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_793$ex1010.v:990$1771 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_795$ex1010.v:991$1774 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_795$ex1010.v:991$1774 ($shr).
Removed top 9 bits (of 32) from port A of cell ex1010.$verific$shift_right_797$ex1010.v:992$1777 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_797$ex1010.v:992$1777 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_799$ex1010.v:993$1780 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_799$ex1010.v:993$1780 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_801$ex1010.v:994$1783 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_803$ex1010.v:995$1786 ($shr).
Removed top 6 bits (of 64) from port A of cell ex1010.$verific$shift_right_805$ex1010.v:996$1789 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_805$ex1010.v:996$1789 ($shr).
Removed top 5 bits (of 32) from port A of cell ex1010.$verific$shift_right_807$ex1010.v:997$1792 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_807$ex1010.v:997$1792 ($shr).
Removed top 3 bits (of 8) from port A of cell ex1010.$verific$shift_right_809$ex1010.v:998$1795 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_809$ex1010.v:998$1795 ($shr).
Removed top 30 bits (of 64) from port A of cell ex1010.$verific$shift_right_811$ex1010.v:999$1798 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_811$ex1010.v:999$1798 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_813$ex1010.v:1000$1801 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_815$ex1010.v:1001$1804 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_815$ex1010.v:1001$1804 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_817$ex1010.v:1002$1807 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_819$ex1010.v:1003$1810 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_819$ex1010.v:1003$1810 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_821$ex1010.v:1004$1813 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_821$ex1010.v:1004$1813 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_823$ex1010.v:1005$1816 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_825$ex1010.v:1006$1819 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_825$ex1010.v:1006$1819 ($shr).
Removed top 7 bits (of 8) from port A of cell ex1010.$verific$shift_right_827$ex1010.v:1007$1822 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_827$ex1010.v:1007$1822 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_829$ex1010.v:1008$1825 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_829$ex1010.v:1008$1825 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_831$ex1010.v:1009$1828 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_831$ex1010.v:1009$1828 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_833$ex1010.v:1010$1831 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_833$ex1010.v:1010$1831 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_835$ex1010.v:1011$1834 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_835$ex1010.v:1011$1834 ($shr).
Removed top 6 bits (of 64) from port A of cell ex1010.$verific$shift_right_837$ex1010.v:1012$1837 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_837$ex1010.v:1012$1837 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_839$ex1010.v:1013$1840 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_839$ex1010.v:1013$1840 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_841$ex1010.v:1014$1843 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_841$ex1010.v:1014$1843 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_843$ex1010.v:1015$1846 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_843$ex1010.v:1015$1846 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_845$ex1010.v:1016$1849 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_847$ex1010.v:1017$1852 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_847$ex1010.v:1017$1852 ($shr).
Removed top 6 bits (of 64) from port A of cell ex1010.$verific$shift_right_849$ex1010.v:1018$1855 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_849$ex1010.v:1018$1855 ($shr).
Removed top 1 bits (of 32) from port A of cell ex1010.$verific$shift_right_851$ex1010.v:1019$1858 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_851$ex1010.v:1019$1858 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_853$ex1010.v:1020$1861 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_853$ex1010.v:1020$1861 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_855$ex1010.v:1021$1864 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_855$ex1010.v:1021$1864 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_857$ex1010.v:1022$1867 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_857$ex1010.v:1022$1867 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_859$ex1010.v:1023$1870 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_859$ex1010.v:1023$1870 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_861$ex1010.v:1024$1873 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_861$ex1010.v:1024$1873 ($shr).
Removed top 3 bits (of 64) from port A of cell ex1010.$verific$shift_right_863$ex1010.v:1025$1876 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_863$ex1010.v:1025$1876 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_865$ex1010.v:1026$1879 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_865$ex1010.v:1026$1879 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_867$ex1010.v:1027$1882 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_867$ex1010.v:1027$1882 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_869$ex1010.v:1028$1885 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_869$ex1010.v:1028$1885 ($shr).
Removed top 28 bits (of 64) from port A of cell ex1010.$verific$shift_right_871$ex1010.v:1029$1888 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_871$ex1010.v:1029$1888 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_873$ex1010.v:1030$1891 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_873$ex1010.v:1030$1891 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_875$ex1010.v:1031$1894 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_875$ex1010.v:1031$1894 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_877$ex1010.v:1032$1897 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_877$ex1010.v:1032$1897 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_879$ex1010.v:1033$1900 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_879$ex1010.v:1033$1900 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_881$ex1010.v:1034$1903 ($shr).
Removed top 9 bits (of 32) from port A of cell ex1010.$verific$shift_right_883$ex1010.v:1035$1906 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_883$ex1010.v:1035$1906 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_885$ex1010.v:1036$1909 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_885$ex1010.v:1036$1909 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_887$ex1010.v:1037$1912 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_887$ex1010.v:1037$1912 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_889$ex1010.v:1038$1915 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_889$ex1010.v:1038$1915 ($shr).
Removed top 8 bits (of 16) from port A of cell ex1010.$verific$shift_right_891$ex1010.v:1039$1918 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_891$ex1010.v:1039$1918 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_893$ex1010.v:1040$1921 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_893$ex1010.v:1040$1921 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_895$ex1010.v:1041$1924 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_895$ex1010.v:1041$1924 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_897$ex1010.v:1042$1927 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_897$ex1010.v:1042$1927 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_899$ex1010.v:1043$1930 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_899$ex1010.v:1043$1930 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_901$ex1010.v:1044$1933 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_901$ex1010.v:1044$1933 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_903$ex1010.v:1045$1936 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_903$ex1010.v:1045$1936 ($shr).
Removed top 6 bits (of 64) from port A of cell ex1010.$verific$shift_right_905$ex1010.v:1046$1939 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_905$ex1010.v:1046$1939 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_907$ex1010.v:1047$1942 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_907$ex1010.v:1047$1942 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_909$ex1010.v:1048$1945 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_909$ex1010.v:1048$1945 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_911$ex1010.v:1049$1948 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_911$ex1010.v:1049$1948 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_913$ex1010.v:1050$1951 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_913$ex1010.v:1050$1951 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_915$ex1010.v:1051$1954 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_915$ex1010.v:1051$1954 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_917$ex1010.v:1052$1957 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_917$ex1010.v:1052$1957 ($shr).
Removed top 4 bits (of 32) from port A of cell ex1010.$verific$shift_right_919$ex1010.v:1053$1960 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_919$ex1010.v:1053$1960 ($shr).
Removed top 4 bits (of 64) from port A of cell ex1010.$verific$shift_right_921$ex1010.v:1054$1963 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_921$ex1010.v:1054$1963 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_923$ex1010.v:1055$1966 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_923$ex1010.v:1055$1966 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_925$ex1010.v:1056$1969 ($shr).
Removed top 7 bits (of 64) from port A of cell ex1010.$verific$shift_right_927$ex1010.v:1057$1972 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_927$ex1010.v:1057$1972 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_929$ex1010.v:1058$1975 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_929$ex1010.v:1058$1975 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_931$ex1010.v:1059$1978 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_931$ex1010.v:1059$1978 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_933$ex1010.v:1060$1981 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_933$ex1010.v:1060$1981 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_935$ex1010.v:1061$1984 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_935$ex1010.v:1061$1984 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_937$ex1010.v:1062$1987 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_937$ex1010.v:1062$1987 ($shr).
Removed top 7 bits (of 64) from port A of cell ex1010.$verific$shift_right_939$ex1010.v:1063$1990 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_939$ex1010.v:1063$1990 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_941$ex1010.v:1064$1993 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_943$ex1010.v:1065$1996 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_943$ex1010.v:1065$1996 ($shr).
Removed top 2 bits (of 64) from port A of cell ex1010.$verific$shift_right_945$ex1010.v:1066$1999 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_945$ex1010.v:1066$1999 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_947$ex1010.v:1067$2002 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_949$ex1010.v:1068$2005 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_949$ex1010.v:1068$2005 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_951$ex1010.v:1069$2008 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_951$ex1010.v:1069$2008 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_953$ex1010.v:1070$2011 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_953$ex1010.v:1070$2011 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_955$ex1010.v:1071$2014 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_955$ex1010.v:1071$2014 ($shr).
Removed top 2 bits (of 64) from port A of cell ex1010.$verific$shift_right_957$ex1010.v:1072$2017 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_957$ex1010.v:1072$2017 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_959$ex1010.v:1073$2020 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_959$ex1010.v:1073$2020 ($shr).
Removed top 8 bits (of 32) from port A of cell ex1010.$verific$shift_right_961$ex1010.v:1074$2023 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_961$ex1010.v:1074$2023 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_963$ex1010.v:1075$2026 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_963$ex1010.v:1075$2026 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_965$ex1010.v:1076$2029 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_965$ex1010.v:1076$2029 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_967$ex1010.v:1077$2032 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_967$ex1010.v:1077$2032 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_969$ex1010.v:1078$2035 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_969$ex1010.v:1078$2035 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_971$ex1010.v:1079$2038 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_971$ex1010.v:1079$2038 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_973$ex1010.v:1080$2041 ($shr).
Removed top 4 bits (of 64) from port A of cell ex1010.$verific$shift_right_975$ex1010.v:1081$2044 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_975$ex1010.v:1081$2044 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_977$ex1010.v:1082$2047 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_979$ex1010.v:1083$2050 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_979$ex1010.v:1083$2050 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_981$ex1010.v:1084$2053 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_981$ex1010.v:1084$2053 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_983$ex1010.v:1085$2056 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_985$ex1010.v:1086$2059 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_985$ex1010.v:1086$2059 ($shr).
Removed top 13 bits (of 64) from port A of cell ex1010.$verific$shift_right_987$ex1010.v:1087$2062 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_987$ex1010.v:1087$2062 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_989$ex1010.v:1088$2065 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_989$ex1010.v:1088$2065 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_991$ex1010.v:1089$2068 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_991$ex1010.v:1089$2068 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_993$ex1010.v:1090$2071 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_993$ex1010.v:1090$2071 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_995$ex1010.v:1091$2074 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_995$ex1010.v:1091$2074 ($shr).
Removed top 28 bits (of 64) from port A of cell ex1010.$verific$shift_right_997$ex1010.v:1092$2077 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_997$ex1010.v:1092$2077 ($shr).
Removed top 9 bits (of 64) from port A of cell ex1010.$verific$shift_right_999$ex1010.v:1093$2080 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_999$ex1010.v:1093$2080 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_1001$ex1010.v:1094$2083 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1001$ex1010.v:1094$2083 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_1003$ex1010.v:1095$2086 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1003$ex1010.v:1095$2086 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_1005$ex1010.v:1096$2089 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1005$ex1010.v:1096$2089 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_1007$ex1010.v:1097$2092 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1007$ex1010.v:1097$2092 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_1009$ex1010.v:1098$2095 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1009$ex1010.v:1098$2095 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_1011$ex1010.v:1099$2098 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1011$ex1010.v:1099$2098 ($shr).
Removed top 9 bits (of 64) from port A of cell ex1010.$verific$shift_right_1013$ex1010.v:1100$2101 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1013$ex1010.v:1100$2101 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_1015$ex1010.v:1101$2104 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1015$ex1010.v:1101$2104 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_1017$ex1010.v:1102$2107 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1017$ex1010.v:1102$2107 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_1019$ex1010.v:1103$2110 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1019$ex1010.v:1103$2110 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_1021$ex1010.v:1104$2113 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1021$ex1010.v:1104$2113 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_1023$ex1010.v:1105$2116 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1023$ex1010.v:1105$2116 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_1025$ex1010.v:1106$2119 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1025$ex1010.v:1106$2119 ($shr).
Removed top 4 bits (of 64) from port A of cell ex1010.$verific$shift_right_1027$ex1010.v:1107$2122 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1027$ex1010.v:1107$2122 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_1029$ex1010.v:1108$2125 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1029$ex1010.v:1108$2125 ($shr).
Removed top 11 bits (of 64) from port A of cell ex1010.$verific$shift_right_1031$ex1010.v:1109$2128 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1031$ex1010.v:1109$2128 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_1033$ex1010.v:1110$2131 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1033$ex1010.v:1110$2131 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_1035$ex1010.v:1111$2134 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1035$ex1010.v:1111$2134 ($shr).
Removed top 16 bits (of 32) from port A of cell ex1010.$verific$shift_right_1037$ex1010.v:1112$2137 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_1037$ex1010.v:1112$2137 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1039$ex1010.v:1113$2140 ($shr).
Removed top 11 bits (of 64) from port A of cell ex1010.$verific$shift_right_1041$ex1010.v:1114$2143 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1041$ex1010.v:1114$2143 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_1043$ex1010.v:1115$2146 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1043$ex1010.v:1115$2146 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_1045$ex1010.v:1116$2149 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1045$ex1010.v:1116$2149 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1047$ex1010.v:1117$2152 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1047$ex1010.v:1117$2152 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_1049$ex1010.v:1118$2155 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1049$ex1010.v:1118$2155 ($shr).
Removed top 15 bits (of 64) from port A of cell ex1010.$verific$shift_right_1051$ex1010.v:1119$2158 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1051$ex1010.v:1119$2158 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_1053$ex1010.v:1120$2161 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1053$ex1010.v:1120$2161 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1055$ex1010.v:1121$2164 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1055$ex1010.v:1121$2164 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1057$ex1010.v:1122$2167 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_1059$ex1010.v:1123$2170 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1059$ex1010.v:1123$2170 ($shr).
Removed top 12 bits (of 64) from port A of cell ex1010.$verific$shift_right_1061$ex1010.v:1124$2173 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1061$ex1010.v:1124$2173 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1063$ex1010.v:1125$2176 ($shr).
Removed top 1 bits (of 64) from port A of cell ex1010.$verific$shift_right_1065$ex1010.v:1126$2179 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1065$ex1010.v:1126$2179 ($shr).
Removed top 16 bits (of 64) from port A of cell ex1010.$verific$shift_right_1067$ex1010.v:1127$2182 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1067$ex1010.v:1127$2182 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_1069$ex1010.v:1128$2185 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1069$ex1010.v:1128$2185 ($shr).
Removed top 8 bits (of 64) from port A of cell ex1010.$verific$shift_right_1071$ex1010.v:1129$2188 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1071$ex1010.v:1129$2188 ($shr).
Removed top 1 bits (of 32) from port A of cell ex1010.$verific$shift_right_1073$ex1010.v:1130$2191 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_1073$ex1010.v:1130$2191 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1075$ex1010.v:1131$2194 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1075$ex1010.v:1131$2194 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1077$ex1010.v:1132$2197 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1077$ex1010.v:1132$2197 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1079$ex1010.v:1133$2200 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1079$ex1010.v:1133$2200 ($shr).
Removed top 12 bits (of 32) from port A of cell ex1010.$verific$shift_right_1081$ex1010.v:1134$2203 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_1081$ex1010.v:1134$2203 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_1083$ex1010.v:1135$2206 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1083$ex1010.v:1135$2206 ($shr).
Removed top 15 bits (of 16) from port A of cell ex1010.$verific$shift_right_1085$ex1010.v:1136$2209 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1085$ex1010.v:1136$2209 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1087$ex1010.v:1137$2212 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1087$ex1010.v:1137$2212 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_1089$ex1010.v:1138$2215 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1089$ex1010.v:1138$2215 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_1091$ex1010.v:1139$2218 ($shr).
Removed top 32 bits (of 64) from port A of cell ex1010.$verific$shift_right_1093$ex1010.v:1140$2221 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1093$ex1010.v:1140$2221 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_1095$ex1010.v:1141$2224 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1095$ex1010.v:1141$2224 ($shr).
Removed top 12 bits (of 16) from port A of cell ex1010.$verific$shift_right_1097$ex1010.v:1142$2227 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1097$ex1010.v:1142$2227 ($shr).
Removed top 8 bits (of 16) from port A of cell ex1010.$verific$shift_right_1099$ex1010.v:1143$2230 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1099$ex1010.v:1143$2230 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1101$ex1010.v:1144$2233 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1101$ex1010.v:1144$2233 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1103$ex1010.v:1145$2236 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1103$ex1010.v:1145$2236 ($shr).
Removed top 12 bits (of 32) from port A of cell ex1010.$verific$shift_right_1105$ex1010.v:1146$2239 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_1105$ex1010.v:1146$2239 ($shr).
Removed top 21 bits (of 64) from port A of cell ex1010.$verific$shift_right_1107$ex1010.v:1147$2242 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1107$ex1010.v:1147$2242 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1109$ex1010.v:1148$2245 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1109$ex1010.v:1148$2245 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1111$ex1010.v:1149$2248 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1111$ex1010.v:1149$2248 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1113$ex1010.v:1150$2251 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1113$ex1010.v:1150$2251 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_1115$ex1010.v:1151$2254 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_1117$ex1010.v:1152$2257 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_1117$ex1010.v:1152$2257 ($shr).
Removed top 6 bits (of 8) from port A of cell ex1010.$verific$shift_right_1119$ex1010.v:1153$2260 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_1119$ex1010.v:1153$2260 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1121$ex1010.v:1154$2263 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1121$ex1010.v:1154$2263 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_1123$ex1010.v:1155$2266 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1123$ex1010.v:1155$2266 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_1125$ex1010.v:1156$2269 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1125$ex1010.v:1156$2269 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1127$ex1010.v:1157$2272 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1127$ex1010.v:1157$2272 ($shr).
Removed top 60 bits (of 64) from port A of cell ex1010.$verific$shift_right_1129$ex1010.v:1158$2275 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1129$ex1010.v:1158$2275 ($shr).
Removed top 10 bits (of 32) from port A of cell ex1010.$verific$shift_right_1131$ex1010.v:1159$2278 ($shr).
Removed top 31 bits (of 32) from port Y of cell ex1010.$verific$shift_right_1131$ex1010.v:1159$2278 ($shr).
Removed top 5 bits (of 16) from port A of cell ex1010.$verific$shift_right_1133$ex1010.v:1160$2281 ($shr).
Removed top 15 bits (of 16) from port Y of cell ex1010.$verific$shift_right_1133$ex1010.v:1160$2281 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_1135$ex1010.v:1161$2284 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1135$ex1010.v:1161$2284 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1137$ex1010.v:1162$2287 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1137$ex1010.v:1162$2287 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1139$ex1010.v:1163$2290 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1139$ex1010.v:1163$2290 ($shr).
Removed top 3 bits (of 4) from port Y of cell ex1010.$verific$shift_right_1141$ex1010.v:1164$2293 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1143$ex1010.v:1165$2296 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1143$ex1010.v:1165$2296 ($shr).
Removed top 62 bits (of 64) from port A of cell ex1010.$verific$shift_right_1145$ex1010.v:1166$2299 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1145$ex1010.v:1166$2299 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1147$ex1010.v:1167$2302 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1147$ex1010.v:1167$2302 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_1149$ex1010.v:1168$2305 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1149$ex1010.v:1168$2305 ($shr).
Removed top 5 bits (of 64) from port A of cell ex1010.$verific$shift_right_1151$ex1010.v:1169$2308 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1151$ex1010.v:1169$2308 ($shr).
Removed top 4 bits (of 8) from port A of cell ex1010.$verific$shift_right_1153$ex1010.v:1170$2311 ($shr).
Removed top 7 bits (of 8) from port Y of cell ex1010.$verific$shift_right_1153$ex1010.v:1170$2311 ($shr).
Removed top 48 bits (of 64) from port A of cell ex1010.$verific$shift_right_1155$ex1010.v:1171$2314 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1155$ex1010.v:1171$2314 ($shr).
Removed top 56 bits (of 64) from port A of cell ex1010.$verific$shift_right_1157$ex1010.v:1172$2317 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1157$ex1010.v:1172$2317 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1159$ex1010.v:1173$2320 ($shr).
Removed top 14 bits (of 64) from port A of cell ex1010.$verific$shift_right_1161$ex1010.v:1174$2323 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1161$ex1010.v:1174$2323 ($shr).
Removed top 4 bits (of 64) from port A of cell ex1010.$verific$shift_right_1163$ex1010.v:1175$2326 ($shr).
Removed top 63 bits (of 64) from port Y of cell ex1010.$verific$shift_right_1163$ex1010.v:1175$2326 ($shr).

yosys> peepopt

3.36. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 581 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.38. Executing BMUXMAP pass.

yosys> demuxmap

3.39. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ex1010:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.46. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> stat

3.50. Printing statistics.

=== ex1010 ===

   Number of wires:                591
   Number of wire bits:            591
   Number of public wires:         591
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                581
     $shr                          581


yosys> memory -nomap

3.51. Executing MEMORY pass.

yosys> opt_mem

3.51.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.51.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.51.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.51.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.51.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.51.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> memory_share

3.51.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.51.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.51.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> memory_collect

3.51.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.52. Printing statistics.

=== ex1010 ===

   Number of wires:                591
   Number of wire bits:            591
   Number of public wires:         591
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                581
     $shr                          581


yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> pmuxtree

3.55. Executing PMUXTREE pass.

yosys> muxpack

3.56. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.57. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.58. Printing statistics.

=== ex1010 ===

   Number of wires:                591
   Number of wire bits:            591
   Number of public wires:         591
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                581
     $shr                          581


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.59. Executing TECHMAP pass (map to technology primitives).

3.59.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.59.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.59.3. Continuing TECHMAP pass.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fd0f7f1478cf5a106e73d060d53205cbf8187194$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7636 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e763aadd1ab311f1322492dbe9aadfe6e8242843$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1539 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 182 unused cells and 17 unused wires.
Using template $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~694 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 173 unused cells and 17 unused wires.
Using template $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~936 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 18 unused wires.
Using template $paramod$constmap:c5f4f8ca32129684fa47fb6446aec7cd1ad7650d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 14 unused wires.
Using template $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1874 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~648 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~687 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:afe7871c732e6b221dbdbc7044b1cf67e2ea9476$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6ad8944918c12c40aacd554363361ff2846dca80$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71d9d495b6d804aa49472ca9c9d4a54f42e35aca$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4516 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~899 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1173 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~676 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1030 debug messages>

yosys [$paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~749 debug messages>

yosys [$paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:84bbf736fb54ca920280bf7f3a8a661e0905ccc0$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~729 debug messages>

yosys [$paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732fclean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:53ae9ae189e4eab12cc280b7d31e4e95b609f1de$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1882 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1014 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 114 unused cells and 17 unused wires.
Using template $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~953 debug messages>

yosys [$paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 187 unused cells and 16 unused wires.
Using template $paramod$constmap:d0683c72c62f66e28e8432c9f158068a346f1e2a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:eefac78ab3ad66ea215c16168d38422c28b4438d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1610 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~706 debug messages>

yosys [$paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 218 unused cells and 18 unused wires.
Using template $paramod$constmap:4e5c27cbf547b56a517e341e46bfb14b067d7a91$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~953 debug messages>

yosys [$paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 189 unused cells and 16 unused wires.
Using template $paramod$constmap:4b0e4b5d939506f99b6c36d2939f9fba611e7c45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f0cb453a835e1ab8c02c2d30a299611c6f870869$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:912991408392e7862ecaea10acd34256a88d9c84$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0fb670e868b115d2ee15a1fd1944a37213cdb681$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~526 debug messages>

yosys [$paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:d7f455939fbc0799efa08c7ed3d953e4b164a5ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1315 debug messages>

yosys [$paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 245 unused cells and 17 unused wires.
Using template $paramod$constmap:a6b1fe35221961be5a7447c5f525a21188459c88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~777 debug messages>

yosys [$paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:874055e122820cced2e2589d63dbf973bde0c730$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:417a009323c38dc89f67071771309d3c216e7d28$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2618 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~569 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~933 debug messages>

yosys [$paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 17 unused wires.
Using template $paramod$constmap:c4c98aa97c7031e2de65943d8cab235cf1cfc819$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.333. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~952 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~244 debug messages>

yosys [$paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 17 unused wires.
Using template $paramod$constmap:a4f864720226d4e841dfac957d843efc73d98b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~513 debug messages>

yosys [$paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~920 debug messages>

yosys [$paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:f37a58074d4e5b0b4227d8ad3fcd730381f4d3b4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:49b071a283789c9c4213c546a42bbf9f60564dd9$paramod$e3d051dab9b442d9be76ff650ad6f6c489c24a67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.365. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.366. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.367. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~371 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 16 unused wires.
Using template $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.369. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.370. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dclean -purge
Removed 153 unused cells and 17 unused wires.
Using template $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.373. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.375. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.376. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:4938f6be847208cdcbe844cfa0679b6f2eacf723$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.378. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a62692369clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:1d264e5a8bf3fd8f5e075b01c8c4d8cd5ce78f9d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.379. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:e60905c88c6885193de8c893bb9f31d0d86d3252$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.381. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0d68ebffb57107fc7dae6f74d9f5511b4531da0$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~697 debug messages>

yosys [$paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 245 unused cells and 18 unused wires.
Using template $paramod$constmap:42cd762983f86db07811d468fa7ffe03ea186e6d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~933 debug messages>

yosys [$paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 205 unused cells and 16 unused wires.
Using template $paramod$constmap:6d075b97bcb88983ae88753a6a2ec5a01fa8d19d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~770 debug messages>

yosys [$paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:ca7158a90e1f1d3120b97bcffc2b93ffd625063e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.401. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.402. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0fclean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:02b531c2129d0e2f6415574fc5b96839c6545646$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.403. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.404. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a62692369clean -purge
Removed 228 unused cells and 18 unused wires.
Using template $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.405. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.406. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:65c0b0236f527b607c8175fe7781864e34f5a6c9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.407. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.408. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:0788f8098f91889291560d14c9e151c6d1951f43$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.409. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.410. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adclean -purge
Removed 236 unused cells and 16 unused wires.
Using template $paramod$constmap:4a3a86a9d2eb746a7ac072e6ad219f0d3ef75139$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.412. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:56cb6e307d194b332b7fe2e3d26ec3be8fddaec4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.413. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.414. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.415. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.416. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732fclean -purge
Removed 216 unused cells and 17 unused wires.
Using template $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.417. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~746 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.424. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1071 debug messages>

yosys [$paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.425. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~770 debug messages>

yosys [$paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:5a7759141500b556ad5cbdc7af89169b4f2a50fa$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:f3a39498ff46db981ffabca1e4f800d56732b30f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.428. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~900 debug messages>

yosys [$paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:d249d8abe80738effb04f88fa6fec0f057295286$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.435. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~960 debug messages>

yosys [$paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.436. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a62692369clean -purge
Removed 259 unused cells and 18 unused wires.
Using template $paramod$constmap:86f939ee2a12bac22a2c11e9ddbe76e0da5f5a82$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.437. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.438. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~878 debug messages>

yosys [$paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0fclean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:d74f99dbb14fb2ea7e8abc77c3bd6fb476c38b53$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.439. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.440. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:7fd70667e524fb3e7a22dfe4cdc7d7925e04108e$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~412 debug messages>

yosys [$paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 212 unused cells and 16 unused wires.
Using template $paramod$constmap:9f0a09d8372e5bfb82bef59c4582404dadd5ce8b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~408 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185clean -purge
Removed 52 unused cells and 15 unused wires.
Using template $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~1 debug messages>

yosys> stat

3.60. Printing statistics.

=== ex1010 ===

   Number of wires:               5953
   Number of wire bits:         1289214
   Number of public wires:         591
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7558
     $_MUX_                       5770
     $_NOT_                       1649
     $_OR_                         139


yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
<suppressed ~12693 debug messages>
Removed a total of 4231 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 3398 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
<suppressed ~587 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 330 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
<suppressed ~674 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  2733 cells in clk={ }, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2733 gates and 2745 wires to a netlist network with 10 inputs and 10 outputs.

3.94.2.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  1877 cells in clk={ }, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1877 gates and 1887 wires to a netlist network with 10 inputs and 10 outputs.

3.95.2.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  1824 cells in clk={ }, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1824 gates and 1834 wires to a netlist network with 10 inputs and 10 outputs.

3.96.2.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  1796 cells in clk={ }, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1796 gates and 1806 wires to a netlist network with 10 inputs and 10 outputs.

3.97.2.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 7750 unused wires.
<suppressed ~572 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.108. Executing BMUXMAP pass.

yosys> demuxmap

3.109. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_CXZzT5/abc_tmp_1.scr

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
Extracted 1776 gates and 1786 wires to a netlist network with 10 inputs and 10 outputs.

3.110.1.1. Executing ABC.
DE:   #PIs =  10  #Luts =   626  Max Lvl =   5  Avg Lvl =   5.00  [   0.11 sec. at Pass 0]{firstMap}
DE:   #PIs =  10  #Luts =   210  Max Lvl =   3  Avg Lvl =   3.00  [   6.03 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  10  #Luts =   210  Max Lvl =   3  Avg Lvl =   3.00  [   0.69 sec. at Pass 2]{map}
DE:   #PIs =  10  #Luts =   210  Max Lvl =   3  Avg Lvl =   3.00  [   4.33 sec. at Pass 3]{postMap}
DE:   #PIs =  10  #Luts =   210  Max Lvl =   3  Avg Lvl =   3.00  [   1.18 sec. at Pass 4]{map}
DE:   #PIs =  10  #Luts =   210  Max Lvl =   3  Avg Lvl =   3.00  [   4.55 sec. at Pass 5]{postMap}
DE:   #PIs =  10  #Luts =   209  Max Lvl =   4  Avg Lvl =   3.50  [  39.50 sec. at Pass 6]{pushMap}
DE:   #PIs =  10  #Luts =   209  Max Lvl =   4  Avg Lvl =   3.50  [   2.26 sec. at Pass 7]{map}
DE:   #PIs =  10  #Luts =   209  Max Lvl =   4  Avg Lvl =   3.50  [   6.91 sec. at Pass 8]{postMap}
DE:   #PIs =  10  #Luts =   209  Max Lvl =   4  Avg Lvl =   3.50  [   2.37 sec. at Pass 9]{map}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [  39.86 sec. at Pass 10]{pushMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   4.03 sec. at Pass 11]{postMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   1.24 sec. at Pass 12]{map}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   4.84 sec. at Pass 13]{postMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [  30.09 sec. at Pass 14]{pushMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   0.42 sec. at Pass 15]{finalMap}

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.116. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 1786 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.120. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.121. Printing statistics.

=== ex1010 ===

   Number of wires:                217
   Number of wire bits:            217
   Number of public wires:          20
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $lut                          207


yosys> shregmap -minlen 8 -maxlen 20

3.122. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.123. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.124. Printing statistics.

=== ex1010 ===

   Number of wires:                217
   Number of wire bits:            217
   Number of public wires:          20
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $lut                          207


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.125. Executing TECHMAP pass (map to technology primitives).

3.125.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.125.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.125.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~343 debug messages>

yosys> opt_expr -mux_undef

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
<suppressed ~8479 debug messages>

yosys> simplemap

3.127. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
<suppressed ~5352 debug messages>
Removed a total of 1784 cells.

yosys> opt_dff -nodffe -nosdff

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 489 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
<suppressed ~183 debug messages>

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_CXZzT5/abc_tmp_2.scr

3.141. Executing ABC pass (technology mapping using ABC).

3.141.1. Extracting gate netlist of module `\ex1010' to `<abc-temp-dir>/input.blif'..
Extracted 2097 gates and 2109 wires to a netlist network with 10 inputs and 10 outputs.

3.141.1.1. Executing ABC.
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   0.30 sec. at Pass 0]{firstMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   5.30 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   1.21 sec. at Pass 2]{map}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   3.05 sec. at Pass 3]{postMap}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   1.29 sec. at Pass 4]{map}
DE:   #PIs =  10  #Luts =   207  Max Lvl =   4  Avg Lvl =   3.60  [   3.26 sec. at Pass 5]{postMap}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [  25.01 sec. at Pass 6]{pushMap}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [   2.41 sec. at Pass 7]{map}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [   6.68 sec. at Pass 8]{postMap}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [   2.13 sec. at Pass 9]{map}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [  33.51 sec. at Pass 10]{pushMap}
DE:   #PIs =  10  #Luts =   205  Max Lvl =   4  Avg Lvl =   3.60  [   0.47 sec. at Pass 11]{finalMap}

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.

yosys> opt_merge -nomux

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ex1010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ex1010.
Performed a total of 0 changes.

yosys> opt_merge

3.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ex1010'.
Removed a total of 0 cells.

yosys> opt_share

3.147. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.148. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..
Removed 0 unused cells and 929 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module ex1010.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.151. Executing HIERARCHY pass (managing design hierarchy).

3.151.1. Analyzing design hierarchy..
Top module:  \ex1010

3.151.2. Analyzing design hierarchy..
Top module:  \ex1010
Removed 0 unused modules.

yosys> stat

3.152. Printing statistics.

=== ex1010 ===

   Number of wires:                215
   Number of wire bits:            215
   Number of public wires:          20
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                205
     $lut                          205


yosys> opt_clean -purge

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ex1010..

yosys> write_verilog -noattr -nohex synthesized.v

3.154. Executing Verilog backend.
Dumping module `\ex1010'.

Warnings: 581 unique messages, 581 total
End of script. Logfile hash: 19dacd3dbe, CPU: user 26.76s system 0.73s, MEM: 349.18 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 97% 6x abc (1307 sec), 1% 193x clean (13 sec), ...
real 269.09
user 1313.85
sys 20.40
