// Seed: 661064043
module module_0 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7,
    input supply0 id_8,
    output uwire id_9,
    output wire id_10
    , id_14,
    output tri0 id_11,
    output tri0 id_12
);
  uwire id_15 = -1 != -1;
  assign module_1.id_20 = 0;
  wire id_16 = 1;
endmodule
module module_1 #(
    parameter id_30 = 32'd99
) (
    output tri0 id_0
    , id_29,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output wire id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input tri id_10,
    output tri0 id_11,
    output tri0 id_12,
    output wand id_13,
    output wire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    input tri id_18,
    output supply0 id_19,
    output tri1 id_20,
    output wire id_21,
    input supply1 id_22,
    input wand id_23,
    input tri1 id_24,
    input wire id_25,
    input supply0 id_26,
    output wand id_27
);
  localparam id_30 = -1;
  id_31 :
  assert property (@(posedge -1) id_29)
  else $clog2(id_30);
  ;
  logic id_32 = 1;
  assign id_21 = id_26 == id_30;
  defparam id_30.id_30 = -1;
  wire id_33, id_34;
  module_0 modCall_1 (
      id_22,
      id_16,
      id_1,
      id_21,
      id_14,
      id_24,
      id_16,
      id_21,
      id_24,
      id_14,
      id_11,
      id_12,
      id_20
  );
  assign id_6 = {1{1}};
endmodule
