// Seed: 1093649245
module module_0;
  supply1 id_1 = -1, id_2;
  wire id_3;
  ;
  assign id_2 = id_2;
endmodule
program module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5
);
  always_ff $unsigned(46);
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout reg id_2;
  inout wire id_1;
  always id_2 <= -1'd0 + id_2;
endmodule
