{"url": "https://www.ics.uci.edu/~aviral/papers/techCon.html", "content": "<title>TechCon</title>\n<body bgcolor=#ffffff>\n<h2> Compiler-in-the-Loop, ADL-driven Early Architectural Exploration\n</h2>\n  \n<a href=\"http://www.ics.uci.edu/~aviral/papers/TechCon.pdf\"><img\nsrc=\"pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\"></a>\n\n<a href=\"http://www.ics.uci.edu/~aviral/papers/TechCon.ppt\"><img\nsrc=\"ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\"></a>\n\n<p><i>\n<a href=\"http://www.ics.uci.edu/~aviral\"> Aviral Shrivastava </a>,\n<a href=\"http://www.ics.uci.edu/~dutt\"> Nikil Dutt </a>,\n<a href=\"http://www.ics.uci.edu/~nicolau\"> Alex Nicolau</a>, and\n<a href=\"http://search2.intel.com/corporate/default.aspx?culture=en-US&q=Eugene+Earlie\"> Eugene Earlie</a>,\n</i>\n\n<p><b>TECHCON 2005: </b><i>Semiconductor Research Corporation</i>\n\n<p><b>Abstract: </b>\nProcessor architects today critically need software tools that\naccurately track architectural changes made during exploration,\nand provide fast and quantitative feedback for each\ndesign point. Indeed, Design Space Exploration (DSE) without\nthe compiler-in-the-loop (CIL) can be meaningless. To\neffectively explore the processor-memory-coprocessor design\nspace, a system architect critically needs a compiler that can\nexploit the advantages of micro architectural features, hide\nmemory latency and effectively use the coprocessor. This\npaper presents a CIL framework for processor architecture\nDSE. The framework is developed around EXPRESSION,\nan Architecture Description Language (ADL) that captures\nthe functionality and structure of the processor at a high\nlevel. A software toolkit comprising an optimizing compiler,\nan instruction-set simulator and a cycle-accurate simulator\nare parameterized from the ADL, allowing for early estimation\nof performance, power and code size. System designers\ncan modify the ADL to reflect architectural changes;\nfor each change, the applications are re-evaluated using the\narchitecture-sensitive compiler and the cycle-accurate simulator\nand feedback on performance as well as power is provided.\nFurthermore, the ADL can be used as a golden reference\nmodel for the ensuing phases of design and analysis.\nThis paper demonstrates the need and usefulness of CIL\nDSE methodology for the exploration of register bypasses in\nthe Intel XScale architecture.\n<p>\n\n<hr>\n\n<table cellpadding=\"2\" cellspacing=\"2\" border=\"0\" width=\"100%\">\n  <tbody>\n    <tr>\n      <td valign=\"left\">\n      Center For Embedded Computer Systems,<br> \n      Department of Information and Computer Science,<br>\n      University of California, Irvine.\n      </td>\n    \n      <td valign=\"right\">\n      Strategic CAD Labs,<br>\n      Intel Corporation, <br>\n      Hudson, Massachussets.\n      </td>\n    </tr>\n  </tbody>\n</table>\n", "encoding": "ascii"}