

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_zDVy8O
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6gKDUd"
Running: cat _ptx_6gKDUd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_f84RwD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_f84RwD --output-file  /dev/null 2> _ptx_6gKDUdinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6gKDUd _ptx2_f84RwD _ptx_6gKDUdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:15:37 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(83,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 341728 (ipc=341.7) sim_rate=170864 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:15:38 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(80,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 886080 (ipc=443.0) sim_rate=295360 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:15:39 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(55,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1074592 (ipc=358.2) sim_rate=268648 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:15:40 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(31,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(42,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1433728 (ipc=286.7) sim_rate=286745 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:15:41 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(19,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1687136 (ipc=281.2) sim_rate=281189 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:15:42 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(13,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2052480 (ipc=273.7) sim_rate=293211 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:15:43 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(45,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2414752 (ipc=268.3) sim_rate=301844 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:15:44 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2680960 (ipc=268.1) sim_rate=297884 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:15:45 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(36,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(37,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3073536 (ipc=267.3) sim_rate=307353 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:15:46 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(51,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3427424 (ipc=263.6) sim_rate=311584 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:15:47 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(74,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(35,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3684448 (ipc=263.2) sim_rate=307037 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:15:48 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(11,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4289968 (ipc=276.8) sim_rate=329997 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:15:49 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(24,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(28,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(66,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(26,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4796885 (ipc=290.7) sim_rate=342634 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:15:50 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(65,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(16,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(34,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(45,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(12,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5307505 (ipc=303.3) sim_rate=353833 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:15:51 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(19,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(51,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(29,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5579848 (ipc=310.0) sim_rate=348740 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:15:52 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(25,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(29,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(78,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6169355 (ipc=316.4) sim_rate=362903 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:15:53 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(44,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(82,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(89,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(9,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6545464 (ipc=319.3) sim_rate=363636 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:15:54 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(87,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(47,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(43,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(17,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6924425 (ipc=322.1) sim_rate=364443 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:15:55 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(43,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(19,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(18,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(15,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7323541 (ipc=325.5) sim_rate=366177 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:15:56 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(40,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(32,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(33,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(22,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(37,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7894793 (ipc=328.9) sim_rate=375942 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:15:57 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(6,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(15,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(15,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 8202144 (ipc=328.1) sim_rate=372824 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:15:58 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(14,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8483383 (ipc=326.3) sim_rate=368842 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:15:59 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(16,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(27,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(54,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(53,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(26,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9022961 (ipc=328.1) sim_rate=375956 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:16:00 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(57,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(57,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(27,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(14,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9506392 (ipc=333.6) sim_rate=380255 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:16:01 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(11,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(13,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(13,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29245,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29246,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29255,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29256,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29386,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29387,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10013830 (ipc=339.5) sim_rate=385147 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:16:02 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(25,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(61,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29862,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29863,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(41,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29948,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29949,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(21,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30125,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30126,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(77,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30274,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30275,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30342,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30343,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30368,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30369,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(41,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10683466 (ipc=350.3) sim_rate=395683 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:16:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30559,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30560,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(52,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30801,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30802,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(15,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30943,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30944,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30946,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30947,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(45,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10994888 (ipc=354.7) sim_rate=392674 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:16:04 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(19,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31146,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31147,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31221,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31222,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(31,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(15,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31427,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31428,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31469,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31470,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(23,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(29,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31944,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31945,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(24,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11563727 (ipc=361.4) sim_rate=398749 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:16:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(32021,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(48,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32197,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32198,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32239,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(32240,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(71,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(108,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(85,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32816,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32897,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32898,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(112,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32985,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32986,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 12059232 (ipc=365.4) sim_rate=401974 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33081,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33082,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(101,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(50,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(60,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33591,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33592,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33664,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33665,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(58,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33796,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33797,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33841,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33842,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12489032 (ipc=367.3) sim_rate=402872 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:16:07 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(50,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(33,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(32,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12726388 (ipc=368.9) sim_rate=397699 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:16:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34556,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34557,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(40,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(96,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(75,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(31,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(65,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13201558 (ipc=371.9) sim_rate=400047 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:16:09 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(31,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(119,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(83,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(66,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36399,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36435,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36436,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13618311 (ipc=373.1) sim_rate=400538 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:16:10 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(98,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(77,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(43,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(81,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37242,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37243,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37296,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37297,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(63,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14103222 (ipc=376.1) sim_rate=402949 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:16:11 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(109,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37553,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37554,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37566,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37567,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(33,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37860,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37861,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(105,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(64,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38136,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38137,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(53,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14560303 (ipc=378.2) sim_rate=404452 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:16:12 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(86,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38602,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(82,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38908,0), 5 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(49,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39308,0), 5 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(50,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14902532 (ipc=377.3) sim_rate=402771 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39615,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(81,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(71,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(110,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(76,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40492,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 15291095 (ipc=377.6) sim_rate=402397 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40515,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40526,0), 5 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(50,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(45,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(71,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(100,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(89,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15747062 (ipc=379.4) sim_rate=403770 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:16:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41549,0), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(85,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41892,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(80,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(79,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(57,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 16165065 (ipc=380.4) sim_rate=404126 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:16:16 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(82,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(110,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(55,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(67,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43456,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 16556574 (ipc=380.6) sim_rate=403818 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43500,0), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(84,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43684,0), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(84,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44111,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(123,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44177,0), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(71,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(59,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44641,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44649,0), 5 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(88,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44902,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 17111514 (ipc=380.3) sim_rate=407417 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:16:18 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(113,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45292,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(77,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45557,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45612,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(75,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 17390913 (ipc=378.1) sim_rate=404439 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:16:19 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(70,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(126,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46542,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (46680,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46682,0), 4 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(112,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(120,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17769928 (ipc=378.1) sim_rate=403862 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:16:20 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(61,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(91,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(127,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(90,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(109,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 18232703 (ipc=379.8) sim_rate=405171 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:16:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48108,0), 4 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(80,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48344,0), 3 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(63,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48490,0), 3 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48599,0), 3 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(91,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48799,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(104,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48978,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18724154 (ipc=382.1) sim_rate=407046 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:16:22 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(125,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49228,0), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(64,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(90,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(124,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49875,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50007,0), 4 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(104,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(82,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 19360217 (ipc=383.4) sim_rate=411919 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:16:23 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(89,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(96,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(97,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50884,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50961,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51017,0), 3 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(106,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(104,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(108,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 19885000 (ipc=386.1) sim_rate=414270 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:16:24 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(82,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(75,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51852,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51882,0), 3 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(98,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(101,0,0) tid=(202,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52403,0), 3 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(119,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 20432433 (ipc=389.2) sim_rate=416988 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52537,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52539,0), 3 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(78,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52651,0), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(103,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52873,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52967,0), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(120,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(109,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(109,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 20929561 (ipc=391.2) sim_rate=418591 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53553,0), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(96,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53731,0), 3 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(115,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53921,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53928,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53949,0), 2 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(93,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(114,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 21307437 (ipc=391.0) sim_rate=417792 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:16:27 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(113,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(95,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(90,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(95,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(98,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 21822694 (ipc=389.7) sim_rate=419667 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:16:28 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(111,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (56190,0), 3 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(98,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(113,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(127,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(104,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 22289332 (ipc=391.0) sim_rate=420553 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:16:29 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(115,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(104,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57461,0), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(103,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(103,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57823,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57843,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(101,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57944,0), 2 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(122,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(109,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58431,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58475,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 22934456 (ipc=392.0) sim_rate=424712 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (58545,0), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(115,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (59010,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(112,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (59111,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59205,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(106,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59521,0), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(110,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(124,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 23384533 (ipc=389.7) sim_rate=425173 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:16:31 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(109,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(113,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60570,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(113,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (60921,0), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(116,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 23757479 (ipc=389.5) sim_rate=424240 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:16:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61098,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(125,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (61303,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61390,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(126,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61788,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61812,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61869,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(122,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62174,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62219,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62321,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62497,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(110,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63195,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(122,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 24309038 (ipc=379.8) sim_rate=426474 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64035,0), 1 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(121,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64844,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(122,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65228,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65232,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65360,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66003,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 10.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 66004
gpu_sim_insn = 24441600
gpu_ipc =     370.3048
gpu_tot_sim_cycle = 66004
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     370.3048
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 32396
gpu_stall_icnt2sh    = 344274
gpu_total_sim_rate=428800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 2050
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6316
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35776
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37603
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39096
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38544
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34921
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35247
	L1D_cache_core[6]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35771
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36477
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35883
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35168
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38490
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34077
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37983
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37244
	L1D_cache_core[14]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36119
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 548399
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3264
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 547171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461566
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2050
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6316
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 551663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3264
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3264
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 548399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:760622	W0_Idle:27098	W0_Scoreboard:287662	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 276 
maxdqlatency = 0 
maxmflatency = 805 
averagemflatency = 349 
max_icnt2mem_latency = 246 
max_icnt2sh_latency = 66003 
mrq_lat_table:42526 	1479 	2008 	3909 	7451 	5523 	2365 	304 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	236 	64080 	1491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57982 	5070 	1254 	1224 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8371 	34963 	20754 	1460 	3 	0 	0 	0 	0 	0 	0 	80 	175 	1 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         5         5         5         8         6         5         6         6         6         6         6        10         5        14        10 
dram[1]:         6         7         5         6         7         6         6         6         6         6         6         6         9         6        10         9 
dram[2]:         6         5         6         4         6         7         6         5         6         6         6         6        10         6        10        18 
dram[3]:         6         6         6         6         6         6         6         6         6         6         6         6        10         5         9        10 
dram[4]:         6         5         5         6         5         6         6         6         5         6         6         6         5         6        14        14 
dram[5]:         8         5         5         6         6         6         6         6         4         6         6         6         5         6        10        10 
maximum service time to same row:
dram[0]:      1046      1931      1913      1916      1929      1921      1938      1913      1906      1947      1910      1950      2125      1937      2728      1929 
dram[1]:      1431      1935      1917      1921      1933      1925      1944      1916      1913      1951      1915      1987      1937      1941      1957      1932 
dram[2]:      1939      1907      1921      1938      1943      1929      1949      1909      1915      1922      1919      1925      1941      1960      1963      3580 
dram[3]:      1944      1910      1925      1943      1947      1931      1954      1915      1919      1926      1922      1929      1945      1965      2086      2413 
dram[4]:      1922      1915      1907      1949      1913      1938      1904      1919      1937      1931      1938      1932      1929      1972      2737      2537 
dram[5]:      1926      1919      1910      1953      1916      1941      1909      1922      1941      1935      1943      1938      1932      1975      1925      2249 
average row accesses per activate:
dram[0]:  1.283270  1.272727  1.338645  1.302326  1.314065  1.306513  1.353846  1.328302  1.413655  1.399602  1.338552  1.333333  1.397089  1.284895  1.402923  1.354839 
dram[1]:  1.274102  1.233028  1.382716  1.346693  1.350495  1.274766  1.408000  1.348659  1.405190  1.351248  1.379032  1.294340  1.374233  1.354839  1.385567  1.352113 
dram[2]:  1.250464  1.287356  1.297297  1.312500  1.314065  1.307839  1.356455  1.338403  1.408000  1.416499  1.379032  1.332031  1.360324  1.365854  1.346693  1.417722 
dram[3]:  1.281905  1.284895  1.322835  1.349398  1.314065  1.368000  1.330813  1.343511  1.385827  1.469729  1.315385  1.347826  1.322835  1.328063  1.330693  1.360324 
dram[4]:  1.320236  1.267925  1.341317  1.320236  1.306513  1.288136  1.359073  1.323308  1.353846  1.388560  1.384770  1.347826  1.341317  1.365854  1.374233  1.357576 
dram[5]:  1.277567  1.272727  1.330693  1.330693  1.345168  1.259668  1.359073  1.377691  1.388560  1.353846  1.352362  1.299048  1.335984  1.382716  1.420719  1.335984 
average row locality = 65568/48929 = 1.340064
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        352       336       346       333       350       337       350       337       342       333       348       351       347       339       347       338
dram[1]:        359       341       356       339       356       341       358       342       357       338       354       353       361       339       358       341
dram[2]:        342       362       347       358       349       366       345       360       344       349       343       352       348       358       343       363
dram[3]:        354       353       345       355       352       355       351       353       350       348       356       344       355       353       358       352
dram[4]:        360       341       355       343       360       346       366       345       361       338       374       343       365       344       357       351
dram[5]:        359       348       352       344       356       344       355       344       353       341       372       347       358       346       353       347
maximum mf latency per bank:
dram[0]:        616       546       631       546       563       613       641       556       633       578       592       589       583       606       609       590
dram[1]:        611       631       603       545       630       600       640       605       633       596       719       643       599       610       616       553
dram[2]:        573       605       566       590       595       642       584       648       633       613       605       640       547       587       642       707
dram[3]:        616       547       563       556       585       585       645       583       586       583       625       517       606       540       682       570
dram[4]:        631       525       665       556       634       592       740       557       805       619       628       587       719       554       710       604
dram[5]:        588       565       573       549       615       570       600       581       670       557       586       606       598       617       612       586

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=48940 n_act=8170 n_pre=8154 n_req=10931 n_rd=21854 n_write=6 bw_util=1.004
n_activity=79478 dram_eff=1.1
bk0: 1350a 63861i bk1: 1344a 64377i bk2: 1344a 64606i bk3: 1344a 64208i bk4: 1364a 63457i bk5: 1364a 63715i bk6: 1408a 62271i bk7: 1408a 62853i bk8: 1408a 64716i bk9: 1408a 64639i bk10: 1368a 64515i bk11: 1368a 63293i bk12: 1344a 64707i bk13: 1344a 63179i bk14: 1344a 63729i bk15: 1344a 63770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=49014 n_act=8136 n_pre=8120 n_req=10928 n_rd=21852 n_write=2 bw_util=1.003
n_activity=79461 dram_eff=1.1
bk0: 1348a 63453i bk1: 1344a 63318i bk2: 1344a 65038i bk3: 1344a 65316i bk4: 1364a 63838i bk5: 1364a 62465i bk6: 1408a 63450i bk7: 1408a 62685i bk8: 1408a 64704i bk9: 1408a 64233i bk10: 1368a 64455i bk11: 1368a 63987i bk12: 1344a 64372i bk13: 1344a 64333i bk14: 1344a 63912i bk15: 1344a 63595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=49004 n_act=8142 n_pre=8126 n_req=10926 n_rd=21852 n_write=0 bw_util=1.003
n_activity=79312 dram_eff=1.102
bk0: 1348a 63409i bk1: 1344a 62613i bk2: 1344a 63510i bk3: 1344a 63392i bk4: 1364a 62711i bk5: 1368a 62118i bk6: 1408a 62169i bk7: 1408a 61480i bk8: 1408a 64574i bk9: 1408a 64188i bk10: 1368a 64556i bk11: 1364a 63303i bk12: 1344a 63781i bk13: 1344a 63571i bk14: 1344a 63751i bk15: 1344a 63378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.93149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=48986 n_act=8152 n_pre=8136 n_req=10925 n_rd=21850 n_write=0 bw_util=1.003
n_activity=79271 dram_eff=1.103
bk0: 1346a 63580i bk1: 1344a 63645i bk2: 1344a 64443i bk3: 1344a 64190i bk4: 1364a 63277i bk5: 1368a 63273i bk6: 1408a 62052i bk7: 1408a 61803i bk8: 1408a 64336i bk9: 1408a 64689i bk10: 1368a 63533i bk11: 1364a 64302i bk12: 1344a 63196i bk13: 1344a 63179i bk14: 1344a 62991i bk15: 1344a 63590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=48961 n_act=8161 n_pre=8145 n_req=10931 n_rd=21848 n_write=9 bw_util=1.003
n_activity=78948 dram_eff=1.107
bk0: 1344a 63213i bk1: 1344a 63856i bk2: 1344a 64410i bk3: 1344a 63771i bk4: 1364a 62439i bk5: 1368a 62352i bk6: 1408a 60977i bk7: 1408a 60951i bk8: 1408a 62838i bk9: 1408a 63953i bk10: 1368a 62784i bk11: 1364a 63860i bk12: 1344a 62944i bk13: 1344a 63653i bk14: 1344a 63159i bk15: 1344a 62536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.92756
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87124 n_nop=48952 n_act=8168 n_pre=8152 n_req=10927 n_rd=21848 n_write=4 bw_util=1.003
n_activity=79297 dram_eff=1.102
bk0: 1344a 63789i bk1: 1344a 63988i bk2: 1344a 64436i bk3: 1344a 64144i bk4: 1364a 63427i bk5: 1368a 62637i bk6: 1408a 62352i bk7: 1408a 62256i bk8: 1408a 64319i bk9: 1408a 63957i bk10: 1368a 63348i bk11: 1364a 63510i bk12: 1344a 63895i bk13: 1344a 63598i bk14: 1344a 64002i bk15: 1344a 63271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 688
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 204
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 914
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 384
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 347
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 637
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 3, Reservation_fails = 1506
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 490
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 6623
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6057
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 465
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.331

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4135
	minimum = 6
	maximum = 145
Network latency average = 14.2331
	minimum = 6
	maximum = 121
Slowest packet = 22205
Flit latency average = 13.9864
	minimum = 6
	maximum = 121
Slowest flit = 65839
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0739708
	minimum = 0.0624205 (at node 0)
	maximum = 0.0836919 (at node 16)
Accepted packet rate average = 0.0739708
	minimum = 0.0624205 (at node 0)
	maximum = 0.0836919 (at node 16)
Injected flit rate average = 0.221465
	minimum = 0.0626629 (at node 0)
	maximum = 0.416717 (at node 15)
Accepted flit rate average= 0.221465
	minimum = 0.0827526 (at node 20)
	maximum = 0.349918 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4135 (1 samples)
	minimum = 6 (1 samples)
	maximum = 145 (1 samples)
Network latency average = 14.2331 (1 samples)
	minimum = 6 (1 samples)
	maximum = 121 (1 samples)
Flit latency average = 13.9864 (1 samples)
	minimum = 6 (1 samples)
	maximum = 121 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0739708 (1 samples)
	minimum = 0.0624205 (1 samples)
	maximum = 0.0836919 (1 samples)
Accepted packet rate average = 0.0739708 (1 samples)
	minimum = 0.0624205 (1 samples)
	maximum = 0.0836919 (1 samples)
Injected flit rate average = 0.221465 (1 samples)
	minimum = 0.0626629 (1 samples)
	maximum = 0.416717 (1 samples)
Accepted flit rate average = 0.221465 (1 samples)
	minimum = 0.0827526 (1 samples)
	maximum = 0.349918 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 428800 (inst/sec)
gpgpu_simulation_rate = 1157 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 55937.523438 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
