// Seed: 2353030489
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3[-1 : -1],
    output tri1 id_4
    , id_7,
    input tri0 id_5
);
  assign id_1 = -1;
  logic id_8;
  wire  id_9;
  ;
  wire id_10;
  wire id_11;
  ;
  wire id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd94
) (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri1 _id_3[-1 'b0 ==  id_3 : 1 'b0],
    input tri0 id_4
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
