{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:11 2025 " "Info: Processing started: Mon Apr 14 00:37:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 " "Info: Detected ripple clock \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1\" as buffer" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register TableRom:inst9\|REG_FF\[2\] register REG_RS:inst14\|RS_FF\[7\] 41.36 MHz 24.178 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 41.36 MHz between source register \"TableRom:inst9\|REG_FF\[2\]\" and destination register \"REG_RS:inst14\|RS_FF\[7\]\" (period= 24.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.778 ns + Longest register register " "Info: + Longest register to register delay is 11.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TableRom:inst9\|REG_FF\[2\] 1 REG LCFF_X57_Y11_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y11_N27; Fanout = 4; REG Node = 'TableRom:inst9\|REG_FF\[2\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.438 ns) 1.493 ns Decod4X16:inst1\|EqD~3 2 COMB LCCOMB_X56_Y10_N20 4 " "Info: 2: + IC(1.055 ns) + CELL(0.438 ns) = 1.493 ns; Loc. = LCCOMB_X56_Y10_N20; Fanout = 4; COMB Node = 'Decod4X16:inst1\|EqD~3'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 } "NODE_NAME" } } { "decod4x16.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/decod4x16.tdf" 8 86 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.408 ns) 2.205 ns A~3 3 COMB LCCOMB_X56_Y10_N30 8 " "Info: 3: + IC(0.304 ns) + CELL(0.408 ns) = 2.205 ns; Loc. = LCCOMB_X56_Y10_N30; Fanout = 8; COMB Node = 'A~3'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { Decod4X16:inst1|EqD~3 A~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.438 ns) 4.553 ns A~18 4 COMB LCCOMB_X55_Y10_N4 1 " "Info: 4: + IC(1.910 ns) + CELL(0.438 ns) = 4.553 ns; Loc. = LCCOMB_X55_Y10_N4; Fanout = 1; COMB Node = 'A~18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A~3 A~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.242 ns) 5.476 ns A~19 5 COMB LCCOMB_X54_Y10_N28 10 " "Info: 5: + IC(0.681 ns) + CELL(0.242 ns) = 5.476 ns; Loc. = LCCOMB_X54_Y10_N28; Fanout = 10; COMB Node = 'A~19'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { A~18 A~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.393 ns) 7.105 ns ULA:inst7\|op_1~7 6 COMB LCCOMB_X55_Y12_N18 2 " "Info: 6: + IC(1.236 ns) + CELL(0.393 ns) = 7.105 ns; Loc. = LCCOMB_X55_Y12_N18; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~7'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { A~19 ULA:inst7|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.176 ns ULA:inst7\|op_1~9 7 COMB LCCOMB_X55_Y12_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.176 ns; Loc. = LCCOMB_X55_Y12_N20; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~7 ULA:inst7|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.247 ns ULA:inst7\|op_1~11 8 COMB LCCOMB_X55_Y12_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.247 ns; Loc. = LCCOMB_X55_Y12_N22; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~11'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~9 ULA:inst7|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.318 ns ULA:inst7\|op_1~13 9 COMB LCCOMB_X55_Y12_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.318 ns; Loc. = LCCOMB_X55_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~13'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~11 ULA:inst7|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.728 ns ULA:inst7\|op_1~14 10 COMB LCCOMB_X55_Y12_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.728 ns; Loc. = LCCOMB_X55_Y12_N26; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~14'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst7|op_1~13 ULA:inst7|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.150 ns) 8.550 ns ULA:inst7\|Z\[7\]~111 11 COMB LCCOMB_X54_Y12_N24 1 " "Info: 11: + IC(0.672 ns) + CELL(0.150 ns) = 8.550 ns; Loc. = LCCOMB_X54_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~111'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.245 ns) 9.046 ns ULA:inst7\|Z\[7\]~113 12 COMB LCCOMB_X54_Y12_N18 1 " "Info: 12: + IC(0.251 ns) + CELL(0.245 ns) = 9.046 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~113'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.242 ns) 9.987 ns ULA:inst7\|Z\[7\]~114 13 COMB LCCOMB_X54_Y11_N0 5 " "Info: 13: + IC(0.699 ns) + CELL(0.242 ns) = 9.987 ns; Loc. = LCCOMB_X54_Y11_N0; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[7\]~114'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.279 ns) 11.778 ns REG_RS:inst14\|RS_FF\[7\] 14 REG IOC_X57_Y0_N3 1 " "Info: 14: + IC(1.512 ns) + CELL(0.279 ns) = 11.778 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 29.36 % ) " "Info: Total cell delay = 3.458 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 70.64 % ) " "Info: Total interconnect delay = 8.320 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 A~3 A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { TableRom:inst9|REG_FF[2] {} Decod4X16:inst1|EqD~3 {} A~3 {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 1.055ns 0.304ns 1.910ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.349 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[7\] 4 REG IOC_X57_Y0_N3 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.332 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.332 ns TableRom:inst9\|REG_FF\[2\] 4 REG LCFF_X57_Y11_N27 4 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.332 ns; Loc. = LCFF_X57_Y11_N27; Fanout = 4; REG Node = 'TableRom:inst9\|REG_FF\[2\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.37 % ) " "Info: Total cell delay = 2.303 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.029 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.029 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns + " "Info: + Micro setup delay of destination is 0.078 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 A~3 A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { TableRom:inst9|REG_FF[2] {} Decod4X16:inst1|EqD~3 {} A~3 {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 1.055ns 0.304ns 1.910ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] CLOCK_27 830 ps " "Info: Found hold time violation between source  pin or register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]\" and destination pin or register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]\" for clock \"CLOCK_27\" (Hold time is 830 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.209 ns + Largest " "Info: + Largest clock skew is 3.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 5.886 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.610 ns) + CELL(0.297 ns) 5.886 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] 2 REG IOC_X29_Y0_N0 1 " "Info: 2: + IC(4.610 ns) + CELL(0.297 ns) = 5.886 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 21.68 % ) " "Info: Total cell delay = 1.276 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 78.32 % ) " "Info: Total interconnect delay = 4.610 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 2.677 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] 3 REG LCFF_X32_Y1_N17 2 " "Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X32_Y1_N17; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.63 % ) " "Info: Total cell delay = 1.516 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.232 ns - Shortest register register " "Info: - Shortest register to register delay is 2.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] 1 REG LCFF_X32_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y1_N17; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.414 ns) 0.728 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita17~COUT 2 COMB LCCOMB_X32_Y1_N16 1 " "Info: 2: + IC(0.314 ns) + CELL(0.414 ns) = 0.728 ns; Loc. = LCCOMB_X32_Y1_N16; Fanout = 1; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita17~COUT'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 119 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.138 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18 3 COMB LCCOMB_X32_Y1_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.138 ns; Loc. = LCCOMB_X32_Y1_N18; Fanout = 2; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 124 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.279 ns) 2.232 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] 4 REG IOC_X29_Y0_N0 1 " "Info: 4: + IC(0.815 ns) + CELL(0.279 ns) = 2.232 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 49.42 % ) " "Info: Total cell delay = 1.103 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 50.58 % ) " "Info: Total interconnect delay = 1.129 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.314ns 0.000ns 0.815ns } { 0.000ns 0.414ns 0.410ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.103 ns + " "Info: + Micro hold delay of destination is 0.103 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.314ns 0.000ns 0.815ns } { 0.000ns 0.414ns 0.410ns 0.279ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 pin SW\[3\] register REG_RS:inst14\|RS_FF\[7\] 6.005 ns " "Info: Slack time is 6.005 ns for clock \"CLOCK_27\" between source pin \"SW\[3\]\" and destination register \"REG_RS:inst14\|RS_FF\[7\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "10.000 ns + register " "Info: + tsu requirement for source pin and destination register is 10.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "3.995 ns - " "Info: - tsu from clock to input pin is 3.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.266 ns + Longest pin register " "Info: + Longest pin to register delay is 10.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.419 ns) 3.041 ns A~18 2 COMB LCCOMB_X55_Y10_N4 1 " "Info: 2: + IC(1.623 ns) + CELL(0.419 ns) = 3.041 ns; Loc. = LCCOMB_X55_Y10_N4; Fanout = 1; COMB Node = 'A~18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { SW[3] A~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.242 ns) 3.964 ns A~19 3 COMB LCCOMB_X54_Y10_N28 10 " "Info: 3: + IC(0.681 ns) + CELL(0.242 ns) = 3.964 ns; Loc. = LCCOMB_X54_Y10_N28; Fanout = 10; COMB Node = 'A~19'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { A~18 A~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.393 ns) 5.593 ns ULA:inst7\|op_1~7 4 COMB LCCOMB_X55_Y12_N18 2 " "Info: 4: + IC(1.236 ns) + CELL(0.393 ns) = 5.593 ns; Loc. = LCCOMB_X55_Y12_N18; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~7'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { A~19 ULA:inst7|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.664 ns ULA:inst7\|op_1~9 5 COMB LCCOMB_X55_Y12_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.664 ns; Loc. = LCCOMB_X55_Y12_N20; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~7 ULA:inst7|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.735 ns ULA:inst7\|op_1~11 6 COMB LCCOMB_X55_Y12_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.735 ns; Loc. = LCCOMB_X55_Y12_N22; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~11'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~9 ULA:inst7|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.806 ns ULA:inst7\|op_1~13 7 COMB LCCOMB_X55_Y12_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.806 ns; Loc. = LCCOMB_X55_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~13'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~11 ULA:inst7|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.216 ns ULA:inst7\|op_1~14 8 COMB LCCOMB_X55_Y12_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 6.216 ns; Loc. = LCCOMB_X55_Y12_N26; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~14'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst7|op_1~13 ULA:inst7|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.150 ns) 7.038 ns ULA:inst7\|Z\[7\]~111 9 COMB LCCOMB_X54_Y12_N24 1 " "Info: 9: + IC(0.672 ns) + CELL(0.150 ns) = 7.038 ns; Loc. = LCCOMB_X54_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~111'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.245 ns) 7.534 ns ULA:inst7\|Z\[7\]~113 10 COMB LCCOMB_X54_Y12_N18 1 " "Info: 10: + IC(0.251 ns) + CELL(0.245 ns) = 7.534 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~113'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.242 ns) 8.475 ns ULA:inst7\|Z\[7\]~114 11 COMB LCCOMB_X54_Y11_N0 5 " "Info: 11: + IC(0.699 ns) + CELL(0.242 ns) = 8.475 ns; Loc. = LCCOMB_X54_Y11_N0; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[7\]~114'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.279 ns) 10.266 ns REG_RS:inst14\|RS_FF\[7\] 12 REG IOC_X57_Y0_N3 1 " "Info: 12: + IC(1.512 ns) + CELL(0.279 ns) = 10.266 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 34.99 % ) " "Info: Total cell delay = 3.592 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.674 ns ( 65.01 % ) " "Info: Total interconnect delay = 6.674 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns + " "Info: + Micro setup delay of destination is 0.078 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.349 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[7\] 4 REG IOC_X57_Y0_N3 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[4\] REG_RS:inst14\|RS_FF\[4\] 9.525 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[4\]\" through register \"REG_RS:inst14\|RS_FF\[4\]\" is 9.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.349 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[4\] 4 REG IOC_X57_Y0_N0 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.153 ns + " "Info: + Micro clock to output delay of source is 0.153 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.023 ns + Longest register pin " "Info: + Longest register to pin delay is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_RS:inst14\|RS_FF\[4\] 1 REG IOC_X57_Y0_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.023 ns) 3.023 ns LEDG\[4\] 2 PIN PIN_U18 0 " "Info: 2: + IC(0.000 ns) + CELL(3.023 ns) = 3.023 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1112 -144 32 1128 "LEDG\[8\]" "" } { 688 480 656 704 "LEDG\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 100.00 % ) " "Info: Total cell delay = 3.023 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:inst14|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:inst14|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst2\|REG_FF\[6\] SW\[6\] CLOCK_27 2.376 ns register " "Info: th for register \"PC:inst2\|REG_FF\[6\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_27\") is 2.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.339 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.339 ns PC:inst2\|REG_FF\[6\] 4 REG LCFF_X55_Y12_N9 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.339 ns; Loc. = LCFF_X55_Y12_N9; Fanout = 2; REG Node = 'PC:inst2\|REG_FF\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.33 % ) " "Info: Total cell delay = 2.303 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.036 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.036 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.229 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.150 ns) 2.621 ns A~9 2 COMB LCCOMB_X56_Y11_N14 1 " "Info: 2: + IC(1.482 ns) + CELL(0.150 ns) = 2.621 ns; Loc. = LCCOMB_X56_Y11_N14; Fanout = 1; COMB Node = 'A~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { SW[6] A~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 3.114 ns A~10 3 COMB LCCOMB_X56_Y11_N8 11 " "Info: 3: + IC(0.251 ns) + CELL(0.242 ns) = 3.114 ns; Loc. = LCCOMB_X56_Y11_N8; Fanout = 11; COMB Node = 'A~10'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { A~9 A~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.271 ns) 4.145 ns ULA:inst7\|Z\[6\]~120 4 COMB LCCOMB_X55_Y12_N8 5 " "Info: 4: + IC(0.760 ns) + CELL(0.271 ns) = 4.145 ns; Loc. = LCCOMB_X55_Y12_N8; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[6\]~120'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { A~10 ULA:inst7|Z[6]~120 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.229 ns PC:inst2\|REG_FF\[6\] 5 REG LCFF_X55_Y12_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.229 ns; Loc. = LCFF_X55_Y12_N9; Fanout = 2; REG Node = 'PC:inst2\|REG_FF\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 41.05 % ) " "Info: Total cell delay = 1.736 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.493 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.493 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { SW[6] A~9 A~10 ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "4.229 ns" { SW[6] {} SW[6]~combout {} A~9 {} A~10 {} ULA:inst7|Z[6]~120 {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 1.482ns 0.251ns 0.760ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.242ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { SW[6] A~9 A~10 ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "4.229 ns" { SW[6] {} SW[6]~combout {} A~9 {} A~10 {} ULA:inst7|Z[6]~120 {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 1.482ns 0.251ns 0.760ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.242ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:11 2025 " "Info: Processing ended: Mon Apr 14 00:37:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
