// Seed: 4072384811
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wire id_15
);
endmodule
module module_1 (
    output supply0 id_0
    , id_12,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    output wand id_8,
    output tri id_9,
    output tri0 id_10
);
  assign id_8 = id_12 == id_12;
  module_0(
      id_5,
      id_12,
      id_2,
      id_8,
      id_1,
      id_5,
      id_4,
      id_2,
      id_12,
      id_12,
      id_2,
      id_10,
      id_3,
      id_1,
      id_12,
      id_0
  );
  assign id_12 = id_5;
endmodule
