// Seed: 1832396534
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2
    , id_27,
    output supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_28,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14
    , id_29,
    input supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    output tri1 id_18,
    input supply1 id_19,
    input wire id_20,
    output wire id_21,
    input tri1 id_22,
    input wire id_23,
    input uwire id_24
    , id_30,
    input tri0 id_25
);
  assign id_30 = 1'b0;
  assign id_29 = 1;
  string id_31 = "";
  wire   id_32;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1
    , id_12,
    output wire id_2,
    output tri  id_3,
    input  wor  id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    input  tri  id_7,
    input  tri  id_8,
    input  wire id_9,
    input  tri0 id_10
);
  assign id_12 = id_8;
  module_0(
      id_10,
      id_3,
      id_8,
      id_12,
      id_6,
      id_12,
      id_3,
      id_7,
      id_12,
      id_0,
      id_0,
      id_1,
      id_5,
      id_7,
      id_10,
      id_0,
      id_5,
      id_8,
      id_2,
      id_10,
      id_10,
      id_12,
      id_4,
      id_10,
      id_7,
      id_5
  );
endmodule
