# ğŸš€ RISC-V Reference SoC Tapeout Program (VSD)

## ğŸ”§ Tools Installation Guide

---

### âœ… System Requirements

Make sure your system meets the following requirements before starting installation:

- **ğŸ’» OS:** Ubuntu 20.04 or higher  
- **ğŸ§  RAM:** 6 GB or more  
- **ğŸ’¾ Storage:** 50 GB HDD/SSD free space  
- **âš™ï¸ CPU:** 4 vCPUs  

---

### ğŸ” Tool Setup & Installation

#### 1ï¸âƒ£ Yosys â€“ RTL Synthesis Tool

Yosys is used for synthesizing Verilog RTL designs.

**Installation steps:**
```bash
sudo apt-get update
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt-get install make build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 \
    libboost-system-dev libboost-python-dev \
    libboost-thread-dev libboost-test-dev
make config-gcc
git submodule update --init --recursive
make 
sudo make install
```

**âœ” Explanation:**
- `git clone` â†’ Downloads Yosys source code
- `apt-get install` â†’ Installs required dependencies
- `make` â†’ Compiles the source code
- `sudo make install` â†’ Installs Yosys globally

---

#### 2ï¸âƒ£ Icarus Verilog (iverilog) â€“ Verilog Simulator

Icarus Verilog is used for compiling and simulating Verilog HDL.

**Installation steps:**
```bash
sudo apt-get update
sudo apt-get install iverilog
```

**âœ” Explanation:**
- Installed directly from Ubuntuâ€™s package manager.

---

#### 3ï¸âƒ£ GTKWave â€“ Waveform Viewer

GTKWave is used to visualize simulation waveforms (.vcd files).

**Installation steps:**
```bash
sudo apt-get update
sudo apt-get install gtkwave
```

**âœ” Explanation:**
- Simple one-command installation for waveform debugging.

---

### ğŸ› ï¸ Verification

Run the following commands to confirm installations:

```bash
yosys

![Alt Text](Images/yosys.png)

iverilog -V

![Alt Text](Images/iverilog.png)

gtkwave -V

![Alt Text](Images/gtkwave.png)
```

âœ… If all versions are displayed correctly, your setup is successful.

---

### ğŸ“Š Tools Summary

- **Yosys** â†’ RTL synthesis â†’ `yosys`
- **Icarus** â†’ Verilog simulation â†’ `iverilog -V` 
- **GTKWave** â†’ Waveform visualization â†’ `gtkwave --version`
---

### ğŸ¯ Summary

By completing these steps, you will have:

- **Yosys** â†’ RTL synthesis
- **Icarus Verilog (iverilog)** â†’ HDL simulation
- **GTKWave** â†’ Waveform visualization

âœ… Ready to use for the RISC-V SoC Tapeout flow ğŸš€
