# AArch64 latency / throughput benchmark report

Generated by https://github.com/ocxtal/insn_bench_aarch64 (commit: unknown).

## Scalar load

| instruction | latency | throughput |
|--------|--------|--------|
| ldr (imm; ofs = 0) | 3.02 | 0.99 |
| ldr (imm; ofs = 16) | 3.02 | 1.00 |
| ldr (imm; pre, ofs = 0) | 3.01 | 1.00 |
| ldr (imm; pre, ofs = 16) | 3.01 | - |
| ldr (imm; post, ofs = 0) | 3.01 | 1.00 |
| ldr (imm; post, ofs = 16) | 3.01 | - |
| ldr (ptr fwd.; imm; pre, ofs = 16) | 3.01 | - |
| ldr (ptr fwd.; imm; post, ofs = 16) | 3.00 | - |
| ldr (imm; ofs = 0; unaligned) | 5.02 | 0.50 |
| ldr (imm; ofs = 16; unaligned) | 5.02 | 0.50 |
| ldr (imm; ofs = 0; cross-cache) | 5.02 | 0.50 |
| ldr (imm; ofs = 0; cross-page) | 5.02 | 0.50 |
| ldr (reg) | 3.01 | 1.00 |
| ldr (reg; <<3) | 3.01 | 1.00 |
| ldr (literal) | - | 0.66 |
| ldr (reg; unaligned) | 5.02 | 0.50 |
| ldr (reg; <<3; unaligned) | 5.02 | 0.50 |
| ldrb (imm; ofs = 0) | 4.02 | 0.50 |
| ldrb (imm; ofs = 16) | 4.02 | 0.50 |
| ldrb (reg) | 4.02 | 1.00 |
| ldrb (imm; ofs = 0; unaligned) | 4.02 | 0.50 |
| ldrb (imm; ofs = 16; unaligned) | 4.02 | 0.50 |
| ldrb (reg; unaligned) | 4.02 | 1.00 |
| ldrsb (imm; ofs = 0) | 4.02 | 0.50 |
| ldrsb (imm; ofs = 16) | 4.02 | 0.50 |
| ldrsb (reg) | 4.02 | 1.00 |
| ldrsb (imm; ofs = 0; unaligned) | 4.02 | 0.50 |
| ldrsb (imm; ofs = 16; unaligned) | 4.02 | 0.50 |
| ldrsb (reg; unaligned) | 4.02 | 1.00 |
| ldrh (imm; ofs = 0) | 4.02 | 0.50 |
| ldrh (imm; ofs = 16) | 4.02 | 0.50 |
| ldrh (reg) | 4.02 | 1.00 |
| ldrh (imm; ofs = 0; unaligned) | 4.02 | 0.50 |
| ldrh (imm; ofs = 16; unaligned) | 4.02 | 0.50 |
| ldrh (reg; unaligned) | 4.02 | 1.00 |
| ldrsh (imm; ofs = 0) | 4.02 | 0.50 |
| ldrsh (imm; ofs = 16) | 4.03 | 0.50 |
| ldrsh (reg) | 4.02 | 0.99 |
| ldrsh (imm; ofs = 0; unaligned) | 4.02 | 0.50 |
| ldrsh (imm; ofs = 16; unaligned) | 4.02 | 0.50 |
| ldrsh (reg; unaligned) | 4.02 | 1.00 |
| ldrsw (imm; ofs = 0) | 4.02 | 0.50 |
| ldrsw (imm; ofs = 16) | 4.02 | 0.50 |
| ldrsw (reg) | 4.02 | 0.99 |
| ldrsw (literal) | - | 0.99 |
| ldrsw (imm; ofs = 0; unaligned) | 4.02 | 0.50 |
| ldrsw (imm; ofs = 16; unaligned) | 4.02 | 0.50 |
| ldrsw (reg; unaligned) | 4.02 | 1.00 |
| ldur (ofs = 0) | 3.01 | 1.00 |
| ldur (ofs = 16) | 3.01 | 1.00 |
| ldur (ofs = 0; unaligned) | 5.02 | 0.50 |
| ldur (ofs = 16; unaligned) | 5.02 | 0.50 |
| ldurb (ofs = 0) | 4.02 | 0.50 |
| ldurb (ofs = 16) | 4.02 | 0.50 |
| ldurb (ofs = 0; unaligned) | 4.02 | 0.50 |
| ldurb (ofs = 16; unaligned) | 4.02 | 0.50 |
| ldurh (ofs = 0) | 4.02 | 0.50 |
| ldurh (ofs = 16) | 4.02 | 0.50 |
| ldurh (ofs = 0; unaligned) | 4.02 | 0.50 |
| ldurh (ofs = 16; unaligned) | 4.02 | 0.50 |
| ldursb (ofs = 0) | 4.02 | 0.50 |
| ldursb (ofs = 16) | 4.02 | 0.50 |
| ldursb (ofs = 0; unaligned) | 4.02 | 0.50 |
| ldursb (ofs = 16; unaligned) | 4.02 | 0.50 |
| ldursh (ofs = 0) | 4.02 | 0.50 |
| ldursh (ofs = 16) | 4.02 | 0.50 |
| ldursh (ofs = 0; unaligned) | 4.02 | 0.50 |
| ldursh (ofs = 16; unaligned) | 4.02 | 0.50 |
| ldursw (ofs = 0) | 4.02 | 0.50 |
| ldursw (ofs = 16) | 4.02 | 0.50 |
| ldursw (ofs = 0; unaligned) | 4.02 | 0.50 |
| ldursw (ofs = 16; unaligned) | 4.02 | 0.50 |
| ldp (x; ofs = 0; 1st elem) | 3.01 | 0.50 |
| ldp (x; ofs = 0; 2nd elem) | 4.02 | 0.50 |
| ldp (w; ofs = 0; 1st elem) | 4.02 | 0.33 |
| ldp (w; ofs = 0; 2nd elem) | 4.02 | 0.33 |
| ldp (x; ofs = 0; 1st elem; unaligned) | 5.02 | 0.33 |
| ldp (x; ofs = 0; 2nd elem; unaligned) | 6.03 | 0.33 |
| ldp (w; ofs = 0; 1st elem; unaligned) | 5.02 | 0.25 |
| ldp (w; ofs = 0; 2nd elem; unaligned) | 5.02 | 0.25 |
| ldpsw (ofs = 0; 1st elem) | 4.02 | 0.33 |
| ldpsw (ofs = 0; 2nd elem) | 4.02 | 0.33 |
| ldpsw (ofs = 0; 1st elem; unaligned) | 5.02 | 0.25 |
| ldpsw (ofs = 0; 2nd elem; unaligned) | 5.03 | 0.25 |
| ldnp | - | 0.29 |

## Scalar store (throughput)

| instruction | latency | throughput |
|--------|--------|--------|
| str (imm; ofs = 0) | - | 1.00 |
| str (imm; ofs = 16) | - | 1.00 |
| str (imm; pre, ofs = 0) | - | 1.00 |
| str (imm; pre, ofs = 16) | - | 0.99 |
| str (imm; post, ofs = 0) | - | 1.00 |
| str (imm; post, ofs = 16) | - | 0.99 |
| str (imm; ofs = 0; unaligned) | - | 1.00 |
| str (imm; ofs = 16; unaligned) | - | 1.00 |
| str (imm; pre, ofs = 0; unaligned) | - | 1.00 |
| str (imm; pre, ofs = 16; unaligned) | - | 0.99 |
| str (imm; post, ofs = 0; unaligned) | - | 1.00 |
| str (imm; post, ofs = 16; unaligned) | - | 0.99 |
| str (imm; ofs = 0; cross-cache) | - | 0.50 |
| str (imm; pre, ofs = 0; cross-cache) | - | 0.50 |
| str (imm; post, ofs = 0; cross-cache) | - | 0.50 |
| str (imm; ofs = 0; cross-page) | - | 0.50 |
| str (imm; pre, ofs = 0; cross-page) | - | 0.50 |
| str (imm; post, ofs = 0; cross-page) | - | 0.50 |
| str (reg) | - | 1.00 |
| str (reg; <<3) | - | 1.00 |
| strb (reg) | - | 1.00 |
| strh (reg) | - | 1.00 |
| stur (imm; ofs = 0) | - | 1.00 |
| sturb (imm; ofs = 0) | - | 1.00 |
| sturh (imm; ofs = 0) | - | 1.00 |
| stp (ofs = 0) | - | 1.00 |

## Scalar store-to-load

| instruction | latency | throughput |
|--------|--------|--------|
| str -> ldr (ofs = 0 -> ofs = 0) | 3.01 | 0.33 |
| str -> ldur (ofs = 0 -> ofs = 1) | 5.02 | 0.20 |
| stur -> ldr (ofs = 1 -> ofs = 1) | 3.01 | 0.33 |
| stur -> ldur (ofs = 1 -> ofs = 1) | 5.02 | 0.20 |
| stur -> ldur (cross-cache -> aligned) | 5.02 | 0.20 |
| stur -> ldur (aligned -> cross-cache) | 3.01 | 0.33 |
| stur -> ldur (cross-cache -> cross-cache) | 4.02 | 0.25 |
| stp -> ldp (ofs = 0 -> ofs = 0) | 5.03 | 0.20 |
| stp -> ldp (ofs = 0 -> ofs = 0; swap) | 5.02 | 0.20 |
| stp -> ldp (ofs = 0 -> ofs = 8) | 5.02 | 0.20 |
| stp -> ldp (ofs = 8 -> ofs = 0) | 4.02 | 0.25 |

## Branch

| instruction | latency | throughput |
|--------|--------|--------|
| b (pc+4) | 3.03 | 0.33 |
| b (pc+8) | 3.03 | 0.33 |
| b (pc+4) // add (chain) | 3.03 | 0.33 |
| b (pc+4) // add x 2 (chain) | 4.04 | 0.25 |
| adr -> br (pc+4) | 4.03 | 0.25 |
| adr -> br (pc+4) // add (chain) | 6.51 | 0.15 |
| adr -> br (pc+4) // add x 2 (chain) | 6.72 | 0.15 |
| bl-ret | 6.05 | 0.17 |
| bl-ret // add (chain) | 6.05 | 0.17 |
| bl-ret // add x 2 (chain) | 7.05 | 0.14 |
| bl-ret // add x 3 (chain) | 7.05 | 0.14 |
| blr-ret | 8.04 | 0.12 |
| blr-ret // add (chain) | 8.04 | 0.12 |
| blr-ret // add x 2 (chain) | 9.05 | 0.11 |
| blr-ret // add x 3 (chain) | 9.05 | 0.11 |
| cbz (pc+4; taken) | 1.01 | 0.99 |
| cbz (pc+4; taken) // add (chain) | 1.01 | 0.99 |
| cbz (pc+4; taken) // add x 2 (chain) | 2.01 | 0.50 |
| cbz (pc+4; taken) // b (pc+4) | - | 0.25 |
| cbz (pc+4; not taken) | 1.01 | 0.99 |
| cbz (pc+4; not taken) // add (chain) | 1.01 | 0.99 |
| cbz (pc+4; not taken) // add x 2 (chain) | 2.01 | 0.50 |
| cbz (pc+4; not taken) // b (pc+4) | - | 0.25 |
| cbnz (pc+4; taken) | 3.03 | 0.33 |
| cbnz (pc+4; not taken) | 3.03 | 0.33 |
| tbz (pc+4; taken) | 3.03 | 0.33 |
| tbz (pc+4; not taken) | 1.01 | 0.99 |
| tbnz (pc+4; taken) | 3.03 | 0.33 |
| tbnz (pc+4; not taken) | 1.01 | 0.99 |
| adds -> b.eq (pc+4; taken) | 3.04 | 0.33 |
| adds -> b.eq (pc+4; not taken) | 1.01 | 0.99 |
| fcmp -> b.eq (pc+4; taken) | 3.03 | 0.33 |
| fcmp -> b.ne (pc+4; not taken) | 1.02 | 0.98 |
| and -> cbz (pc+4; full random) | 6.27 | 0.16 |
| and -> cbnz (pc+4; full random) | 6.29 | 0.16 |
| and -> cbz (pc+4; full random) // add (chain) | 7.93 | 0.13 |
| and -> cbnz (pc+4; full random) // add (chain) | 7.94 | 0.13 |
| and -> cbz (pc+4; full random) // add x 2 (chain) | 9.57 | 0.10 |
| and -> cbnz (pc+4; full random) // add x 2 (chain) | 9.58 | 0.10 |
| tbz (pc+4; full random) | 5.15 | 0.19 |
| tbnz (pc+4; full random) | 5.16 | 0.19 |
| tbz (pc+4; full random) // add (chain) | 6.27 | 0.16 |
| tbnz (pc+4; full random) // add (chain) | 6.28 | 0.16 |
| tbz (pc+4; full random) // add x 2 (chain) | 7.92 | 0.13 |
| tbnz (pc+4; full random) // add x 2 (chain) | 7.94 | 0.13 |
| tbz (pc+4; full random) | 9.73 | 0.10 |
| tbnz (pc+4; full random) | 9.73 | 0.10 |
| tbz (pc+4; full random) // add (chain) | 11.37 | 0.09 |
| tbnz (pc+4; full random) // add (chain) | 11.37 | 0.09 |
| tbz (pc+4; full random) // add x 2 (chain) | 13.00 | 0.08 |
| tbnz (pc+4; full random) // add x 2 (chain) | 12.99 | 0.08 |

## Scalar nop and move

| instruction | latency | throughput |
|--------|--------|--------|
| nop | - | 1.99 |
| mov (x -> x) | 1.00 | 1.99 |
| mov (x -> x; chain) | - | 1.00 |
| mov (v.b -> v.b) | 1.01 | 0.99 |
| mov (v.b -> v.b; chain) | - | 0.99 |
| mov / movz (imm; 0x00) | - | 1.99 |
| mov / movz (imm; 0x1ffc) | - | 1.99 |
| mov / movz (imm; 0x1ffc<<16) | - | 1.99 |
| mov (mask imm; 0x1ffffffffffc) | - | 1.99 |
| mov / movn (imm; 0x1ffc) | - | 1.99 |
| mov / movn (imm; 0x1ffc<<16) | - | 1.99 |
| movk (0x00) | - | 1.99 |
| movk (0x1ffc) | - | 1.99 |
| movk (0x1ffc<<16) | - | 1.99 |
| eor (reg; clearing idiom) | 1.00 | 1.99 |
| sub (reg; clearing idiom) | 1.00 | 1.99 |
| eor.b (clearing idiom) | 1.01 | 0.99 |
| sub.b (clearing idiom) | 2.01 | 0.99 |

## Scalar integer add, sub, and neg

| instruction | latency | throughput |
|--------|--------|--------|
| add (reg) | 1.00 | 1.99 |
| add (reg<<2) | 2.01 | 1.99 |
| add (reg<<17) | 2.01 | 1.99 |
| add (reg>>17) | 2.01 | 1.99 |
| add (reg>>17; signed) | 2.01 | 1.99 |
| add (imm) | 1.00 | 1.99 |
| add (imm<<12) | 1.00 | 1.99 |
| adds (reg) | 1.00 | 1.99 |
| adds (reg<<2) | 2.01 | 1.99 |
| adds (reg<<17) | 2.01 | 1.99 |
| adds (reg>>17) | 2.01 | 1.99 |
| adds (imm) | 1.01 | 1.99 |
| adds (imm<<12) | 1.00 | 1.99 |
| adc | 1.00 | 1.99 |
| adcs | 1.00 | 0.99 |
| sub (reg) | 1.00 | 1.99 |
| sub (reg<<2) | 2.01 | 1.99 |
| sub (imm) | 1.00 | 1.99 |
| sub (imm<<12) | 1.00 | 1.99 |
| subs (reg) | 1.00 | 1.99 |
| subs (reg<<2) | 2.01 | 1.99 |
| subs (imm) | 1.00 | 1.99 |
| subs (imm<<12) | 1.00 | 1.99 |
| sbc | 1.00 | 1.99 |
| sbcs | 1.00 | 0.99 |
| sub | - | 1.99 |
| adr | - | 1.99 |
| adrp | - | 1.99 |
| neg (reg) | 1.00 | 1.99 |
| neg (reg<<2) | 2.01 | 1.99 |
| negs (reg) | 1.00 | 1.99 |
| negs (reg<<2) | 2.01 | 1.99 |
| ngc | 1.00 | 1.99 |
| ngcs | 1.00 | 0.99 |

## Scalar integer multiply and multiply-accumulate

| instruction | latency | throughput |
|--------|--------|--------|
| mul | 4.02 | 0.50 |
| mneg | 5.02 | 0.33 |
| madd | 5.02 | 0.33 |
| msub | 4.02 | 0.50 |
| smull | 3.01 | 1.00 |
| smnegl | 3.01 | 1.00 |
| smaddl | 3.01 | 1.00 |
| smsubl | 3.01 | 1.00 |
| smulh | 6.03 | 0.25 |
| umull | 3.01 | 1.00 |
| umnegl | 3.01 | 1.00 |
| umaddl | 3.01 | 1.00 |
| umsubl | 3.01 | 1.00 |
| umulh | 6.03 | 0.25 |

## Scalar integer divide

| instruction | latency | throughput |
|--------|--------|--------|
| sdiv | 3.01 | 0.33 |
| udiv | 3.01 | 0.33 |

## Scalar integer sign extend

| instruction | latency | throughput |
|--------|--------|--------|
| sxtb | 2.01 | 1.99 |
| sxth | 2.01 | 1.99 |
| sxtw | 2.01 | 1.99 |
| uxtb | 2.01 | 1.99 |
| uxth | 2.01 | 1.99 |

## Scalar shift and bit maniplation

| instruction | latency | throughput |
|--------|--------|--------|
| lsl (reg) / lslv | 1.00 | 1.00 |
| lsl (imm) | 2.01 | 1.99 |
| lsr (reg) / lsrv | 1.00 | 1.00 |
| lsr (imm) | 2.01 | 1.99 |
| asr (reg) / asrv | 1.00 | 1.00 |
| asr (imm) | 2.01 | 1.99 |
| ror (imm) | 2.01 | 1.99 |
| ror (reg) / rorv | 1.00 | 1.00 |
| extr (imm; >>1) | 2.01 | 1.99 |
| extr (imm; >>17) | 2.01 | 1.99 |
| bfc | 2.01 | 1.99 |
| bfi | 2.01 | 1.99 |
| bfm | 2.01 | 1.99 |
| bfxil | 2.01 | 1.99 |
| sbfm | 2.01 | 1.99 |
| sbfx | 2.01 | 1.99 |
| sbfiz | 2.01 | 1.99 |
| ubfm | 2.01 | 1.99 |
| ubfx | 2.01 | 1.99 |
| ubfiz | 2.01 | 1.99 |
| bic (reg) | 1.00 | 1.99 |
| bic (reg<<2) | 2.01 | 1.99 |
| bics (reg) | 1.00 | 1.99 |
| bics (reg<<2) | 2.01 | 1.99 |
| rbit | 2.01 | 1.99 |
| rev (rev16) | 2.01 | 1.99 |
| rev (rev32) | 2.01 | 1.99 |
| rev (rev64) | 2.01 | 1.99 |
| clz | 1.01 | 1.99 |
| cls | 1.00 | 1.99 |

## Scalar bitwise logic

| instruction | latency | throughput |
|--------|--------|--------|
| and (reg) | 1.00 | 1.99 |
| and (reg<<2) | 2.01 | 1.99 |
| and (reg<<17) | 2.01 | 1.99 |
| and (reg>>17) | 2.01 | 1.99 |
| and (reg>>17; signed) | 2.01 | 1.99 |
| and (reg>>17; rotate) | 2.01 | 1.99 |
| and (mask imm) | 1.00 | 1.99 |
| ands (reg) | 1.00 | 1.99 |
| ands (reg<<2) | 2.01 | 1.99 |
| ands (reg<<17) | 2.01 | 1.99 |
| ands (reg>>17) | 2.01 | 1.99 |
| ands (reg>>17; signed) | 2.01 | 1.99 |
| ands (reg>>17; rotate) | 2.01 | 1.99 |
| ands (mask imm) | 1.00 | 1.99 |
| orr (reg) | 1.00 | 1.99 |
| orr (reg<<2) | 2.01 | 1.99 |
| orr (mask imm) | 1.00 | 1.99 |
| orn (reg) | 1.00 | 1.99 |
| orn (reg<<2) | 2.01 | 1.99 |
| eor (reg) | 1.00 | 1.99 |
| eor (reg<<2) | 2.01 | 1.99 |
| eon (reg) | 1.00 | 1.99 |
| eon (reg<<2) | 2.01 | 1.99 |
| mvn (reg) | 1.00 | 1.99 |
| mvn (reg<<2) | 2.01 | 1.99 |

## Scalar integer compare and flag manipulation

| instruction | latency | throughput |
|--------|--------|--------|
| ccmn (reg; eq) | 1.00 | 1.07 |
| ccmn (reg; lt) | 1.00 | 1.07 |
| ccmn (imm; eq) | 1.00 | 1.07 |
| ccmn (imm; lt) | 1.00 | 1.07 |
| ccmp (reg; eq) | 1.00 | 1.07 |
| ccmp (reg; lt) | 1.00 | 1.07 |
| ccmp (imm; eq) | 1.00 | 1.07 |
| ccmp (imm; lt) | 1.00 | 1.07 |
| tst (reg) | 1.00 | 1.07 |
| tst (reg<<2) | 2.01 | 0.99 |
| tst (imm) | 1.00 | 1.07 |
| rmif | n/a | n/a |
| setf8 | n/a | n/a |
| setf16 | n/a | n/a |
| cfinv | n/a | n/a |

## Scalar condtional arithmetic

| instruction | latency | throughput |
|--------|--------|--------|
| csinc (eq) | 1.00 | 1.99 |
| csinc (lt) | 1.00 | 1.99 |
| cinc (eq) | 1.00 | 1.99 |
| cinc (lt) | 1.00 | 1.99 |
| csinv (eq) | 1.00 | 1.99 |
| csinv (lt) | 1.00 | 1.99 |
| cset (eq) | - | 1.99 |
| cset (lt) | - | 1.99 |
| csetm (eq) | - | 1.99 |
| csetm (lt) | - | 1.99 |
| cinv (eq) | 1.00 | 1.99 |
| cinv (lt) | 1.00 | 1.99 |
| csneg (eq) | 1.00 | 1.99 |
| csneg (lt) | 1.00 | 1.99 |
| cneg (eq) | 1.00 | 1.99 |
| cneg (lt) | 1.00 | 1.99 |

## Hash and crypto

| instruction | latency | throughput |
|--------|--------|--------|
| crc32x | 2.01 | 1.99 |
| crc32cx | 2.01 | 1.99 |
| sha1c | n/a | n/a |
| sha1h | n/a | n/a |
| sha1m | n/a | n/a |
| sha1p | n/a | n/a |
| sha1su0 | n/a | n/a |
| sha1su1 | n/a | n/a |
| sha256h | n/a | n/a |
| sha256h2 | n/a | n/a |
| sha256su0 | n/a | n/a |
| sha256su1 | n/a | n/a |
| sha512h | n/a | n/a |
| sha512h2 | n/a | n/a |
| sha512su0 | n/a | n/a |
| sha512su1 | n/a | n/a |
| aese | n/a | n/a |
| aesd | n/a | n/a |
| aesmc | n/a | n/a |
| aesimc | n/a | n/a |
| sm3partw1 | n/a | n/a |
| sm3partw2 | n/a | n/a |
| sm3ss1 | n/a | n/a |
| sm3tt1a ([0]) | n/a | n/a |
| sm3tt1a ([3]) | n/a | n/a |
| sm3tt1b ([0]) | n/a | n/a |
| sm3tt1b ([3]) | n/a | n/a |
| sm3tt2a ([0]) | n/a | n/a |
| sm3tt2a ([3]) | n/a | n/a |
| sm3tt2b ([0]) | n/a | n/a |
| sm3tt2b ([3]) | n/a | n/a |
| sm4e | n/a | n/a |
| sm4ekey | n/a | n/a |

## Atomic memory operation

| instruction | latency | throughput |
|--------|--------|--------|
| casal | n/a | n/a |
| caspal | n/a | n/a |
| casalb | n/a | n/a |
| casalh | n/a | n/a |
| ldaddal | n/a | n/a |
| ldaddalb | n/a | n/a |
| ldaddalh | n/a | n/a |
| ldclral | n/a | n/a |
| ldclralb | n/a | n/a |
| ldclralh | n/a | n/a |
| ldsetal | n/a | n/a |
| ldsetalb | n/a | n/a |
| ldsetalh | n/a | n/a |
| ldeoral | n/a | n/a |
| ldeoralb | n/a | n/a |
| ldeoralh | n/a | n/a |
| ldumaxal | n/a | n/a |
| ldumaxalb | n/a | n/a |
| ldumaxalh | n/a | n/a |
| ldsmaxal | n/a | n/a |
| ldsmaxalb | n/a | n/a |
| ldsmaxalh | n/a | n/a |
| lduminal | n/a | n/a |
| lduminalb | n/a | n/a |
| lduminalh | n/a | n/a |
| ldsminal | n/a | n/a |
| ldsminalb | n/a | n/a |
| ldsminalh | n/a | n/a |

## Vector load (might be incorrect due to a wrong d -> x latency estimation)

| instruction | latency | throughput |
|--------|--------|--------|
| ldr.q (imm; ofs = 0) | 7.05 | 0.50 |
| ldr.q (imm; ofs = 16) | 7.05 | 0.50 |
| ldr.q (imm; ofs = 0; unaligned) | 8.06 | 0.33 |
| ldr.q (imm; ofs = 16; unaligned) | 8.06 | 0.33 |
| ldur.q (imm; ofs = 0) | 7.05 | 0.50 |
| ldur.q (imm; ofs = 16) | 7.05 | 0.50 |
| ldur.q (imm; ofs = 0; unaligned) | 8.06 | 0.33 |
| ldur.q (imm; ofs = 16; unaligned) | 8.06 | 0.33 |
| ldp.q (ofs = 0; 1st elem) | 8.05 | 0.25 |
| ldp.q (ofs = 0; 2nd elem) | 9.06 | 0.25 |
| ldp.q (ofs = 0; unaligned) | 10.07 | 0.20 |
| ldnp.q | - | 0.25 |
| ld1.b (multi; 1 reg) | 7.05 | 0.50 |
| ld1.b (multi; 2 reg) | 9.06 | 0.25 |
| ld1.b (multi; 3 reg) | 11.07 | 0.17 |
| ld1.b (multi; 4 reg) | 13.08 | 0.12 |
| ld1.h (multi; 1 reg) | 7.05 | 0.50 |
| ld1.h (multi; 2 reg) | 9.06 | 0.25 |
| ld1.h (multi; 3 reg) | 11.07 | 0.17 |
| ld1.h (multi; 4 reg) | 13.08 | 0.12 |
| ld1.s (multi; 1 reg) | 7.05 | 0.50 |
| ld1.s (multi; 2 reg) | 9.06 | 0.25 |
| ld1.s (multi; 3 reg) | 11.07 | 0.17 |
| ld1.s (multi; 4 reg) | 13.08 | 0.12 |
| ld1.d (multi; 1 reg) | 7.05 | 0.50 |
| ld1.d (multi; 2 reg) | 9.06 | 0.25 |
| ld1.d (multi; 3 reg) | 11.07 | 0.17 |
| ld1.d (multi; 4 reg) | 13.08 | 0.12 |
| ld2.b (multi) | 9.06 | 0.25 |
| ld3.b (multi) | 12.07 | 0.14 |
| ld4.b (multi) | 14.08 | 0.11 |
| ld2.h (multi) | 9.06 | 0.25 |
| ld3.h (multi) | 12.08 | 0.14 |
| ld4.h (multi) | 14.08 | 0.11 |
| ld2.s (multi) | 9.06 | 0.25 |
| ld3.s (multi) | 11.07 | 0.17 |
| ld4.s (multi) | 13.08 | 0.12 |
| ld2.d (multi) | 9.06 | 0.25 |
| ld3.d (multi) | 11.07 | 0.17 |
| ld4.d (multi) | 13.08 | 0.12 |
| ld1.b (single; [15]) | 6.05 | 0.99 |
| ld2.b (single; [15]) | 6.05 | 0.99 |
| ld3.b (single; [15]) | 7.05 | 0.50 |
| ld4.b (single; [15]) | 7.05 | 0.50 |
| ld1.h (single; [7]) | 6.05 | 0.99 |
| ld2.h (single; [7]) | 6.05 | 0.99 |
| ld3.h (single; [7]) | 7.05 | 0.50 |
| ld4.h (single; [7]) | 7.05 | 0.50 |
| ld1.s (single; [3]) | 6.05 | 0.99 |
| ld2.s (single; [3]) | 6.05 | 0.99 |
| ld3.s (single; [3]) | 7.05 | 0.50 |
| ld4.s (single; [3]) | 7.05 | 0.50 |
| ld1.d (single; [1]) | 6.05 | 0.99 |
| ld2.d (single; [1]) | 7.05 | 0.50 |
| ld3.d (single; [1]) | 8.05 | 0.33 |
| ld4.d (single; [1]) | 9.06 | 0.25 |
| ld1r.b | 6.05 | 0.99 |
| ld2r.b | 6.05 | 0.99 |
| ld3r.b | 7.05 | 0.50 |
| ld4r.b | 7.05 | 0.50 |
| ld1r.h | 6.05 | 0.99 |
| ld2r.h | 6.05 | 0.99 |
| ld3r.h | 7.05 | 0.50 |
| ld4r.h | 7.05 | 0.50 |
| ld1r.s | 6.05 | 0.99 |
| ld2r.s | 6.05 | 0.99 |
| ld3r.s | 7.05 | 0.50 |
| ld4r.s | 7.05 | 0.50 |
| ld1r.d | 6.05 | 0.99 |
| ld2r.d | 7.05 | 0.50 |
| ld3r.d | 8.05 | 0.33 |
| ld4r.d | 9.06 | 0.25 |

## Vector store (throughput)

| instruction | latency | throughput |
|--------|--------|--------|
| str.q (imm; ofs = 0) | - | 1.00 |
| str.q (imm; ofs = 16) | - | 1.00 |
| str.q (imm; pre, ofs = 0) | - | 1.00 |
| str.q (imm; pre, ofs = 16) | - | 0.99 |
| str.q (imm; post, ofs = 0) | - | 1.00 |
| str.q (imm; post, ofs = 16) | - | 0.99 |
| str.q (imm; ofs = 0; unaligned) | - | 1.00 |
| str.q (imm; ofs = 16; unaligned) | - | 1.00 |
| str.q (imm; pre, ofs = 0; unaligned) | - | 1.00 |
| str.q (imm; pre, ofs = 16; unaligned) | - | 0.99 |
| str.q (imm; post, ofs = 0; unaligned) | - | 1.00 |
| str.q (imm; post, ofs = 16; unaligned) | - | 0.99 |
| stur.q (imm; ofs = 0) | - | 1.00 |
| stp.q (ofs = 0) | - | 0.50 |
| st1.b (multi) | - | 1.00 |
| st2.b (multi) | - | 0.50 |
| st3.b (multi) | - | 0.25 |
| st4.b (multi) | - | 0.20 |
| st1.h (multi) | - | 1.00 |
| st2.h (multi) | - | 0.50 |
| st3.h (multi) | - | 0.25 |
| st4.h (multi) | - | 0.20 |
| st1.s (multi) | - | 1.00 |
| st2.s (multi) | - | 0.50 |
| st3.s (multi) | - | 0.25 |
| st4.s (multi) | - | 0.20 |
| st1.d (multi) | - | 1.00 |
| st2.d (multi) | - | 0.50 |
| st3.d (multi) | - | 0.33 |
| st4.d (multi) | - | 0.25 |
| st1.b (single; [15]) | - | 0.99 |
| st2.b (single; [15]) | - | 0.99 |
| st3.b (single; [15]) | - | 0.50 |
| st4.b (single; [15]) | - | 0.50 |
| st1.h (single; [7]) | - | 0.99 |
| st2.h (single; [7]) | - | 0.99 |
| st3.h (single; [7]) | - | 0.50 |
| st4.h (single; [7]) | - | 0.50 |
| st1.s (single; [3]) | - | 0.99 |
| st2.s (single; [3]) | - | 0.99 |
| st3.s (single; [3]) | - | 0.50 |
| st4.s (single; [3]) | - | 0.50 |
| st1.d (single; [1]) | - | 0.99 |
| st2.d (single; [1]) | - | 0.99 |
| st3.d (single; [1]) | - | 0.50 |
| st4.d (single; [1]) | - | 0.50 |

## Vector store-to-load

| instruction | latency | throughput |
|--------|--------|--------|
| str.q -> ldr.q (ofs = 0 -> ofs = 0) | 5.02 | 0.20 |
| str.q -> ldr.q (ofs = 0 -> ofs = 1) | 7.03 | 0.17 |
| str.q -> ldr.q (ofs = 1 -> ofs = 0) | 5.02 | 0.25 |
| str.q -> ldr.q (ofs = 1 -> ofs = 1) | 6.03 | 0.20 |
| stp.s -> ldr.q (ofs = 0) | 5.02 | 0.20 |
| stp.d -> ldr.q (ofs = 0) | 5.02 | 0.20 |
| stp.q -> ldr.q (ofs = 0  -> 1st reg) | 5.02 | 0.25 |
| stp.q -> ldr.q (ofs = 16 -> 2nd reg) | 6.03 | 0.17 |
| stp.q -> ldr.q (false dep. ofs = 0  -> 2nd reg) | 4.03 | 0.21 |
| stp.q -> ldr.q (false dep. ofs = 16 -> 1st reg) | 4.03 | 0.21 |
| st1.b (single) -> ldr.q (ofs = 0) | 5.03 | 0.20 |
| st2.b (single) -> ldr.q (ofs = 0) | 5.02 | 0.20 |
| st3.b (single) -> ldr.q (ofs = 0) | 6.03 | 0.17 |
| st4.b (single) -> ldr.q (ofs = 0) | 6.03 | 0.17 |
| st1.h (single) -> ldr.q (ofs = 0) | 5.03 | 0.20 |
| st2.h (single) -> ldr.q (ofs = 0) | 5.03 | 0.20 |
| st3.h (single) -> ldr.q (ofs = 0) | 6.03 | 0.17 |
| st4.h (single) -> ldr.q (ofs = 0) | 6.03 | 0.17 |
| st1.s (single) -> ldr.q (ofs = 0) | 5.02 | 0.20 |
| st2.s (single) -> ldr.q (ofs = 0) | 5.03 | 0.20 |
| st3.s (single) -> ldr.q (ofs = 0) | 5.02 | 0.25 |
| st4.s (single) -> ldr.q (ofs = 0) | 5.02 | 0.25 |
| st1.d (single) -> ldr.q (ofs = 0) | 5.02 | 0.20 |
| st2.d (single) -> ldr.q (ofs = 0) | 5.03 | 0.20 |
| st3.d (single) -> ldr.q (ofs = 0) | 5.02 | 0.25 |
| st4.d (single) -> ldr.q (ofs = 0) | 5.02 | 0.25 |
| st1.b (multi; 1 reg)  -> ldr.q (1st reg) | 5.02 | 0.20 |
| st1.b (multi; 2 regs) -> ldr.q (2nd reg) | 6.03 | 0.17 |
| st1.b (multi; 3 regs) -> ldr.q (3rd reg) | 7.04 | 0.14 |
| st1.b (multi; 4 regs) -> ldr.q (4th reg) | 8.04 | 0.12 |
| st1.b (multi; 2 regs) -> ldr.q (false dep. ofs = 16 -> 1st reg) | 6.03 | 0.17 |
| st1.b (multi; 3 regs) -> ldr.q (false dep. ofs = 32 -> 1st reg) | 7.03 | 0.14 |
| st1.b (multi; 4 regs) -> ldr.q (false dep. ofs = 48 -> 1st reg) | 8.04 | 0.12 |
| st1.b (multi; 2 regs) -> ldr.q (false dep. ofs = 0 -> 2nd reg) | 6.03 | 0.17 |
| st1.b (multi; 3 regs) -> ldr.q (false dep. ofs = 0 -> 3rd reg) | 7.04 | 0.14 |
| st1.b (multi; 4 regs) -> ldr.q (false dep. ofs = 0 -> 4th reg) | 8.04 | 0.12 |
| st1.b (multi; 2 regs) -> ldr.q (false dep. ofs = 0 -> 2nd reg; unaligned) | 7.04 | 0.14 |
| st1.b (multi; 3 regs) -> ldr.q (false dep. ofs = 0 -> 3rd reg; unaligned) | 9.05 | 0.11 |
| st1.b (multi; 4 regs) -> ldr.q (false dep. ofs = 0 -> 4th reg; unaligned) | 11.06 | 0.09 |
| st1.b (multi; 2 regs) -> ldr.q (false dep. ofs = 0 -> 2nd reg; unaligned; cross-cache) | 7.04 | 0.14 |
| st1.b (multi; 3 regs) -> ldr.q (false dep. ofs = 0 -> 3rd reg; unaligned; cross-cache) | 9.05 | 0.11 |
| st1.b (multi; 4 regs) -> ldr.q (false dep. ofs = 0 -> 4th reg; unaligned; cross-cache) | 11.06 | 0.09 |
| st2.b (multi) -> ldr.q (ofs = 16) | 6.03 | 0.17 |
| st3.b (multi) -> ldr.q (ofs = 32) | 7.04 | 0.14 |
| st4.b (multi) -> ldr.q (ofs = 48) | 8.04 | 0.12 |
| st2.h (multi) -> ldr.q (ofs = 16) | 6.03 | 0.17 |
| st3.h (multi) -> ldr.q (ofs = 32) | 7.04 | 0.14 |
| st4.h (multi) -> ldr.q (ofs = 48) | 8.05 | 0.12 |
| st2.s (multi) -> ldr.q (ofs = 16) | 6.03 | 0.17 |
| st3.s (multi) -> ldr.q (ofs = 32) | 7.04 | 0.14 |
| st4.s (multi) -> ldr.q (ofs = 48) | 8.04 | 0.12 |
| st2.d (multi) -> ldr.q (ofs = 16) | 6.03 | 0.17 |
| st3.d (multi) -> ldr.q (ofs = 32) | 7.03 | 0.14 |
| st4.d (multi) -> ldr.q (ofs = 48) | 8.04 | 0.12 |

## Vector element move

| instruction | latency | throughput |
|--------|--------|--------|
| movi.b (0x00) | - | 0.99 |
| movi.h (0x00) | - | 0.99 |
| movi.h (0x00<<8) | - | 0.99 |
| movi.s (0x00) | - | 0.99 |
| movi.s (0x00<<8) | - | 0.99 |
| movi.b (0xff) | - | 0.99 |
| movi.h (0xff) | - | 0.99 |
| movi.h (0xff<<8) | - | 0.99 |
| movi.s (0xff) | - | 0.99 |
| movi.s (0xff<<8) | - | 0.99 |
| mvni.h (0x00) | - | 0.99 |
| mvni.s (0x00) | - | 0.99 |
| mvni.h (0x11) | - | 0.99 |
| mvni.s (0x11) | - | 0.99 |
| mvni.h (0x11<<8) | - | 0.99 |
| mvni.s (0x11<<8) | - | 1.00 |
| mov.s (v.s[0] <-> w) | 5.02 | - |
| mov.d (v.d[0] <-> x) | 5.02 | - |
| mov.s (v.s[3] <-> w) | 5.02 | - |
| mov.d (v.d[1] <-> x) | 5.02 | - |
| smov.b (v.b[0] <-> x) | 5.02 | - |
| smov.h (v.h[0] <-> x) | 5.02 | - |
| smov.s (v.s[0] <-> x) | 5.02 | - |
| umov.b (v.b[0] <-> w) | 5.02 | - |
| umov.h (v.h[0] <-> w) | 5.02 | - |
| umov.s (v.s[0] <-> w) | 5.02 | - |
| umov.d (v.d[0] <-> x) | 5.02 | - |
| fmov.d (v.d[0] <-> x) | 2.01 | - |
| dup.b (vec; lane = 0) | 2.01 | 0.99 |
| dup.b (vec; lane = 15) | 2.01 | 0.99 |
| dup.h (vec; lane = 7) | 2.01 | 0.99 |
| dup.s (vec; lane = 3) | 2.01 | 0.99 |
| dup.d (vec; lane = 1) | 2.01 | 0.99 |
| dup.b (elem) | 2.51 | 1.99 |
| dup.h (elem) | 2.51 | 1.99 |
| dup.s (elem) | 2.51 | 1.99 |
| dup.d (elem) | 2.51 | 1.99 |
| xtn.h | 2.01 | 1.99 |
| xtn.s | 2.01 | 1.99 |
| xtn.d | 2.01 | 1.99 |
| sqxtn.h (scl) | 4.02 | 1.99 |
| sqxtn.s (scl) | 4.02 | 1.99 |
| sqxtn.d (scl) | 4.02 | 1.99 |
| sqxtn.h (vec) | 4.02 | 1.99 |
| sqxtn.s (vec) | 4.02 | 1.99 |
| sqxtn.d (vec) | 4.02 | 1.99 |
| sqxtn2.h (vec) | 4.02 | 1.99 |
| sqxtn2.s (vec) | 4.02 | 1.99 |
| sqxtn2.d (vec) | 4.02 | 1.99 |
| uqxtn.h (scl) | 4.02 | 1.99 |
| uqxtn.s (scl) | 4.02 | 1.99 |
| uqxtn.d (scl) | 4.02 | 1.99 |
| uqxtn.h (vec) | 4.02 | 1.99 |
| uqxtn.s (vec) | 4.02 | 1.99 |
| uqxtn.d (vec) | 4.02 | 1.99 |
| uqxtn2.h (vec) | 4.02 | 1.99 |
| uqxtn2.s (vec) | 4.02 | 1.99 |
| uqxtn2.d (vec) | 4.02 | 1.99 |
| sqxtun.h (scl) | 4.02 | 1.99 |
| sqxtun.s (scl) | 4.02 | 1.99 |
| sqxtun.d (scl) | 4.02 | 1.99 |
| sqxtun.h (vec) | 4.02 | 1.99 |
| sqxtun.s (vec) | 4.02 | 1.99 |
| sqxtun.d (vec) | 4.02 | 1.99 |
| sqxtun2.h (vec) | 4.02 | 1.99 |
| sqxtun2.s (vec) | 4.02 | 1.99 |
| sqxtun2.d (vec) | 4.02 | 1.99 |
| sxtl.b (vec) | 2.01 | 0.99 |
| sxtl.h (vec) | 2.01 | 0.99 |
| sxtl.s (vec) | 2.01 | 0.99 |
| sxtl2.b (vec) | 2.01 | 0.99 |
| sxtl2.h (vec) | 2.01 | 0.99 |
| sxtl2.s (vec) | 2.01 | 0.99 |
| uxtl.b (vec) | 2.01 | 0.99 |
| uxtl.h (vec) | 2.01 | 0.99 |
| uxtl.s (vec) | 2.01 | 0.99 |
| uxtl2.b (vec) | 2.01 | 0.99 |
| uxtl2.h (vec) | 2.01 | 0.99 |
| uxtl2.s (vec) | 2.01 | 0.99 |

## Vector integer add, sub, abs, and neg

| instruction | latency | throughput |
|--------|--------|--------|
| add.b | 2.01 | 0.99 |
| add.h | 2.01 | 0.99 |
| add.s | 2.01 | 0.99 |
| add.d | 2.01 | 0.99 |
| sqadd.b | 3.01 | 0.99 |
| sqadd.h | 3.01 | 0.99 |
| sqadd.s | 3.01 | 0.99 |
| sqadd.d | 3.01 | 0.99 |
| uqadd.b | 3.01 | 0.99 |
| uqadd.h | 3.01 | 0.99 |
| uqadd.s | 3.01 | 0.99 |
| uqadd.d | 3.01 | 0.99 |
| suqadd.b (scl) | 3.01 | 1.99 |
| suqadd.h (scl) | 3.01 | 1.99 |
| suqadd.s (scl) | 3.01 | 1.99 |
| suqadd.d (scl) | 3.01 | 1.99 |
| suqadd.b (vec) | 3.01 | 0.99 |
| suqadd.h (vec) | 3.01 | 0.99 |
| suqadd.s (vec) | 3.01 | 0.99 |
| suqadd.d (vec) | 3.01 | 0.99 |
| usqadd.b (scl) | 3.01 | 0.99 |
| usqadd.h (scl) | 3.01 | 1.99 |
| usqadd.s (scl) | 3.01 | 1.99 |
| usqadd.d (scl) | 3.01 | 1.99 |
| usqadd.b (vec) | 3.01 | 0.99 |
| usqadd.h (vec) | 3.01 | 0.99 |
| usqadd.s (vec) | 3.01 | 0.99 |
| usqadd.d (vec) | 3.01 | 0.99 |
| sub.b | 2.01 | 0.99 |
| sub.h | 2.01 | 0.99 |
| sub.s | 2.01 | 0.99 |
| sub.d | 2.01 | 0.99 |
| sqsub.b | 3.01 | 0.99 |
| sqsub.h | 3.01 | 0.99 |
| sqsub.s | 3.01 | 0.99 |
| sqsub.d | 3.01 | 0.99 |
| uqsub.b | 3.01 | 0.99 |
| uqsub.h | 3.01 | 0.99 |
| uqsub.s | 3.01 | 0.99 |
| uqsub.d | 3.01 | 0.99 |
| abs.b | 3.01 | 0.99 |
| abs.h | 3.01 | 0.99 |
| abs.s | 3.01 | 0.99 |
| abs.d | 3.01 | 0.99 |
| sqabs.b | 4.02 | 0.99 |
| sqabs.h | 4.02 | 0.99 |
| sqabs.s | 4.02 | 0.99 |
| sqabs.d | 4.02 | 0.99 |
| neg.b | 2.01 | 0.99 |
| neg.h | 2.01 | 0.99 |
| neg.s | 2.01 | 0.99 |
| neg.d | 2.01 | 0.99 |
| sqneg.b | 3.01 | 0.99 |
| sqneg.h | 3.01 | 0.99 |
| sqneg.s | 3.01 | 0.99 |
| sqneg.d | 3.01 | 0.99 |

## Vector integer add and sub (widening, narrowing, and horizontal)

| instruction | latency | throughput |
|--------|--------|--------|
| saddl.b | 3.01 | 0.99 |
| saddl.h | 3.01 | 0.99 |
| saddl.s | 3.02 | 0.99 |
| saddl2.b | 3.01 | 0.99 |
| saddl2.h | 3.01 | 0.99 |
| saddl2.s | 3.01 | 0.99 |
| ssubl.b | 3.01 | 0.99 |
| ssubl.h | 3.01 | 0.99 |
| ssubl.s | 3.01 | 0.99 |
| ssubl2.b | 3.01 | 0.99 |
| ssubl2.h | 3.01 | 0.99 |
| ssubl2.s | 3.01 | 0.99 |
| usubl.b | 3.01 | 0.99 |
| usubl.h | 3.01 | 0.99 |
| usubl.s | 3.01 | 0.99 |
| usubl2.b | 3.01 | 0.99 |
| usubl2.h | 3.01 | 0.99 |
| usubl2.s | 3.01 | 0.99 |
| saddlp.b | 3.01 | 0.99 |
| saddlp.h | 3.01 | 0.99 |
| saddlp.s | 3.01 | 0.99 |
| saddlv.b | 3.01 | 0.99 |
| saddlv.h | 3.01 | 1.00 |
| saddlv.s | 3.01 | 0.99 |
| saddw.h | 3.01 | 0.99 |
| saddw.s | 3.01 | 0.99 |
| saddw.d | 3.01 | 0.99 |
| saddw2.h | 3.01 | 0.99 |
| saddw2.s | 3.01 | 0.99 |
| saddw2.d | 3.01 | 0.99 |
| uaddw.h | 3.01 | 0.99 |
| uaddw.s | 3.01 | 0.99 |
| uaddw.d | 3.01 | 0.99 |
| uaddw2.h | 3.01 | 0.99 |
| uaddw2.s | 3.01 | 0.99 |
| uaddw2.d | 3.01 | 0.99 |
| ssubw.h | 3.01 | 0.99 |
| ssubw.s | 3.01 | 0.99 |
| ssubw.d | 3.01 | 0.99 |
| ssubw2.h | 3.01 | 0.99 |
| ssubw2.s | 3.01 | 0.99 |
| ssubw2.d | 3.01 | 0.99 |
| usubw.h | 3.01 | 0.99 |
| usubw.s | 3.01 | 0.99 |
| usubw.d | 3.01 | 1.00 |
| usubw2.h | 3.01 | 0.99 |
| usubw2.s | 3.01 | 0.99 |
| usubw2.d | 3.01 | 0.99 |
| addhn.h | 3.01 | 0.99 |
| addhn.s | 3.01 | 0.99 |
| addhn.d | 3.01 | 0.99 |
| addhn2.h | 3.01 | 0.99 |
| addhn2.s | 3.01 | 0.99 |
| addhn2.d | 3.01 | 0.99 |
| subhn.h | 3.01 | 0.99 |
| subhn.s | 3.01 | 0.99 |
| subhn.d | 3.01 | 0.99 |
| subhn2.h | 3.01 | 0.99 |
| subhn2.s | 3.01 | 0.99 |
| subhn2.d | 3.01 | 0.99 |
| raddhn.h | 4.02 | 0.50 |
| raddhn.s | 4.02 | 0.50 |
| raddhn.d | 4.02 | 0.50 |
| raddhn2.h | 4.02 | 0.50 |
| raddhn2.s | 4.02 | 0.50 |
| raddhn2.d | 4.02 | 0.50 |
| rsubhn.h | 4.02 | 0.50 |
| rsubhn.s | 4.02 | 0.50 |
| rsubhn.d | 4.02 | 0.50 |
| rsubhn2.h | 4.02 | 0.50 |
| rsubhn2.s | 4.02 | 0.50 |
| rsubhn2.d | 4.02 | 0.50 |
| shadd.b | 2.01 | 0.99 |
| shadd.h | 2.01 | 0.99 |
| shadd.s | 2.01 | 0.99 |
| shsub.b | 2.01 | 0.99 |
| shsub.h | 2.01 | 0.99 |
| shsub.s | 2.01 | 0.99 |
| uhadd.b | 2.01 | 0.99 |
| uhadd.h | 2.01 | 0.99 |
| uhadd.s | 2.01 | 0.99 |
| uhsub.b | 2.01 | 0.99 |
| uhsub.h | 2.01 | 0.99 |
| uhsub.s | 2.01 | 0.99 |
| srhadd.b | 2.01 | 0.99 |
| srhadd.h | 2.01 | 0.99 |
| srhadd.s | 2.01 | 0.99 |
| urhadd.b | 2.01 | 0.99 |
| urhadd.h | 2.01 | 0.99 |
| urhadd.s | 2.01 | 0.99 |
| addp.b | 3.01 | 0.99 |
| addp.h | 3.01 | 0.99 |
| addp.s | 3.01 | 1.00 |
| addp.d | 3.01 | 0.99 |
| addv.b | 3.01 | 0.99 |
| addv.h | 3.01 | 0.99 |
| addv.s | 3.01 | 0.99 |

## Vector integer max and min

| instruction | latency | throughput |
|--------|--------|--------|
| smax.b | 2.01 | 0.99 |
| smax.h | 2.01 | 0.99 |
| smax.s | 2.01 | 0.99 |
| smin.b | 2.01 | 0.99 |
| smin.h | 2.01 | 0.99 |
| smin.s | 2.01 | 0.99 |
| smaxp.b | 2.01 | 0.99 |
| smaxp.h | 2.01 | 0.99 |
| smaxp.s | 2.01 | 0.99 |
| sminp.b | 2.01 | 0.99 |
| sminp.h | 2.01 | 0.99 |
| sminp.s | 2.01 | 0.99 |
| smaxv.b | 4.02 | 0.99 |
| smaxv.h | 4.02 | 0.99 |
| smaxv.s | 4.02 | 0.99 |
| sminv.b | 4.02 | 0.99 |
| sminv.h | 4.02 | 0.99 |
| sminv.s | 4.02 | 0.99 |
| umax.b | 2.01 | 0.99 |
| umax.h | 2.01 | 0.99 |
| umax.s | 2.01 | 0.99 |
| umin.b | 2.01 | 0.99 |
| umin.h | 2.01 | 0.99 |
| umin.s | 2.01 | 0.99 |
| umaxp.b | 2.01 | 0.99 |
| umaxp.h | 2.01 | 0.99 |
| umaxp.s | 2.01 | 0.99 |
| uminp.b | 2.01 | 0.99 |
| uminp.h | 2.01 | 0.99 |
| uminp.s | 2.01 | 0.99 |
| umaxv.b | 4.02 | 0.99 |
| umaxv.h | 4.02 | 0.99 |
| umaxv.s | 4.02 | 0.99 |
| uminv.b | 4.02 | 0.99 |
| uminv.h | 4.02 | 0.99 |
| uminv.s | 4.02 | 0.99 |

## Vector integer absolute difference

| instruction | latency | throughput |
|--------|--------|--------|
| sabd.b | 3.01 | 0.99 |
| sabd.h | 3.01 | 0.99 |
| sabd.s | 3.01 | 0.99 |
| uabd.b | 3.01 | 0.99 |
| uabd.h | 3.01 | 0.99 |
| uabd.s | 3.01 | 0.99 |
| sabdl.b | 3.01 | 0.99 |
| sabdl.h | 3.01 | 0.99 |
| sabdl.s | 3.01 | 0.99 |
| sabdl2.b | 3.01 | 0.99 |
| sabdl2.h | 3.01 | 0.99 |
| sabdl2.s | 3.01 | 0.99 |
| uabdl.b | 3.01 | 0.99 |
| uabdl.h | 3.01 | 0.99 |
| uabdl.s | 3.02 | 0.99 |
| uabdl2.b | 3.01 | 0.99 |
| uabdl2.h | 3.01 | 0.99 |
| uabdl2.s | 3.01 | 0.99 |

## Vector integer multiply

| instruction | latency | throughput |
|--------|--------|--------|
| pmul.b | 3.01 | 0.99 |
| pmull.b | 3.01 | 0.99 |
| pmull.d | n/a | n/a |
| pmull2.d | n/a | n/a |
| pmull2.d | n/a | n/a |
| mul.b (vec) | 4.02 | 0.99 |
| mul.h (vec) | 4.02 | 0.99 |
| mul.s (vec) | 4.02 | 0.99 |
| mul.h (elem; [0]) | 4.02 | 0.99 |
| mul.h (elem; [7]) | 4.02 | 0.99 |
| mul.s (elem; [0]) | 4.02 | 0.99 |
| mul.s (elem; [3]) | 4.02 | 0.99 |
| smull.b (vec) | 4.02 | 0.99 |
| smull.h (vec) | 4.02 | 0.99 |
| smull.s (vec) | 4.02 | 0.99 |
| smull2.b (vec) | 4.02 | 0.99 |
| smull2.h (vec) | 4.02 | 0.99 |
| smull2.s (vec) | 4.02 | 0.99 |
| smull.h (elem; [0]) | 4.02 | 0.99 |
| smull.h (elem; [7]) | 4.02 | 0.99 |
| smull.s (elem; [0]) | 4.02 | 0.99 |
| smull.s (elem; [3]) | 4.02 | 0.99 |
| smull2.h (elem; [0]) | 4.02 | 0.99 |
| smull2.h (elem; [7]) | 4.02 | 0.99 |
| smull2.s (elem; [0]) | 4.02 | 0.99 |
| smull2.s (elem; [3]) | 4.02 | 0.99 |
| umull.b (vec) | 4.02 | 0.99 |
| umull.h (vec) | 4.02 | 0.99 |
| umull.s (vec) | 4.02 | 0.99 |
| umull2.b (vec) | 4.02 | 0.99 |
| umull2.h (vec) | 4.02 | 0.99 |
| umull2.s (vec) | 4.02 | 0.99 |
| umull.h (elem; [0]) | 4.02 | 0.99 |
| umull.h (elem; [7]) | 4.02 | 0.99 |
| umull.s (elem; [0]) | 4.02 | 0.99 |
| umull.s (elem; [3]) | 4.02 | 0.99 |
| umull2.h (elem; [0]) | 4.02 | 0.99 |
| umull2.h (elem; [7]) | 4.02 | 0.99 |
| umull2.s (elem; [0]) | 4.02 | 0.99 |
| umull2.s (elem; [3]) | 4.02 | 0.99 |
| sqdmull.h (vec) | 4.02 | 0.99 |
| sqdmull.s (vec) | 4.02 | 0.99 |
| sqdmull2.h (vec) | 4.02 | 0.99 |
| sqdmull2.s (vec) | 4.02 | 0.99 |
| sqdmull.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmull.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmull.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmull.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmull2.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmull2.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmull2.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmull2.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmulh.h (vec) | 4.02 | 0.99 |
| sqdmulh.s (vec) | 4.02 | 0.99 |
| sqdmulh.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmulh.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmulh.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmulh.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqrdmulh.h (vec) | 4.02 | 0.99 |
| sqrdmulh.s (vec) | 4.02 | 0.99 |
| sqrdmulh.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqrdmulh.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqrdmulh.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqrdmulh.s (elem; v.s[3]) | 4.02 | 0.99 |
| pmul.b | 3.01 | 0.99 |
| pmull.b | 3.01 | 0.99 |
| pmull.d | n/a | n/a |
| pmull2.b | 3.01 | 0.99 |
| pmull2.d | n/a | n/a |

## Vector integer multiply-accumulate

| instruction | latency | throughput |
|--------|--------|--------|
| mla.b (vec) | 4.02 | 0.99 |
| mla.h (vec) | 4.02 | 0.99 |
| mla.s (vec) | 4.02 | 0.99 |
| mla.b (vec; acc. fwd.) | 1.03 | - |
| mla.h (vec; acc. fwd.) | 1.03 | - |
| mla.s (vec; acc. fwd.) | 1.03 | - |
| mla.h (elem; [0]) | 4.02 | 0.99 |
| mla.h (elem; [7]) | 4.02 | 0.99 |
| mla.s (elem; [0]) | 4.02 | 0.99 |
| mla.s (elem; [3]) | 4.02 | 0.99 |
| smlal.h (vec) | 4.02 | 0.99 |
| smlal.s (vec) | 4.02 | 0.99 |
| smlal2.h (vec) | 4.02 | 0.99 |
| smlal2.s (vec) | 4.02 | 0.99 |
| smlal.h (vec; acc. fwd.) | 1.03 | - |
| smlal.s (vec; acc. fwd.) | 1.03 | - |
| smlal2.h (vec; acc. fwd.) | 1.03 | - |
| smlal2.s (vec; acc. fwd.) | 1.03 | - |
| smlal.h (elem; v.h[0]) | 4.02 | 0.99 |
| smlal.h (elem; v.h[7]) | 4.02 | 0.99 |
| smlal.s (elem; v.s[0]) | 4.02 | 0.99 |
| smlal.s (elem; v.s[3]) | 4.02 | 0.99 |
| smlal2.h (elem; v.h[0]) | 4.02 | 0.99 |
| smlal2.h (elem; v.h[7]) | 4.02 | 0.99 |
| smlal2.s (elem; v.s[0]) | 4.02 | 0.99 |
| smlal2.s (elem; v.s[3]) | 4.02 | 0.99 |
| umlal.h (vec) | 4.02 | 0.99 |
| umlal.s (vec) | 4.02 | 0.99 |
| umlal2.h (vec) | 4.02 | 0.99 |
| umlal2.s (vec) | 4.02 | 0.99 |
| umlal.h (vec; acc. fwd.) | 1.03 | - |
| umlal.s (vec; acc. fwd.) | 1.03 | - |
| umlal2.h (vec; acc. fwd.) | 1.03 | - |
| umlal2.s (vec; acc. fwd.) | 1.03 | - |
| umlal.h (elem; v.h[0]) | 4.02 | 0.99 |
| umlal.h (elem; v.h[7]) | 4.02 | 0.99 |
| umlal.s (elem; v.s[0]) | 4.02 | 0.99 |
| umlal.s (elem; v.s[3]) | 4.02 | 0.99 |
| umlal2.h (elem; v.h[0]) | 4.02 | 0.99 |
| umlal2.h (elem; v.h[7]) | 4.02 | 0.99 |
| umlal2.s (elem; v.s[0]) | 4.02 | 0.99 |
| umlal2.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmlal.h (vec) | 4.02 | 0.99 |
| sqdmlal.s (vec) | 4.02 | 0.99 |
| sqdmlal2.h (vec) | 4.02 | 0.99 |
| sqdmlal2.s (vec) | 4.02 | 0.99 |
| sqdmlal.h (vec; acc. fwd.) | 4.02 | - |
| sqdmlal.s (vec; acc. fwd.) | 4.02 | - |
| sqdmlal2.h (vec; acc. fwd.) | 4.02 | - |
| sqdmlal2.s (vec; acc. fwd.) | 4.02 | - |
| sqdmlal.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmlal.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmlal.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmlal.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmlal2.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmlal2.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmlal2.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmlal2.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqrdmlah.h (vec) | n/a | n/a |
| sqrdmlah.s (vec) | n/a | n/a |
| sqrdmlah.h (vec; acc. fwd.) | n/a | n/a |
| sqrdmlah.s (vec; acc. fwd.) | n/a | n/a |
| sqrdmlah.h (elem; v.h[0]) | n/a | n/a |
| sqrdmlah.h (elem; v.h[7]) | n/a | n/a |
| sqrdmlah.s (elem; v.s[0]) | n/a | n/a |
| sqrdmlah.s (elem; v.s[3]) | n/a | n/a |
| mls.b (vec) | 4.02 | 0.99 |
| mls.h (vec) | 4.02 | 0.99 |
| mls.s (vec) | 4.02 | 0.99 |
| mls.b (vec; acc. fwd.) | 1.03 | - |
| mls.h (vec; acc. fwd.) | 1.03 | - |
| mls.s (vec; acc. fwd.) | 1.03 | - |
| mls.h (elem; [0]) | 4.02 | 0.99 |
| mls.h (elem; [7]) | 4.02 | 0.99 |
| mls.s (elem; [0]) | 4.02 | 0.99 |
| mls.s (elem; [3]) | 4.02 | 0.99 |
| smlsl.h (vec) | 4.02 | 0.99 |
| smlsl.s (vec) | 4.02 | 0.99 |
| smlsl2.h (vec) | 4.02 | 0.99 |
| smlsl2.s (vec) | 4.02 | 0.99 |
| smlsl.h (vec; acc. fwd.) | 1.03 | - |
| smlsl.s (vec; acc. fwd.) | 1.03 | - |
| smlsl2.h (vec; acc. fwd.) | 1.03 | - |
| smlsl2.s (vec; acc. fwd.) | 1.03 | - |
| smlsl.h (elem; v.h[0]) | 4.02 | 0.99 |
| smlsl.h (elem; v.h[7]) | 4.02 | 0.99 |
| smlsl.s (elem; v.s[0]) | 4.02 | 0.99 |
| smlsl.s (elem; v.s[3]) | 4.02 | 0.99 |
| smlsl2.h (elem; v.h[0]) | 4.02 | 0.99 |
| smlsl2.h (elem; v.h[7]) | 4.02 | 0.99 |
| smlsl2.s (elem; v.s[0]) | 4.02 | 0.99 |
| smlsl2.s (elem; v.s[3]) | 4.02 | 0.99 |
| umlsl.h (vec) | 4.02 | 0.99 |
| umlsl.s (vec) | 4.02 | 0.99 |
| umlsl2.h (vec) | 4.02 | 0.99 |
| umlsl2.s (vec) | 4.02 | 0.99 |
| umlsl.h (vec; acc. fwd.) | 1.03 | - |
| umlsl.s (vec; acc. fwd.) | 1.03 | - |
| umlsl2.h (vec; acc. fwd.) | 1.03 | - |
| umlsl2.s (vec; acc. fwd.) | 1.03 | - |
| umlsl.h (elem; v.h[0]) | 4.02 | 0.99 |
| umlsl.h (elem; v.h[7]) | 4.02 | 0.99 |
| umlsl.s (elem; v.s[0]) | 4.02 | 0.99 |
| umlsl.s (elem; v.s[3]) | 4.02 | 0.99 |
| umlsl2.h (elem; v.h[0]) | 4.02 | 0.99 |
| umlsl2.h (elem; v.h[7]) | 4.02 | 0.99 |
| umlsl2.s (elem; v.s[0]) | 4.02 | 0.99 |
| umlsl2.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmlsl.h (vec) | 4.02 | 0.99 |
| sqdmlsl.s (vec) | 4.02 | 0.99 |
| sqdmlsl2.h (vec) | 4.02 | 0.99 |
| sqdmlsl2.s (vec) | 4.02 | 0.99 |
| sqdmlsl.h (vec; acc. fwd.) | 4.02 | - |
| sqdmlsl.s (vec; acc. fwd.) | 4.02 | - |
| sqdmlsl2.h (vec; acc. fwd.) | 4.02 | - |
| sqdmlsl2.s (vec; acc. fwd.) | 4.02 | - |
| sqdmlsl.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmlsl.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmlsl.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmlsl.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqdmlsl2.h (elem; v.h[0]) | 4.02 | 0.99 |
| sqdmlsl2.h (elem; v.h[7]) | 4.02 | 0.99 |
| sqdmlsl2.s (elem; v.s[0]) | 4.02 | 0.99 |
| sqdmlsl2.s (elem; v.s[3]) | 4.02 | 0.99 |
| sqrdmlsh.h (vec) | n/a | n/a |
| sqrdmlsh.s (vec) | n/a | n/a |
| sqrdmlsh.h (vec; acc. fwd.) | n/a | n/a |
| sqrdmlsh.s (vec; acc. fwd.) | n/a | n/a |
| sqrdmlsh.h (elem; v.h[0]) | n/a | n/a |
| sqrdmlsh.h (elem; v.h[7]) | n/a | n/a |
| sqrdmlsh.s (elem; v.s[0]) | n/a | n/a |
| sqrdmlsh.s (elem; v.s[3]) | n/a | n/a |
| sdot.b (vec) | n/a | n/a |
| sdot.b (elem; v.b[0]) | n/a | n/a |
| sdot.b (elem; v.b[3]) | n/a | n/a |

## Vector integer absolute difference accumulate

| instruction | latency | throughput |
|--------|--------|--------|
| saba.b | 4.02 | 0.50 |
| saba.h | 4.02 | 0.50 |
| saba.s | 4.02 | 0.50 |
| saba.b (acc. fwd.) | 2.02 | - |
| saba.h (acc. fwd.) | 2.02 | - |
| saba.s (acc. fwd.) | 2.02 | - |
| uaba.b | 4.02 | 0.50 |
| uaba.h | 4.02 | 0.50 |
| uaba.s | 4.02 | 0.50 |
| uaba.b (acc. fwd.) | 2.02 | - |
| uaba.h (acc. fwd.) | 2.02 | - |
| uaba.s (acc. fwd.) | 2.02 | - |
| sabal.b | 4.02 | 0.50 |
| sabal.h | 4.02 | 0.50 |
| sabal.s | 4.02 | 0.50 |
| sabal2.b | 4.02 | 0.50 |
| sabal2.h | 4.02 | 0.50 |
| sabal2.s | 4.02 | 0.50 |
| uabal.b | 4.02 | 0.50 |
| uabal.h | 4.02 | 0.50 |
| uabal.s | 4.02 | 0.50 |
| uabal2.b | 4.02 | 0.50 |
| uabal2.h | 4.02 | 0.50 |
| uabal2.s | 4.02 | 0.50 |
| sadalp.b | 4.02 | 0.50 |
| sadalp.h | 4.02 | 0.50 |
| sadalp.s | 4.02 | 0.50 |
| uadalp.b | 4.02 | 0.50 |
| uadalp.h | 4.02 | 0.50 |
| uadalp.s | 4.02 | 0.50 |

## Vector integer divide

| instruction | latency | throughput |
|--------|--------|--------|
| urecpe.s | 4.02 | 0.99 |
| ursqrte.s | 4.02 | 0.99 |

## Vector bitwise logic

| instruction | latency | throughput |
|--------|--------|--------|
| and.b | 1.01 | 0.99 |
| orr.b | 1.01 | 0.99 |
| orr.h | 1.01 | 0.99 |
| orr.s | 1.01 | 0.99 |
| orr.h | 1.01 | 0.99 |
| orr.s | 1.01 | 0.99 |
| orn.b | 1.01 | 0.99 |
| eor.b | 1.01 | 0.99 |
| eor3.b | n/a | n/a |
| not.b | 1.01 | 0.99 |
| mvn.b | 1.01 | 0.99 |

## Vector bit manipulation

| instruction | latency | throughput |
|--------|--------|--------|
| bic.b (reg) | 1.01 | 0.99 |
| bic.h (imm) | 1.01 | 0.99 |
| bic.h (imm; <<8) | 1.01 | 0.99 |
| bic.s (imm) | 1.01 | 0.99 |
| bic.s (imm; <<8) | 1.01 | 0.99 |
| bif.b | 2.01 | 0.99 |
| bit.b | 2.01 | 0.99 |
| bsl.b | 2.01 | 0.99 |
| bcax.b | n/a | n/a |
| rax1.d | n/a | n/a |
| xar.d | n/a | n/a |
| rbit.b | 2.01 | 0.99 |
| rev16.b | 2.01 | 0.99 |
| rev32.b | 2.01 | 0.99 |
| rev32.h | 2.01 | 0.99 |
| rev64.b | 2.01 | 0.99 |
| rev64.h | 2.01 | 0.99 |
| rev64.s | 2.01 | 0.99 |
| cls.b | 3.01 | 0.99 |
| cls.h | 3.01 | 0.99 |
| cls.s | 3.01 | 0.99 |
| clz.b | 2.01 | 0.99 |
| clz.h | 2.01 | 0.99 |
| clz.s | 2.01 | 0.99 |
| cnt.b | 2.01 | 0.99 |

## Vector shift

| instruction | latency | throughput |
|--------|--------|--------|
| shl.b (imm; <<2) | 2.01 | 0.99 |
| shl.h (imm; <<2) | 2.01 | 0.99 |
| shl.s (imm; <<2) | 2.01 | 0.99 |
| shl.d (imm; <<2) | 2.01 | 0.99 |
| sshl.b (reg) | 2.01 | 0.99 |
| sshl.h (reg) | 2.01 | 0.99 |
| sshl.s (reg) | 2.01 | 0.99 |
| sshl.d (reg) | 2.01 | 0.99 |
| ushl.b (reg) | 2.01 | 0.99 |
| ushl.h (reg) | 2.01 | 0.99 |
| ushl.s (reg) | 2.01 | 0.99 |
| ushl.d (reg) | 2.01 | 0.99 |
| sqshl.b (imm; <<2) | 4.02 | 0.99 |
| sqshl.h (imm; <<2) | 4.02 | 0.99 |
| sqshl.s (imm; <<2) | 4.02 | 0.99 |
| sqshl.d (imm; <<2) | 4.02 | 0.99 |
| sqshl.b (reg; <<2) | 4.02 | 0.99 |
| sqshl.h (reg; <<2) | 4.02 | 0.99 |
| sqshl.s (reg; <<2) | 4.02 | 0.99 |
| sqshl.d (reg; <<2) | 4.02 | 0.99 |
| uqshl.b (imm; <<2) | 4.02 | 0.99 |
| uqshl.h (imm; <<2) | 4.02 | 0.99 |
| uqshl.s (imm; <<2) | 4.02 | 0.99 |
| uqshl.d (imm; <<2) | 4.02 | 0.99 |
| uqshl.b (reg; <<2) | 4.02 | 0.99 |
| uqshl.h (reg; <<2) | 4.02 | 0.99 |
| uqshl.s (reg; <<2) | 4.02 | 0.99 |
| uqshl.d (reg; <<2) | 4.02 | 0.99 |
| sqshlu.b (<<2) | 4.02 | 0.99 |
| sqshlu.h (<<2) | 4.02 | 0.99 |
| sqshlu.s (<<2) | 4.02 | 0.99 |
| sqshlu.d (<<2) | 4.02 | 0.99 |
| srshl.b (reg) | 3.01 | 0.99 |
| srshl.h (reg) | 3.01 | 0.99 |
| srshl.s (reg) | 3.01 | 0.99 |
| srshl.d (reg) | 3.01 | 0.99 |
| urshl.b (reg) | 3.01 | 0.99 |
| urshl.h (reg) | 3.01 | 0.99 |
| urshl.s (reg) | 3.01 | 0.99 |
| urshl.d (reg) | 3.01 | 0.99 |
| uqrshl.b (reg) | 4.02 | 0.99 |
| uqrshl.h (reg) | 4.02 | 0.99 |
| uqrshl.s (reg) | 4.02 | 0.99 |
| uqrshl.d (reg) | 4.02 | 0.99 |
| sqshlu.b (imm; <<2) | 4.02 | 0.99 |
| sqshlu.h (imm; <<2) | 4.02 | 0.99 |
| sqshlu.s (imm; <<2) | 4.02 | 0.99 |
| sqshlu.d (imm; <<2) | 4.02 | 0.99 |
| sqrshl.b | 4.02 | 0.99 |
| sqrshl.h | 4.02 | 0.99 |
| sqrshl.s | 4.02 | 0.99 |
| sqrshl.d | 4.02 | 0.99 |
| shll.b (<<8) | 2.01 | 0.99 |
| shll.h (<<16) | 2.01 | 0.99 |
| shll.s (<<32) | 2.01 | 0.99 |
| shll2.b (<<8) | 2.01 | 0.99 |
| shll2.h (<<16) | 2.01 | 0.99 |
| shll2.s (<<32) | 2.01 | 0.99 |
| sshll.b (<<2) | 2.01 | 0.99 |
| sshll.h (<<2) | 2.01 | 0.99 |
| sshll.s (<<2) | 2.01 | 0.99 |
| sshll2.b (<<2) | 2.01 | 0.99 |
| sshll2.h (<<2) | 2.01 | 0.99 |
| sshll2.s (<<2) | 2.01 | 0.99 |
| ushll.b (<<2) | 2.01 | 0.99 |
| ushll.h (<<2) | 2.01 | 0.99 |
| ushll.s (<<2) | 2.01 | 0.99 |
| ushll2.b (<<2) | 2.01 | 0.99 |
| ushll2.h (<<2) | 2.01 | 0.99 |
| ushll2.s (<<2) | 2.01 | 0.99 |
| sli.b (vec; <<2) | 2.01 | 0.99 |
| sli.h (vec; <<2) | 2.01 | 0.99 |
| sli.s (vec; <<2) | 2.01 | 0.99 |
| sli.d (vec; <<2) | 2.01 | 0.99 |
| sshr.b (imm; >>2) | 2.01 | 0.99 |
| sshr.h (imm; >>2) | 2.01 | 0.99 |
| sshr.s (imm; >>2) | 2.01 | 0.99 |
| sshr.d (imm; >>2) | 2.01 | 0.99 |
| ushr.b (imm; >>2) | 2.01 | 0.99 |
| ushr.h (imm; >>2) | 2.01 | 0.99 |
| ushr.s (imm; >>2) | 2.01 | 0.99 |
| ushr.d (imm; >>2) | 2.01 | 0.99 |
| srshr.b (imm; >>2) | 3.01 | 0.99 |
| srshr.h (imm; >>2) | 3.01 | 0.99 |
| srshr.s (imm; >>2) | 3.01 | 0.99 |
| srshr.d (imm; >>2) | 3.01 | 0.99 |
| urshr.b (imm; >>2) | 3.01 | 0.99 |
| urshr.h (imm; >>2) | 3.01 | 0.99 |
| urshr.s (imm; >>2) | 3.01 | 0.99 |
| urshr.d (imm; >>2) | 3.01 | 0.99 |
| ssra.b (imm; >>2) | 3.01 | 0.99 |
| ssra.h (imm; >>2) | 3.01 | 0.99 |
| ssra.s (imm; >>2) | 3.01 | 0.99 |
| ssra.d (imm; >>2) | 3.01 | 0.99 |
| usra.b (imm; >>2) | 3.01 | 0.99 |
| usra.h (imm; >>2) | 3.01 | 0.99 |
| usra.s (imm; >>2) | 3.01 | 0.99 |
| usra.d (imm; >>2) | 3.01 | 0.99 |
| srsra.b (imm; >>2) | 4.02 | 0.50 |
| srsra.h (imm; >>2) | 4.02 | 0.50 |
| srsra.s (imm; >>2) | 4.02 | 0.50 |
| srsra.d (imm; >>2) | 4.02 | 0.50 |
| ursra.b (imm; >>2) | 4.02 | 0.50 |
| ursra.h (imm; >>2) | 4.02 | 0.50 |
| ursra.s (imm; >>2) | 4.02 | 0.50 |
| ursra.d (imm; >>2) | 4.02 | 0.50 |
| shrn.h (>>2) | 2.01 | 1.99 |
| shrn.s (>>2) | 2.01 | 1.99 |
| shrn.d (>>2) | 2.01 | 1.99 |
| shrn2.h (>>2) | 2.01 | 1.99 |
| shrn2.s (>>2) | 2.01 | 1.99 |
| shrn2.d (>>2) | 2.01 | 1.99 |
| sqshrn.h (>>2) | 4.02 | 1.99 |
| sqshrn.s (>>2) | 4.02 | 1.99 |
| sqshrn.d (>>2) | 4.02 | 1.99 |
| sqshrn2.h (>>2) | 4.02 | 1.99 |
| sqshrn2.s (>>2) | 4.02 | 1.99 |
| sqshrn2.d (>>2) | 4.02 | 1.99 |
| uqshrn.h (>>2) | 4.02 | 1.99 |
| uqshrn.s (>>2) | 4.02 | 1.99 |
| uqshrn.d (>>2) | 4.02 | 1.99 |
| uqshrn2.h (>>2) | 4.02 | 1.99 |
| uqshrn2.s (>>2) | 4.02 | 1.99 |
| uqshrn2.d (>>2) | 4.02 | 1.99 |
| sqshrun.h (>>2) | 4.02 | 1.99 |
| sqshrun.s (>>2) | 4.02 | 1.99 |
| sqshrun.d (>>2) | 4.02 | 1.99 |
| sqshrun2.h (>>2) | 4.02 | 1.99 |
| sqshrun2.s (>>2) | 4.02 | 1.99 |
| sqshrun2.d (>>2) | 4.02 | 1.99 |
| rshrn.h (>>2) | 3.01 | 1.99 |
| rshrn.s (>>2) | 3.01 | 1.99 |
| rshrn.d (>>2) | 3.01 | 1.99 |
| rshrn2.h (>>2) | 3.01 | 1.99 |
| rshrn2.s (>>2) | 3.01 | 1.99 |
| rshrn2.d (>>2) | 3.01 | 1.99 |
| sqrshrn.h (>>2) | 4.02 | 1.99 |
| sqrshrn.s (>>2) | 4.02 | 1.99 |
| sqrshrn.d (>>2) | 4.02 | 1.99 |
| sqrshrn2.h (>>2) | 4.02 | 1.99 |
| sqrshrn2.s (>>2) | 4.02 | 1.99 |
| sqrshrn2.d (>>2) | 4.02 | 1.99 |
| uqrshrn.h (>>2) | 4.02 | 1.99 |
| uqrshrn.s (>>2) | 4.02 | 1.99 |
| uqrshrn.d (>>2) | 4.02 | 1.99 |
| uqrshrn2.h (>>2) | 4.02 | 1.99 |
| uqrshrn2.s (>>2) | 4.02 | 1.99 |
| uqrshrn2.d (>>2) | 4.02 | 1.99 |
| sqrshrun.h (>>2) | 4.02 | 1.99 |
| sqrshrun.s (>>2) | 4.02 | 1.99 |
| sqrshrun.d (>>2) | 4.02 | 1.99 |
| sqrshrun2.h (>>2) | 4.02 | 1.99 |
| sqrshrun2.s (>>2) | 4.02 | 1.99 |
| sqrshrun2.d (>>2) | 4.02 | 1.99 |
| sri.b (vec; >>2) | 2.01 | 0.99 |
| sri.h (vec; >>2) | 2.01 | 0.99 |
| sri.s (vec; >>2) | 2.01 | 0.99 |
| sri.d (vec; >>2) | 2.01 | 0.99 |

## Vector integer compare

| instruction | latency | throughput |
|--------|--------|--------|
| cmeq.b (reg) | 2.01 | 0.99 |
| cmeq.h (reg) | 2.01 | 0.99 |
| cmeq.s (reg) | 2.01 | 0.99 |
| cmeq.d (reg) | 2.01 | 0.99 |
| cmeq.b (zero) | 2.01 | 0.99 |
| cmeq.h (zero) | 2.01 | 0.99 |
| cmeq.s (zero) | 2.01 | 0.99 |
| cmeq.d (zero) | 2.01 | 0.99 |
| cmge.b (reg) | 2.01 | 0.99 |
| cmge.h (reg) | 2.01 | 0.99 |
| cmge.s (reg) | 2.01 | 0.99 |
| cmge.d (reg) | 2.01 | 0.99 |
| cmge.b (zero) | 2.01 | 0.99 |
| cmge.h (zero) | 2.01 | 0.99 |
| cmge.s (zero) | 2.01 | 0.99 |
| cmge.d (zero) | 2.01 | 0.99 |
| cmgt.b (reg) | 2.01 | 0.99 |
| cmgt.h (reg) | 2.01 | 0.99 |
| cmgt.s (reg) | 2.01 | 0.99 |
| cmgt.d (reg) | 2.01 | 0.99 |
| cmgt.b (zero) | 2.01 | 0.99 |
| cmgt.h (zero) | 2.01 | 0.99 |
| cmgt.s (zero) | 2.01 | 0.99 |
| cmgt.d (zero) | 2.01 | 0.99 |
| cmle.b (zero) | 2.01 | 0.99 |
| cmle.h (zero) | 2.01 | 0.99 |
| cmle.s (zero) | 2.01 | 0.99 |
| cmle.d (zero) | 2.01 | 0.99 |
| cmlt.b (zero) | 2.01 | 0.99 |
| cmlt.h (zero) | 2.01 | 0.99 |
| cmlt.s (zero) | 2.01 | 0.99 |
| cmlt.d (zero) | 2.01 | 0.99 |
| cmhi.b (reg) | 2.01 | 0.99 |
| cmhi.h (reg) | 2.01 | 0.99 |
| cmhi.s (reg) | 2.01 | 0.99 |
| cmhi.d (reg) | 2.01 | 0.99 |
| cmhs.b (reg) | 2.01 | 0.99 |
| cmhs.h (reg) | 2.01 | 0.99 |
| cmhs.s (reg) | 2.01 | 0.99 |
| cmhs.d (reg) | 2.01 | 0.99 |
| cmtst.b (reg) | 3.01 | 0.99 |
| cmtst.h (reg) | 3.01 | 0.99 |
| cmtst.s (reg) | 3.01 | 0.99 |
| cmtst.d (reg) | 3.01 | 0.99 |

## Vector permute

| instruction | latency | throughput |
|--------|--------|--------|
| ext.b (>>1) | 2.01 | 0.99 |
| ext.b (>>15) | 2.01 | 0.99 |
| tbl (len == 1) | 2.01 | 0.99 |
| tbl (len == 2) | 3.01 | 0.50 |
| tbl (len == 3) | 4.02 | 0.33 |
| tbl (len == 4) | 5.02 | 0.25 |
| tbx (len == 1) | 3.01 | 0.50 |
| tbx (len == 2) | 4.02 | 0.33 |
| tbx (len == 3) | 5.02 | 0.25 |
| tbx (len == 4) | 6.03 | 0.20 |
| trn1.b | 2.01 | 0.99 |
| trn2.b | 2.01 | 0.99 |
| trn1.h | 2.01 | 0.99 |
| trn2.h | 2.01 | 0.99 |
| trn1.s | 2.01 | 0.99 |
| trn2.s | 2.01 | 0.99 |
| trn1.d | 2.01 | 0.99 |
| trn2.d | 2.01 | 0.99 |
| zip1.b | 2.01 | 0.99 |
| zip2.b | 2.01 | 0.99 |
| zip1.h | 2.01 | 0.99 |
| zip2.h | 2.01 | 0.99 |
| zip1.s | 2.01 | 0.99 |
| zip2.s | 2.01 | 0.99 |
| zip1.d | 2.01 | 0.99 |
| zip2.d | 2.01 | 0.99 |

## Floating point add, sub, abs, and neg

| instruction | latency | throughput |
|--------|--------|--------|
| fadd.h (scl) | n/a | n/a |
| fadd.s (scl) | 4.02 | 1.99 |
| fadd.d (scl) | 4.02 | 1.99 |
| fadd.h (vec) | n/a | n/a |
| fadd.s (vec) | 4.02 | 0.99 |
| fadd.d (vec) | 4.02 | 0.99 |
| faddp.h (scl) | n/a | n/a |
| faddp.s (scl) | 4.02 | 1.99 |
| faddp.d (scl) | 4.02 | 1.99 |
| faddp.h (vec) | n/a | n/a |
| faddp.s (vec) | 4.02 | 0.99 |
| faddp.d (vec) | 4.02 | 0.99 |
| fsub.h (scl) | n/a | n/a |
| fsub.s (scl) | 4.02 | 1.99 |
| fsub.d (scl) | 4.02 | 1.99 |
| fsub.h (vec) | n/a | n/a |
| fsub.s (vec) | 4.02 | 0.99 |
| fsub.d (vec) | 4.02 | 0.99 |
| fcadd.h (deg = 90) | n/a | n/a |
| fcadd.s (deg = 90) | n/a | n/a |
| fcadd.d (deg = 90) | n/a | n/a |
| fabs.h (scl) | n/a | n/a |
| fabs.s (scl) | 4.02 | 1.99 |
| fabs.d (scl) | 4.02 | 1.99 |
| fabs.h (vec) | n/a | n/a |
| fabs.s (vec) | 4.02 | 0.99 |
| fabs.d (vec) | 4.02 | 0.99 |
| fabd.h (scl) | n/a | n/a |
| fabd.s (scl) | 4.02 | 1.99 |
| fabd.d (scl) | 4.02 | 1.99 |
| fabd.h (vec) | n/a | n/a |
| fabd.s (vec) | 4.02 | 0.99 |
| fabd.d (vec) | 4.02 | 0.99 |
| fneg.h (scl) | n/a | n/a |
| fneg.s (scl) | 4.02 | 1.99 |
| fneg.d (scl) | 4.02 | 1.99 |
| fneg.h (vec) | n/a | n/a |
| fneg.s (vec) | 4.02 | 0.99 |
| fneg.d (vec) | 4.02 | 0.99 |

## Floating point max / min

| instruction | latency | throughput |
|--------|--------|--------|
| fmax.h (scl) | n/a | n/a |
| fmax.s (scl) | 4.02 | 1.99 |
| fmax.d (scl) | 4.02 | 1.99 |
| fmax.h (vec) | n/a | n/a |
| fmax.s (vec) | 4.02 | 0.99 |
| fmax.d (vec) | 4.02 | 0.99 |
| fmaxp.h (scl) | n/a | n/a |
| fmaxp.s (scl) | 4.02 | 0.99 |
| fmaxp.d (scl) | 4.02 | 0.99 |
| fmaxp.h (vec) | n/a | n/a |
| fmaxp.s (vec) | 4.02 | 0.99 |
| fmaxp.d (vec) | 4.02 | 0.99 |
| fmaxv.h | n/a | n/a |
| fmaxv.s | 4.02 | 0.99 |
| fmaxnm.h (scl) | n/a | n/a |
| fmaxnm.s (scl) | 4.02 | 1.99 |
| fmaxnm.d (scl) | 4.02 | 1.99 |
| fmaxnm.h (vec) | n/a | n/a |
| fmaxnm.s (vec) | 4.02 | 0.99 |
| fmaxnm.d (vec) | 4.02 | 0.99 |
| fmaxnmp.h (scl) | n/a | n/a |
| fmaxnmp.s (scl) | 4.02 | 0.99 |
| fmaxnmp.d (scl) | 4.02 | 0.99 |
| fmaxnmp.h (vec) | n/a | n/a |
| fmaxnmp.s (vec) | 4.02 | 0.99 |
| fmaxnmp.d (vec) | 4.02 | 0.99 |
| fmaxnmv.h | n/a | n/a |
| fmaxnmv.s | 4.02 | 0.99 |
| fmin.h (scl) | n/a | n/a |
| fmin.s (scl) | 4.02 | 1.99 |
| fmin.d (scl) | 4.02 | 1.99 |
| fmin.h (vec) | n/a | n/a |
| fmin.s (vec) | 4.02 | 0.99 |
| fmin.d (vec) | 4.02 | 0.99 |
| fminp.h (scl) | n/a | n/a |
| fminp.s (scl) | 4.02 | 0.99 |
| fminp.d (scl) | 4.02 | 0.99 |
| fminp.h (vec) | n/a | n/a |
| fminp.s (vec) | 4.02 | 0.99 |
| fminp.d (vec) | 4.02 | 0.99 |
| fminv.h | n/a | n/a |
| fminv.s | 4.02 | 0.99 |
| fminnm.h (scl) | n/a | n/a |
| fminnm.s (scl) | 4.02 | 1.99 |
| fminnm.d (scl) | 4.02 | 1.99 |
| fminnm.h (vec) | n/a | n/a |
| fminnm.s (vec) | 4.02 | 0.99 |
| fminnm.d (vec) | 4.02 | 0.99 |
| fminnmp.h (scl) | n/a | n/a |
| fminnmp.s (scl) | 4.02 | 0.99 |
| fminnmp.d (scl) | 4.02 | 0.99 |
| fminnmp.h (vec) | n/a | n/a |
| fminnmp.s (vec) | 4.02 | 0.99 |
| fminnmp.d (vec) | 4.02 | 0.99 |
| fminnmv.h | n/a | n/a |
| fminnmv.s | 4.02 | 0.99 |

## Floating point multiply

| instruction | latency | throughput |
|--------|--------|--------|
| fmul.h (scl) | n/a | n/a |
| fmul.s (scl) | 4.02 | 1.99 |
| fmul.d (scl) | 4.02 | 1.99 |
| fmul.h (vec) | n/a | n/a |
| fmul.s (vec) | 4.02 | 0.99 |
| fmul.d (vec) | 4.02 | 1.00 |
| fmulx.h (scl) | n/a | n/a |
| fmulx.s (scl) | 4.02 | 1.99 |
| fmulx.d (scl) | 4.02 | 1.99 |
| fmulx.h (vec) | n/a | n/a |
| fmulx.s (vec) | 4.02 | 0.99 |
| fmulx.d (vec) | 4.02 | 0.99 |
| fnmul.h (scl) | n/a | n/a |
| fnmul.s (scl) | 4.02 | 1.99 |
| fnmul.d (scl) | 4.02 | 1.99 |

## Floating point multiply-accumulate and fused-multiply add

| instruction | latency | throughput |
|--------|--------|--------|
| fmla.h (vec) | n/a | n/a |
| fmla.s (vec) | 8.04 | 0.99 |
| fmla.d (vec) | 8.04 | 0.99 |
| fmla.h (vec; acc. fwd.) | n/a | n/a |
| fmla.s (vec; acc. fwd.) | 4.02 | - |
| fmla.d (vec; acc. fwd.) | 4.02 | - |
| fmla.h (elem; [7]) | n/a | n/a |
| fmla.s (elem; [3]) | 8.04 | 0.99 |
| fmla.d (elem; [1]) | 8.04 | 0.99 |
| fmlal.h (vec) | n/a | n/a |
| fmlal2.h (vec) | n/a | n/a |
| fmlal.h (vec; acc. fwd.) | n/a | n/a |
| fmlal2.h (vec; acc. fwd.) | n/a | n/a |
| fmls.h (vec) | n/a | n/a |
| fmls.s (vec) | 8.04 | 0.99 |
| fmls.d (vec) | 8.04 | 0.99 |
| fmls.h (vec; acc. fwd.) | n/a | n/a |
| fmls.s (vec; acc. fwd.) | 4.02 | - |
| fmls.d (vec; acc. fwd.) | 4.02 | - |
| fmls.h (elem; [7]) | n/a | n/a |
| fmls.s (elem; [3]) | 8.04 | 0.99 |
| fmls.d (elem; [1]) | 8.04 | 0.99 |
| fmlsl.h (vec) | n/a | n/a |
| fmlsl2.h (vec) | n/a | n/a |
| fmlsl.h (vec; acc. fwd.) | n/a | n/a |
| fmlsl2.h (vec; acc. fwd.) | n/a | n/a |
| fmadd.h | n/a | n/a |
| fmadd.s | 8.04 | 1.99 |
| fmadd.d | 8.04 | 1.99 |
| fmadd.h (acc. fwd.) | n/a | n/a |
| fmadd.s (acc. fwd.) | 4.02 | - |
| fmadd.d (acc. fwd.) | 4.02 | - |
| fmsub.h | n/a | n/a |
| fmsub.s | 8.04 | 1.99 |
| fmsub.d | 8.04 | 1.99 |
| fmsub.h (acc. fwd.) | n/a | n/a |
| fmsub.s (acc. fwd.) | 4.02 | - |
| fmsub.d (acc. fwd.) | 4.02 | - |
| fnmadd.h | n/a | n/a |
| fnmadd.s | 8.04 | 1.99 |
| fnmadd.d | 8.04 | 1.99 |
| fnmadd.h (acc. fwd.) | n/a | n/a |
| fnmadd.s (acc. fwd.) | 4.02 | - |
| fnmadd.d (acc. fwd.) | 4.02 | - |
| fnmsub.h | n/a | n/a |
| fnmsub.s | 8.04 | 1.99 |
| fnmsub.d | 8.04 | 1.99 |
| fnmsub.h (acc. fwd.) | n/a | n/a |
| fnmsub.s (acc. fwd.) | 4.02 | - |
| fnmsub.d (acc. fwd.) | 4.02 | - |
| fcmla.h (vec; deg = 0) | n/a | n/a |
| fcmla.s (vec; deg = 0) | n/a | n/a |
| fcmla.d (vec; deg = 0) | n/a | n/a |
| fcmla.h (vec; deg = 90) | n/a | n/a |
| fcmla.s (vec; deg = 90) | n/a | n/a |
| fcmla.d (vec; deg = 90) | n/a | n/a |
| fcmla.h (vec; deg = 0; acc. fwd.) | n/a | n/a |
| fcmla.s (vec; deg = 0; acc. fwd.) | n/a | n/a |
| fcmla.d (vec; deg = 0; acc. fwd.) | n/a | n/a |
| fcmla.h (vec; deg = 90; acc. fwd.) | n/a | n/a |
| fcmla.s (vec; deg = 90; acc. fwd.) | n/a | n/a |
| fcmla.d (vec; deg = 90; acc. fwd.) | n/a | n/a |
| fcmla.h (elem; deg = 0; v.h[7]) | n/a | n/a |
| fcmla.s (elem; deg = 0; v.s[3]) | n/a | n/a |
| fcmla.h (elem; deg = 90; v.h[7]) | n/a | n/a |
| fcmla.s (elem; deg = 90; v.s[3]) | n/a | n/a |

## Floating point divide and reciprocal

| instruction | latency | throughput |
|--------|--------|--------|
| frecpe.h (scl) | n/a | n/a |
| frecpe.s (scl) | 4.02 | 1.99 |
| frecpe.d (scl) | 4.02 | 1.99 |
| frecpe.h (vec) | n/a | n/a |
| frecpe.s (vec) | 4.02 | 0.99 |
| frecpe.d (vec) | 4.02 | 0.99 |
| frecps.h (scl) | n/a | n/a |
| frecps.s (scl) | 8.04 | 1.99 |
| frecps.d (scl) | 8.04 | 1.99 |
| frecps.h (vec) | n/a | n/a |
| frecps.s (vec) | 8.04 | 0.99 |
| frecps.d (vec) | 8.04 | 0.99 |
| frecpx.h (scl) | n/a | n/a |
| frecpx.s (scl) | 4.02 | 1.99 |
| frecpx.d (scl) | 4.02 | 1.99 |

## Floating point math

| instruction | latency | throughput |
|--------|--------|--------|
| fsqrt.h (scl) | n/a | n/a |
| fsqrt.s (scl) | 12.05 | 0.11 |
| fsqrt.d (scl) | 22.10 | 0.05 |
| fsqrt.h (vec) | n/a | n/a |
| fsqrt.s (vec) | 12.05 | 0.11 |
| fsqrt.d (vec) | 22.10 | 0.05 |
| frsqrte.h (scl) | n/a | n/a |
| frsqrte.s (scl) | 4.02 | 1.99 |
| frsqrte.d (scl) | 4.02 | 1.99 |
| frsqrte.h (vec) | n/a | n/a |
| frsqrte.s (vec) | 4.02 | 0.99 |
| frsqrte.d (vec) | 4.02 | 0.99 |
| frsqrts.h (scl) | n/a | n/a |
| frsqrts.s (scl) | 8.04 | 1.99 |
| frsqrts.d (scl) | 8.04 | 1.99 |
| frsqrts.h (vec) | n/a | n/a |
| frsqrts.s (vec) | 8.04 | 0.99 |
| frsqrts.d (vec) | 8.04 | 0.99 |

## Floating point compare

| instruction | latency | throughput |
|--------|--------|--------|
| facge.h (scl) | n/a | n/a |
| facge.s (scl) | 2.01 | 1.99 |
| facge.d (scl) | 2.01 | 1.99 |
| facge.h (vec) | n/a | n/a |
| facge.s (vec) | 2.01 | 0.99 |
| facge.d (vec) | 2.01 | 0.99 |
| facgt.h (scl) | n/a | n/a |
| facgt.s (scl) | 2.01 | 1.99 |
| facgt.d (scl) | 2.01 | 1.99 |
| facgt.h (vec) | n/a | n/a |
| facgt.s (vec) | 2.01 | 0.99 |
| facgt.d (vec) | 2.01 | 0.99 |
| fcmp.h (reg) | n/a | n/a |
| fcmp.h (zero) | n/a | n/a |
| fcmp.s (reg) | 1.01 | 0.99 |
| fcmp.s (zero) | 1.01 | 0.99 |
| fcmp.d (reg) | 1.00 | 0.99 |
| fcmp.d (zero) | 1.00 | 0.99 |
| fcmpe.h (reg) | n/a | n/a |
| fcmpe.h (zero) | n/a | n/a |
| fcmpe.s (reg) | 1.00 | 0.99 |
| fcmpe.s (zero) | 1.00 | 0.99 |
| fcmpe.d (reg) | 1.00 | 0.99 |
| fcmpe.d (zero) | 1.00 | 0.99 |
| fccmp.h (eq) | n/a | n/a |
| fccmp.h (le) | n/a | n/a |
| fccmp.s (eq) | 1.00 | 0.99 |
| fccmp.s (le) | 1.00 | 0.99 |
| fccmp.d (eq) | 1.00 | 0.99 |
| fccmp.d (le) | 1.00 | 0.99 |
| fccmpe.h (eq) | n/a | n/a |
| fccmpe.h (le) | n/a | n/a |
| fccmpe.s (eq) | 1.00 | 0.99 |
| fccmpe.s (le) | 1.00 | 0.99 |
| fccmpe.d (eq) | 1.00 | 0.99 |
| fccmpe.d (le) | 1.00 | 0.99 |
| fcmeq.h (scl) | n/a | n/a |
| fcmeq.s (scl) | 2.01 | 1.99 |
| fcmeq.d (scl) | 2.01 | 1.99 |
| fcmeq.h (vec) | n/a | n/a |
| fcmeq.s (vec) | 2.01 | 0.99 |
| fcmeq.d (vec) | 2.01 | 0.99 |
| fcmeq.h (scl; zero) | n/a | n/a |
| fcmeq.s (scl; zero) | 2.01 | 1.99 |
| fcmeq.d (scl; zero) | 2.01 | 1.99 |
| fcmeq.h (vec; zero) | n/a | n/a |
| fcmeq.s (vec; zero) | 2.01 | 0.99 |
| fcmeq.d (vec; zero) | 2.01 | 0.99 |
| fcmge.h (scl) | n/a | n/a |
| fcmge.s (scl) | 2.01 | 1.99 |
| fcmge.d (scl) | 2.01 | 1.99 |
| fcmge.h (vec) | n/a | n/a |
| fcmge.s (vec) | 2.01 | 0.99 |
| fcmge.d (vec) | 2.01 | 0.99 |
| fcmge.h (scl; zero) | n/a | n/a |
| fcmge.s (scl; zero) | 2.01 | 1.99 |
| fcmge.d (scl; zero) | 2.01 | 1.99 |
| fcmge.h (vec; zero) | n/a | n/a |
| fcmge.s (vec; zero) | 2.01 | 0.99 |
| fcmge.d (vec; zero) | 2.01 | 0.99 |
| fcmgt.h (scl) | n/a | n/a |
| fcmgt.s (scl) | 2.01 | 1.99 |
| fcmgt.d (scl) | 2.01 | 1.99 |
| fcmgt.h (vec) | n/a | n/a |
| fcmgt.s (vec) | 2.01 | 0.99 |
| fcmgt.d (vec) | 2.01 | 0.99 |
| fcmgt.h (scl; zero) | n/a | n/a |
| fcmgt.s (scl; zero) | 2.01 | 1.99 |
| fcmgt.d (scl; zero) | 2.01 | 1.99 |
| fcmgt.h (vec; zero) | n/a | n/a |
| fcmgt.s (vec; zero) | 2.01 | 0.99 |
| fcmgt.d (vec; zero) | 2.01 | 0.99 |
| fcmle.h (scl; zero) | n/a | n/a |
| fcmle.s (scl; zero) | 2.01 | 1.99 |
| fcmle.d (scl; zero) | 2.01 | 1.99 |
| fcmle.h (vec; zero) | n/a | n/a |
| fcmle.s (vec; zero) | 2.01 | 0.99 |
| fcmle.d (vec; zero) | 2.01 | 0.99 |
| fcmlt.h (scl; zero) | n/a | n/a |
| fcmlt.s (scl; zero) | 2.01 | 1.99 |
| fcmlt.d (scl; zero) | 2.01 | 1.99 |
| fcmlt.h (vec; zero) | n/a | n/a |
| fcmlt.s (vec; zero) | 2.01 | 0.99 |
| fcmlt.d (vec; zero) | 2.01 | 0.99 |

## Floating point condtional select

| instruction | latency | throughput |
|--------|--------|--------|
| fcsel.h (eq) | n/a | n/a |
| fcsel.h (le) | n/a | n/a |
| fcsel.s (eq) | 2.01 | 0.99 |
| fcsel.s (le) | 2.01 | 0.99 |
| fcsel.d (eq) | 2.01 | 0.99 |
| fcsel.d (le) | 2.01 | 0.99 |

## Floating point convert

| instruction | latency | throughput |
|--------|--------|--------|
| scvtf.h (scl; >>2) | n/a | n/a |
| scvtf.s (scl; >>2) | 6.05 | 1.99 |
| scvtf.d (scl; >>2) | 6.05 | 1.99 |
| scvtf.h (scl; int) | n/a | n/a |
| scvtf.s (scl; int) | 6.05 | 1.99 |
| scvtf.d (scl; int) | 6.05 | 1.99 |
| scvtf.h (vec; >>2) | n/a | n/a |
| scvtf.s (vec; >>2) | 4.02 | 0.99 |
| scvtf.d (vec; >>2) | 4.02 | 0.99 |
| scvtf.h (vec; int) | n/a | n/a |
| scvtf.s (vec; int) | 4.02 | 0.99 |
| scvtf.d (vec; int) | 4.02 | 0.99 |
| fcvt (h -> s) | 4.02 | 1.99 |
| fcvt (h -> d) | 4.02 | 1.99 |
| fcvt (s -> h) | 4.02 | 1.99 |
| fcvt (s -> d) | 4.02 | 1.99 |
| fcvt (d -> h) | 4.02 | 1.99 |
| fcvt (d -> s) | 4.02 | 1.99 |
| fcvtl (h -> s) | 4.02 | 0.99 |
| fcvtl (s -> d) | 4.02 | 0.99 |
| fcvtl2 (h -> s) | 4.02 | 0.99 |
| fcvtl2 (s -> d) | 4.02 | 0.99 |
| fcvtn (s -> h) | 4.02 | 0.99 |
| fcvtn (d -> s) | 4.02 | 0.99 |
| fcvtn2 (s -> h) | 4.02 | 0.99 |
| fcvtn2 (d -> s) | 4.02 | 0.99 |
| fcvtxn | 4.02 | 0.99 |
| fcvtxn2 | 4.02 | 0.99 |
| fcvtas.h (scl) | n/a | n/a |
| fcvtas.s (scl) | 4.02 | 1.99 |
| fcvtas.d (scl) | 4.02 | 1.99 |
| fcvtas.h (vec) | n/a | n/a |
| fcvtas.s (vec) | 4.02 | 0.99 |
| fcvtas.d (vec) | 4.02 | 0.99 |
| fcvtas.h (scl -> reg) | n/a | n/a |
| fcvtas.s (scl -> reg) | 2.99 | 1.99 |
| fcvtas.d (scl -> reg) | 2.99 | 1.99 |
| fcvtau.h (scl) | n/a | n/a |
| fcvtau.s (scl) | 4.02 | 1.99 |
| fcvtau.d (scl) | 4.02 | 1.99 |
| fcvtau.h (vec) | n/a | n/a |
| fcvtau.s (vec) | 4.02 | 0.99 |
| fcvtau.d (vec) | 4.02 | 0.99 |
| fcvtau.h (scl -> reg) | n/a | n/a |
| fcvtau.s (scl -> reg) | 2.99 | 1.99 |
| fcvtau.d (scl -> reg) | 2.99 | 1.99 |
| fjcvtzs | n/a | n/a |
| frinta.h (scl) | n/a | n/a |
| frinta.s (scl) | 4.02 | 1.99 |
| frinta.d (scl) | 4.02 | 1.99 |
| frinta.h (vec) | n/a | n/a |
| frinta.s (vec) | 4.02 | 0.99 |
| frinta.d (vec) | 4.02 | 0.99 |
| frinti.h (scl) | n/a | n/a |
| frinti.s (scl) | 4.02 | 1.99 |
| frinti.d (scl) | 4.02 | 1.99 |
| frinti.h (vec) | n/a | n/a |
| frinti.s (vec) | 4.02 | 0.99 |
| frinti.d (vec) | 4.02 | 0.99 |
| frintm.h (scl) | n/a | n/a |
| frintm.s (scl) | 4.02 | 1.99 |
| frintm.d (scl) | 4.02 | 1.99 |
| frintm.h (vec) | n/a | n/a |
| frintm.s (vec) | 4.02 | 0.99 |
| frintm.d (vec) | 4.02 | 0.99 |
| frintn.h (scl) | n/a | n/a |
| frintn.s (scl) | 4.02 | 1.99 |
| frintn.d (scl) | 4.02 | 1.99 |
| frintn.h (vec) | n/a | n/a |
| frintn.s (vec) | 4.02 | 0.99 |
| frintn.d (vec) | 4.02 | 0.99 |
| frintp.h (scl) | n/a | n/a |
| frintp.s (scl) | 4.02 | 1.99 |
| frintp.d (scl) | 4.02 | 1.99 |
| frintp.h (vec) | n/a | n/a |
| frintp.s (vec) | 4.02 | 0.99 |
| frintp.d (vec) | 4.02 | 1.00 |
| frintx.h (scl) | n/a | n/a |
| frintx.s (scl) | 4.02 | 1.99 |
| frintx.d (scl) | 4.02 | 1.99 |
| frintx.h (vec) | n/a | n/a |
| frintx.s (vec) | 4.02 | 0.99 |
| frintx.d (vec) | 4.02 | 0.99 |
| frintz.h (scl) | n/a | n/a |
| frintz.s (scl) | 4.02 | 1.99 |
| frintz.d (scl) | 4.02 | 1.99 |
| frintz.h (vec) | n/a | n/a |
| frintz.s (vec) | 4.02 | 0.99 |
| frintz.d (vec) | 4.02 | 0.99 |

