// Seed: 2635914665
module module_0 (
    input id_1,
    input id_2,
    output reg id_3
);
  always @(*) begin
    id_2 <= 1;
    id_4(id_2 - 1);
    repeat (1) begin
      id_4 <= 1;
    end
    id_3 = 1;
    id_3 <= id_2;
    id_1 = id_2;
    if (id_1) begin
      id_1 <= 1;
    end
  end
  logic id_5 (
      "",
      1,
      id_2
  );
  type_0 id_6 (
      id_5,
      1,
      id_3[1]
  );
endmodule
module module_1 #(
    parameter id_3 = 32'd30
) (
    id_1
);
  output id_1;
  logic id_2;
  logic _id_3;
  reg   id_4;
  always @(posedge 1)
    if (1) begin
      id_4 <= id_1[&(1'h0) : id_3] == id_2;
    end
endmodule
