# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name Lam_tabg_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_0 \
    op interface \
    ports { Lam_tabg_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name Peta_tabg_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_0 \
    op interface \
    ports { Peta_tabg_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name Lam_tabg_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_1 \
    op interface \
    ports { Lam_tabg_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name Peta_tabg_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_1 \
    op interface \
    ports { Peta_tabg_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name Lam_tabg_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_2 \
    op interface \
    ports { Lam_tabg_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name Peta_tabg_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_2 \
    op interface \
    ports { Peta_tabg_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name Lam_tabg_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_3 \
    op interface \
    ports { Lam_tabg_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name Peta_tabg_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_3 \
    op interface \
    ports { Peta_tabg_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name Lam_tabg_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_4 \
    op interface \
    ports { Lam_tabg_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name Peta_tabg_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_4 \
    op interface \
    ports { Peta_tabg_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name Lam_tabg_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_5 \
    op interface \
    ports { Lam_tabg_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name Peta_tabg_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_5 \
    op interface \
    ports { Peta_tabg_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name Lam_tabg_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_6 \
    op interface \
    ports { Lam_tabg_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name Peta_tabg_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_6 \
    op interface \
    ports { Peta_tabg_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name Lam_tabg_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_7 \
    op interface \
    ports { Lam_tabg_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name Peta_tabg_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_7 \
    op interface \
    ports { Peta_tabg_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name Lam_tabg_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_8 \
    op interface \
    ports { Lam_tabg_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name Peta_tabg_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_8 \
    op interface \
    ports { Peta_tabg_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name Lam_tabg_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_9 \
    op interface \
    ports { Lam_tabg_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name Peta_tabg_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_9 \
    op interface \
    ports { Peta_tabg_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name Lam_tabg_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_10 \
    op interface \
    ports { Lam_tabg_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name Peta_tabg_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_10 \
    op interface \
    ports { Peta_tabg_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name Lam_tabg_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_11 \
    op interface \
    ports { Lam_tabg_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name Peta_tabg_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_11 \
    op interface \
    ports { Peta_tabg_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name Lam_tabg_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_12 \
    op interface \
    ports { Lam_tabg_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name Peta_tabg_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_12 \
    op interface \
    ports { Peta_tabg_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name Lam_tabg_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_13 \
    op interface \
    ports { Lam_tabg_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name Peta_tabg_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_13 \
    op interface \
    ports { Peta_tabg_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name Lam_tabg_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_14 \
    op interface \
    ports { Lam_tabg_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name Peta_tabg_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_14 \
    op interface \
    ports { Peta_tabg_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name Lam_tabg_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_15 \
    op interface \
    ports { Lam_tabg_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name Peta_tabg_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_15 \
    op interface \
    ports { Peta_tabg_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name Lam_tabg_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_16 \
    op interface \
    ports { Lam_tabg_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name Peta_tabg_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_16 \
    op interface \
    ports { Peta_tabg_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name Lam_tabg_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabg_17 \
    op interface \
    ports { Lam_tabg_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name Peta_tabg_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabg_17 \
    op interface \
    ports { Peta_tabg_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name Eta_ans_5_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_0 \
    op interface \
    ports { Eta_ans_5_0 { O 16 vector } Eta_ans_5_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name Eta_ans_5_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_1 \
    op interface \
    ports { Eta_ans_5_1 { O 16 vector } Eta_ans_5_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name Eta_ans_5_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_2 \
    op interface \
    ports { Eta_ans_5_2 { O 16 vector } Eta_ans_5_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name Eta_ans_5_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_3 \
    op interface \
    ports { Eta_ans_5_3 { O 16 vector } Eta_ans_5_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name Eta_ans_5_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_4 \
    op interface \
    ports { Eta_ans_5_4 { O 16 vector } Eta_ans_5_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name Eta_ans_5_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_5 \
    op interface \
    ports { Eta_ans_5_5 { O 16 vector } Eta_ans_5_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name Eta_ans_5_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_6 \
    op interface \
    ports { Eta_ans_5_6 { O 16 vector } Eta_ans_5_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name Eta_ans_5_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_7 \
    op interface \
    ports { Eta_ans_5_7 { O 16 vector } Eta_ans_5_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name Eta_ans_5_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_8 \
    op interface \
    ports { Eta_ans_5_8 { O 16 vector } Eta_ans_5_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name Eta_ans_5_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_9 \
    op interface \
    ports { Eta_ans_5_9 { O 16 vector } Eta_ans_5_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name Eta_ans_5_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_10 \
    op interface \
    ports { Eta_ans_5_10 { O 16 vector } Eta_ans_5_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name Eta_ans_5_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_11 \
    op interface \
    ports { Eta_ans_5_11 { O 16 vector } Eta_ans_5_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name Eta_ans_5_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_12 \
    op interface \
    ports { Eta_ans_5_12 { O 16 vector } Eta_ans_5_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name Eta_ans_5_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_13 \
    op interface \
    ports { Eta_ans_5_13 { O 16 vector } Eta_ans_5_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name Eta_ans_5_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_14 \
    op interface \
    ports { Eta_ans_5_14 { O 16 vector } Eta_ans_5_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name Eta_ans_5_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_15 \
    op interface \
    ports { Eta_ans_5_15 { O 16 vector } Eta_ans_5_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name Eta_ans_5_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_16 \
    op interface \
    ports { Eta_ans_5_16 { O 16 vector } Eta_ans_5_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name Eta_ans_5_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_5_17 \
    op interface \
    ports { Eta_ans_5_17 { O 16 vector } Eta_ans_5_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


