
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:18:20
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                tsp
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          f2a9621b-852b-4df1-9cfc-4dfc475769f9
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: tsp

Definition
----------
   Signature: tsp (void* distances, void* shortestDistance)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        tsp_1
   Base Address: --

   Argument:          distances
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          shortestDistance
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --advanced.misc solution_name=link --config binary_container_1-link.cfg --connectivity.nk tsp:1:tsp_1 --debug --input_files ../../proj_kernels/Emulation-SW/build/tsp.xo --link --log_dir binary_container_1.build/logs --messageDb binary_container_1.mdb --optimize 0 --output binary_container_1.xclbin --platform xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /mnt/HLSNAS/r10943005/traveling-salesperson/ip_cache --report_dir binary_container_1.build/reports --report_level 0 --save-temps --target sw_emu --temp_dir binary_container_1.build 
   Options:       --advanced.misc solution_name=link
                  --config binary_container_1-link.cfg
                  --connectivity.nk tsp:1:tsp_1
                  --debug
                  --input_files ../../proj_kernels/Emulation-SW/build/tsp.xo
                  --link
                  --log_dir binary_container_1.build/logs
                  --messageDb binary_container_1.mdb
                  --optimize 0
                  --output binary_container_1.xclbin
                  --platform xilinx_u50_gen3x16_xdma_201920_3
                  --remote_ip_cache /mnt/HLSNAS/r10943005/traveling-salesperson/ip_cache
                  --report_dir binary_container_1.build/reports
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir binary_container_1.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
