{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505682279788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505682279788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 16:04:39 2017 " "Processing started: Sun Sep 17 16:04:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505682279788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505682279788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_Lab4_8bitProcessor -c ECE385_Lab4_8bitProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_Lab4_8bitProcessor -c ECE385_Lab4_8bitProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505682279788 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505682279988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "logic_processor_4bit/testbench_8.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "testbench testbench.sv(1) " "Verilog HDL error at testbench.sv(1): module \"testbench\" cannot be declared more than once" {  } { { "logic_processor_4bit/testbench.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/testbench.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "testbench testbench_8.sv(1) " "HDL info at testbench_8.sv(1): see declaration for object \"testbench\"" {  } { { "logic_processor_4bit/testbench_8.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/testbench_8.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file logic_processor_4bit/testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file logic_processor_4bit/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "logic_processor_4bit/Synchronizers.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "logic_processor_4bit/Synchronizers.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "logic_processor_4bit/Synchronizers.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "logic_processor_4bit/Router.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "logic_processor_4bit/Register_unit.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/reg_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/reg_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "logic_processor_4bit/Reg_4.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Reg_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "logic_processor_4bit/Processor.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "logic_processor_4bit/HexDriver.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505682285849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "logic_processor_4bit/HexDriver.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "logic_processor_4bit/Control.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor_4bit/compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_processor_4bit/compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "logic_processor_4bit/compute.sv" "" { Text "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/logic_processor_4bit/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_lab4_8bitprocessor.sv 0 0 " "Found 0 design units, including 0 entities, in source file ece385_lab4_8bitprocessor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505682285864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/output_files/ECE385_Lab4_8bitProcessor.map.smsg " "Generated suppressed messages file C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Lab 4/logic 8 bit quartus/output_files/ECE385_Lab4_8bitProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1505682285880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505682285927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 17 16:04:45 2017 " "Processing ended: Sun Sep 17 16:04:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505682285927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505682285927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505682285927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505682285927 ""}
