Active-HDL 13.0.376.8320 2023-11-24 16:23:42

Elaboration top modules:
Verilog Module                Testbench


--------------------------------------------------------------------------------------------
Verilog Module           | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------
Testbench                | traffic |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
generate_test            | traffic |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
traffic_light_controller | traffic |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
analyze                  | traffic |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                  | Comment
--------------------------------------------------------------------------------------------
traffic                  | None
--------------------------------------------------------------------------------------------
