{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U101":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0113"]}
          },
          "mul_d0__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U103.out","add_all__U109.in0"],
          ["mul_d1__U105.out","add_all__U109.in1"],
          ["add_all__U110.in0","add_all__U109.out"],
          ["mul_d2__U107.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["const_term_U108.out","add_all__U111.in1"],
          ["self.out","add_all__U111.out"],
          ["mul_d0__U103.in0","coeff_0_U102.out"],
          ["mul_d1__U105.in0","coeff_1_U104.out"],
          ["mul_d2__U107.in0","coeff_2_U106.out"],
          ["self.d.0","mul_d0__U103.in1"],
          ["self.d.1","mul_d1__U105.in1"],
          ["self.d.2","mul_d2__U107.in1"]
        ]
      },
      "aff__U126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0095"]}
          },
          "mul_d0__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U128.out","add_all__U134.in0"],
          ["mul_d1__U130.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["mul_d2__U132.out","add_all__U135.in1"],
          ["add_all__U136.in0","add_all__U135.out"],
          ["const_term_U133.out","add_all__U136.in1"],
          ["self.out","add_all__U136.out"],
          ["mul_d0__U128.in0","coeff_0_U127.out"],
          ["mul_d1__U130.in0","coeff_1_U129.out"],
          ["mul_d2__U132.in0","coeff_2_U131.out"],
          ["self.d.0","mul_d0__U128.in1"],
          ["self.d.1","mul_d1__U130.in1"],
          ["self.d.2","mul_d2__U132.in1"]
        ]
      },
      "aff__U151":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0099"]}
          },
          "mul_d0__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U153.out","add_all__U159.in0"],
          ["mul_d1__U155.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["mul_d2__U157.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["const_term_U158.out","add_all__U161.in1"],
          ["self.out","add_all__U161.out"],
          ["mul_d0__U153.in0","coeff_0_U152.out"],
          ["mul_d1__U155.in0","coeff_1_U154.out"],
          ["mul_d2__U157.in0","coeff_2_U156.out"],
          ["self.d.0","mul_d0__U153.in1"],
          ["self.d.1","mul_d1__U155.in1"],
          ["self.d.2","mul_d2__U157.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h011f"]}
          },
          "mul_d0__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U178.out","add_all__U184.in0"],
          ["mul_d1__U180.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U182.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["const_term_U183.out","add_all__U186.in1"],
          ["self.out","add_all__U186.out"],
          ["mul_d0__U178.in0","coeff_0_U177.out"],
          ["mul_d1__U180.in0","coeff_1_U179.out"],
          ["mul_d2__U182.in0","coeff_2_U181.out"],
          ["self.d.0","mul_d0__U178.in1"],
          ["self.d.1","mul_d1__U180.in1"],
          ["self.d.2","mul_d2__U182.in1"]
        ]
      },
      "aff__U201":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0122"]}
          },
          "mul_d0__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U203.out","add_all__U209.in0"],
          ["mul_d1__U205.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U207.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["const_term_U208.out","add_all__U211.in1"],
          ["self.out","add_all__U211.out"],
          ["mul_d0__U203.in0","coeff_0_U202.out"],
          ["mul_d1__U205.in0","coeff_1_U204.out"],
          ["mul_d2__U207.in0","coeff_2_U206.out"],
          ["self.d.0","mul_d0__U203.in1"],
          ["self.d.1","mul_d1__U205.in1"],
          ["self.d.2","mul_d2__U207.in1"]
        ]
      },
      "aff__U226":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00a4"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U228.out","add_all__U234.in0"],
          ["mul_d1__U230.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["mul_d2__U232.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["const_term_U233.out","add_all__U236.in1"],
          ["self.out","add_all__U236.out"],
          ["mul_d0__U228.in0","coeff_0_U227.out"],
          ["mul_d1__U230.in0","coeff_1_U229.out"],
          ["mul_d2__U232.in0","coeff_2_U231.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U230.in1"],
          ["self.d.2","mul_d2__U232.in1"]
        ]
      },
      "aff__U251":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h012a"]}
          },
          "mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U253.out","add_all__U259.in0"],
          ["mul_d1__U255.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d2__U257.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["const_term_U258.out","add_all__U261.in1"],
          ["self.out","add_all__U261.out"],
          ["mul_d0__U253.in0","coeff_0_U252.out"],
          ["mul_d1__U255.in0","coeff_1_U254.out"],
          ["mul_d2__U257.in0","coeff_2_U256.out"],
          ["self.d.0","mul_d0__U253.in1"],
          ["self.d.1","mul_d1__U255.in1"],
          ["self.d.2","mul_d2__U257.in1"]
        ]
      },
      "aff__U26":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U28.out","add_all__U34.in0"],
          ["mul_d1__U30.out","add_all__U34.in1"],
          ["add_all__U35.in0","add_all__U34.out"],
          ["mul_d2__U32.out","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["const_term_U33.out","add_all__U36.in1"],
          ["self.out","add_all__U36.out"],
          ["mul_d0__U28.in0","coeff_0_U27.out"],
          ["mul_d1__U30.in0","coeff_1_U29.out"],
          ["mul_d2__U32.in0","coeff_2_U31.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U30.in1"],
          ["self.d.2","mul_d2__U32.in1"]
        ]
      },
      "aff__U276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h012d"]}
          },
          "mul_d0__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U278.out","add_all__U284.in0"],
          ["mul_d1__U280.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U282.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["const_term_U283.out","add_all__U286.in1"],
          ["self.out","add_all__U286.out"],
          ["mul_d0__U278.in0","coeff_0_U277.out"],
          ["mul_d1__U280.in0","coeff_1_U279.out"],
          ["mul_d2__U282.in0","coeff_2_U281.out"],
          ["self.d.0","mul_d0__U278.in1"],
          ["self.d.1","mul_d1__U280.in1"],
          ["self.d.2","mul_d2__U282.in1"]
        ]
      },
      "aff__U301":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0131"]}
          },
          "mul_d0__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U303.out","add_all__U309.in0"],
          ["mul_d1__U305.out","add_all__U309.in1"],
          ["add_all__U310.in0","add_all__U309.out"],
          ["mul_d2__U307.out","add_all__U310.in1"],
          ["add_all__U311.in0","add_all__U310.out"],
          ["const_term_U308.out","add_all__U311.in1"],
          ["self.out","add_all__U311.out"],
          ["mul_d0__U303.in0","coeff_0_U302.out"],
          ["mul_d1__U305.in0","coeff_1_U304.out"],
          ["mul_d2__U307.in0","coeff_2_U306.out"],
          ["self.d.0","mul_d0__U303.in1"],
          ["self.d.1","mul_d1__U305.in1"],
          ["self.d.2","mul_d2__U307.in1"]
        ]
      },
      "aff__U326":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b7"]}
          },
          "mul_d0__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U328.out","add_all__U334.in0"],
          ["mul_d1__U330.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["mul_d2__U332.out","add_all__U335.in1"],
          ["add_all__U336.in0","add_all__U335.out"],
          ["const_term_U333.out","add_all__U336.in1"],
          ["self.out","add_all__U336.out"],
          ["mul_d0__U328.in0","coeff_0_U327.out"],
          ["mul_d1__U330.in0","coeff_1_U329.out"],
          ["mul_d2__U332.in0","coeff_2_U331.out"],
          ["self.d.0","mul_d0__U328.in1"],
          ["self.d.1","mul_d1__U330.in1"],
          ["self.d.2","mul_d2__U332.in1"]
        ]
      },
      "aff__U351":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01bb"]}
          },
          "mul_d0__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U353.out","add_all__U359.in0"],
          ["mul_d1__U355.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["mul_d2__U357.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["const_term_U358.out","add_all__U361.in1"],
          ["self.out","add_all__U361.out"],
          ["mul_d0__U353.in0","coeff_0_U352.out"],
          ["mul_d1__U355.in0","coeff_1_U354.out"],
          ["mul_d2__U357.in0","coeff_2_U356.out"],
          ["self.d.0","mul_d0__U353.in1"],
          ["self.d.1","mul_d1__U355.in1"],
          ["self.d.2","mul_d2__U357.in1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h008a"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U53.out","add_all__U59.in0"],
          ["mul_d1__U55.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d2__U57.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U58.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["mul_d0__U53.in0","coeff_0_U52.out"],
          ["mul_d1__U55.in0","coeff_1_U54.out"],
          ["mul_d2__U57.in0","coeff_2_U56.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U55.in1"],
          ["self.d.2","mul_d2__U57.in1"]
        ]
      },
      "aff__U76":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0110"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U78.out","add_all__U84.in0"],
          ["mul_d1__U80.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d2__U82.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["const_term_U83.out","add_all__U86.in1"],
          ["self.out","add_all__U86.out"],
          ["mul_d0__U78.in0","coeff_0_U77.out"],
          ["mul_d1__U80.in0","coeff_1_U79.out"],
          ["mul_d2__U82.in0","coeff_2_U81.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U80.in1"],
          ["self.d.2","mul_d2__U82.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U100":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U101"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U114":{
            "modref":"corebit.and"
          },
          "d_0_am__U115":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U116":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U112.out"],
          ["d_1_inc.in1","_U112.out"],
          ["d_2_inc.in1","_U112.out"],
          ["inc_time.in1","_U112.out"],
          ["cmp_time.in1","_U113.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U114.in0"],
          ["d_1_at_max.out","d_0_am__U114.in1"],
          ["d_0_am__U115.in0","d_0_am__U114.out"],
          ["d_2_at_max.out","d_0_am__U115.in1"],
          ["d_0_next_value.sel","d_0_am__U115.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U116.in0"],
          ["d_2_at_max.out","d_1_am__U116.in1"],
          ["d_1_next_value.sel","d_1_am__U116.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U126"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U139":{
            "modref":"corebit.and"
          },
          "d_0_am__U140":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U141":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U137.out"],
          ["d_1_inc.in1","_U137.out"],
          ["d_2_inc.in1","_U137.out"],
          ["inc_time.in1","_U137.out"],
          ["cmp_time.in1","_U138.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U139.in0"],
          ["d_1_at_max.out","d_0_am__U139.in1"],
          ["d_0_am__U140.in0","d_0_am__U139.out"],
          ["d_2_at_max.out","d_0_am__U140.in1"],
          ["d_0_next_value.sel","d_0_am__U140.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U141.in0"],
          ["d_2_at_max.out","d_1_am__U141.in1"],
          ["d_1_next_value.sel","d_1_am__U141.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U150":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U151"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U164":{
            "modref":"corebit.and"
          },
          "d_0_am__U165":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U166":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U162.out"],
          ["d_1_inc.in1","_U162.out"],
          ["d_2_inc.in1","_U162.out"],
          ["inc_time.in1","_U162.out"],
          ["cmp_time.in1","_U163.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U164.in0"],
          ["d_1_at_max.out","d_0_am__U164.in1"],
          ["d_0_am__U165.in0","d_0_am__U164.out"],
          ["d_2_at_max.out","d_0_am__U165.in1"],
          ["d_0_next_value.sel","d_0_am__U165.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U166.in0"],
          ["d_2_at_max.out","d_1_am__U166.in1"],
          ["d_1_next_value.sel","d_1_am__U166.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U175":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U176"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U189":{
            "modref":"corebit.and"
          },
          "d_0_am__U190":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U191":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U187.out"],
          ["d_1_inc.in1","_U187.out"],
          ["d_2_inc.in1","_U187.out"],
          ["inc_time.in1","_U187.out"],
          ["cmp_time.in1","_U188.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U189.in0"],
          ["d_1_at_max.out","d_0_am__U189.in1"],
          ["d_0_am__U190.in0","d_0_am__U189.out"],
          ["d_2_at_max.out","d_0_am__U190.in1"],
          ["d_0_next_value.sel","d_0_am__U190.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U191.in0"],
          ["d_2_at_max.out","d_1_am__U191.in1"],
          ["d_1_next_value.sel","d_1_am__U191.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U200":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U201"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U214":{
            "modref":"corebit.and"
          },
          "d_0_am__U215":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U216":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U212.out"],
          ["d_1_inc.in1","_U212.out"],
          ["d_2_inc.in1","_U212.out"],
          ["inc_time.in1","_U212.out"],
          ["cmp_time.in1","_U213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U214.in0"],
          ["d_1_at_max.out","d_0_am__U214.in1"],
          ["d_0_am__U215.in0","d_0_am__U214.out"],
          ["d_2_at_max.out","d_0_am__U215.in1"],
          ["d_0_next_value.sel","d_0_am__U215.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U216.in0"],
          ["d_2_at_max.out","d_1_am__U216.in1"],
          ["d_1_next_value.sel","d_1_am__U216.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U225":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U226"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U239":{
            "modref":"corebit.and"
          },
          "d_0_am__U240":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U241":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U237.out"],
          ["d_1_inc.in1","_U237.out"],
          ["d_2_inc.in1","_U237.out"],
          ["inc_time.in1","_U237.out"],
          ["cmp_time.in1","_U238.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U239.in0"],
          ["d_1_at_max.out","d_0_am__U239.in1"],
          ["d_0_am__U240.in0","d_0_am__U239.out"],
          ["d_2_at_max.out","d_0_am__U240.in1"],
          ["d_0_next_value.sel","d_0_am__U240.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U241.in0"],
          ["d_2_at_max.out","d_1_am__U241.in1"],
          ["d_1_next_value.sel","d_1_am__U241.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U26"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_am__U40":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U37.out"],
          ["d_1_inc.in1","_U37.out"],
          ["d_2_inc.in1","_U37.out"],
          ["inc_time.in1","_U37.out"],
          ["cmp_time.in1","_U38.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U39.in0"],
          ["d_1_at_max.out","d_0_am__U39.in1"],
          ["d_0_am__U40.in0","d_0_am__U39.out"],
          ["d_2_at_max.out","d_0_am__U40.in1"],
          ["d_0_next_value.sel","d_0_am__U40.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U41.in0"],
          ["d_2_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U250":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U251"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U264":{
            "modref":"corebit.and"
          },
          "d_0_am__U265":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U266":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U262.out"],
          ["d_1_inc.in1","_U262.out"],
          ["d_2_inc.in1","_U262.out"],
          ["inc_time.in1","_U262.out"],
          ["cmp_time.in1","_U263.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U264.in0"],
          ["d_1_at_max.out","d_0_am__U264.in1"],
          ["d_0_am__U265.in0","d_0_am__U264.out"],
          ["d_2_at_max.out","d_0_am__U265.in1"],
          ["d_0_next_value.sel","d_0_am__U265.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U266.in0"],
          ["d_2_at_max.out","d_1_am__U266.in1"],
          ["d_1_next_value.sel","d_1_am__U266.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U275":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U276"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U289":{
            "modref":"corebit.and"
          },
          "d_0_am__U290":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U291":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U287.out"],
          ["d_1_inc.in1","_U287.out"],
          ["d_2_inc.in1","_U287.out"],
          ["inc_time.in1","_U287.out"],
          ["cmp_time.in1","_U288.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U289.in0"],
          ["d_1_at_max.out","d_0_am__U289.in1"],
          ["d_0_am__U290.in0","d_0_am__U289.out"],
          ["d_2_at_max.out","d_0_am__U290.in1"],
          ["d_0_next_value.sel","d_0_am__U290.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U291.in0"],
          ["d_2_at_max.out","d_1_am__U291.in1"],
          ["d_1_next_value.sel","d_1_am__U291.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U300":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U301"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U314":{
            "modref":"corebit.and"
          },
          "d_0_am__U315":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U316":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U312.out"],
          ["d_1_inc.in1","_U312.out"],
          ["d_2_inc.in1","_U312.out"],
          ["inc_time.in1","_U312.out"],
          ["cmp_time.in1","_U313.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U314.in0"],
          ["d_1_at_max.out","d_0_am__U314.in1"],
          ["d_0_am__U315.in0","d_0_am__U314.out"],
          ["d_2_at_max.out","d_0_am__U315.in1"],
          ["d_0_next_value.sel","d_0_am__U315.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U316.in0"],
          ["d_2_at_max.out","d_1_am__U316.in1"],
          ["d_1_next_value.sel","d_1_am__U316.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U325":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U326"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U339":{
            "modref":"corebit.and"
          },
          "d_0_am__U340":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U341":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U337.out"],
          ["d_1_inc.in1","_U337.out"],
          ["d_2_inc.in1","_U337.out"],
          ["inc_time.in1","_U337.out"],
          ["cmp_time.in1","_U338.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U339.in0"],
          ["d_1_at_max.out","d_0_am__U339.in1"],
          ["d_0_am__U340.in0","d_0_am__U339.out"],
          ["d_2_at_max.out","d_0_am__U340.in1"],
          ["d_0_next_value.sel","d_0_am__U340.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U341.in0"],
          ["d_2_at_max.out","d_1_am__U341.in1"],
          ["d_1_next_value.sel","d_1_am__U341.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U350":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U351"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U364":{
            "modref":"corebit.and"
          },
          "d_0_am__U365":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U366":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U362.out"],
          ["d_1_inc.in1","_U362.out"],
          ["d_2_inc.in1","_U362.out"],
          ["inc_time.in1","_U362.out"],
          ["cmp_time.in1","_U363.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U364.in0"],
          ["d_1_at_max.out","d_0_am__U364.in1"],
          ["d_0_am__U365.in0","d_0_am__U364.out"],
          ["d_2_at_max.out","d_0_am__U365.in1"],
          ["d_0_next_value.sel","d_0_am__U365.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U366.in0"],
          ["d_2_at_max.out","d_1_am__U366.in1"],
          ["d_1_next_value.sel","d_1_am__U366.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U51"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U64":{
            "modref":"corebit.and"
          },
          "d_0_am__U65":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U66":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U62.out"],
          ["d_1_inc.in1","_U62.out"],
          ["d_2_inc.in1","_U62.out"],
          ["inc_time.in1","_U62.out"],
          ["cmp_time.in1","_U63.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U64.in0"],
          ["d_1_at_max.out","d_0_am__U64.in1"],
          ["d_0_am__U65.in0","d_0_am__U64.out"],
          ["d_2_at_max.out","d_0_am__U65.in1"],
          ["d_0_next_value.sel","d_0_am__U65.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U66.in0"],
          ["d_2_at_max.out","d_1_am__U66.in1"],
          ["d_1_next_value.sel","d_1_am__U66.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U76"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U87.out"],
          ["d_1_inc.in1","_U87.out"],
          ["d_2_inc.in1","_U87.out"],
          ["inc_time.in1","_U87.out"],
          ["cmp_time.in1","_U88.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U89.in0"],
          ["d_1_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_2_at_max.out","d_0_am__U90.in1"],
          ["d_0_next_value.sel","d_0_am__U90.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U91.in0"],
          ["d_2_at_max.out","d_1_am__U91.in1"],
          ["d_1_next_value.sel","d_1_am__U91.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U117":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U118.clk"],
          ["self.in.0","_U118.in"],
          ["self.out.0","_U118.out"],
          ["self.clk","_U119.clk"],
          ["self.in.1","_U119.in"],
          ["self.out.1","_U119.out"],
          ["self.clk","_U120.clk"],
          ["self.in.2","_U120.in"],
          ["self.out.2","_U120.out"]
        ]
      },
      "array_delay_U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U122.clk"],
          ["self.in.0","_U122.in"],
          ["self.out.0","_U122.out"],
          ["self.clk","_U123.clk"],
          ["self.in.1","_U123.in"],
          ["self.out.1","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.2","_U124.in"],
          ["self.out.2","_U124.out"]
        ]
      },
      "array_delay_U142":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U143.clk"],
          ["self.in.0","_U143.in"],
          ["self.out.0","_U143.out"],
          ["self.clk","_U144.clk"],
          ["self.in.1","_U144.in"],
          ["self.out.1","_U144.out"],
          ["self.clk","_U145.clk"],
          ["self.in.2","_U145.in"],
          ["self.out.2","_U145.out"]
        ]
      },
      "array_delay_U146":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U147.clk"],
          ["self.in.0","_U147.in"],
          ["self.out.0","_U147.out"],
          ["self.clk","_U148.clk"],
          ["self.in.1","_U148.in"],
          ["self.out.1","_U148.out"],
          ["self.clk","_U149.clk"],
          ["self.in.2","_U149.in"],
          ["self.out.2","_U149.out"]
        ]
      },
      "array_delay_U167":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U168.clk"],
          ["self.in.0","_U168.in"],
          ["self.out.0","_U168.out"],
          ["self.clk","_U169.clk"],
          ["self.in.1","_U169.in"],
          ["self.out.1","_U169.out"],
          ["self.clk","_U170.clk"],
          ["self.in.2","_U170.in"],
          ["self.out.2","_U170.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U171":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U172.clk"],
          ["self.in.0","_U172.in"],
          ["self.out.0","_U172.out"],
          ["self.clk","_U173.clk"],
          ["self.in.1","_U173.in"],
          ["self.out.1","_U173.out"],
          ["self.clk","_U174.clk"],
          ["self.in.2","_U174.in"],
          ["self.out.2","_U174.out"]
        ]
      },
      "array_delay_U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U193.clk"],
          ["self.in.0","_U193.in"],
          ["self.out.0","_U193.out"],
          ["self.clk","_U194.clk"],
          ["self.in.1","_U194.in"],
          ["self.out.1","_U194.out"],
          ["self.clk","_U195.clk"],
          ["self.in.2","_U195.in"],
          ["self.out.2","_U195.out"]
        ]
      },
      "array_delay_U196":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U197.clk"],
          ["self.in.0","_U197.in"],
          ["self.out.0","_U197.out"],
          ["self.clk","_U198.clk"],
          ["self.in.1","_U198.in"],
          ["self.out.1","_U198.out"],
          ["self.clk","_U199.clk"],
          ["self.in.2","_U199.in"],
          ["self.out.2","_U199.out"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"]
        ]
      },
      "array_delay_U217":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U218.clk"],
          ["self.in.0","_U218.in"],
          ["self.out.0","_U218.out"],
          ["self.clk","_U219.clk"],
          ["self.in.1","_U219.in"],
          ["self.out.1","_U219.out"],
          ["self.clk","_U220.clk"],
          ["self.in.2","_U220.in"],
          ["self.out.2","_U220.out"]
        ]
      },
      "array_delay_U221":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U222":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U222.clk"],
          ["self.in.0","_U222.in"],
          ["self.out.0","_U222.out"],
          ["self.clk","_U223.clk"],
          ["self.in.1","_U223.in"],
          ["self.out.1","_U223.out"],
          ["self.clk","_U224.clk"],
          ["self.in.2","_U224.in"],
          ["self.out.2","_U224.out"]
        ]
      },
      "array_delay_U242":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U243.clk"],
          ["self.in.0","_U243.in"],
          ["self.out.0","_U243.out"],
          ["self.clk","_U244.clk"],
          ["self.in.1","_U244.in"],
          ["self.out.1","_U244.out"],
          ["self.clk","_U245.clk"],
          ["self.in.2","_U245.in"],
          ["self.out.2","_U245.out"]
        ]
      },
      "array_delay_U246":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U247.clk"],
          ["self.in.0","_U247.in"],
          ["self.out.0","_U247.out"],
          ["self.clk","_U248.clk"],
          ["self.in.1","_U248.in"],
          ["self.out.1","_U248.out"],
          ["self.clk","_U249.clk"],
          ["self.in.2","_U249.in"],
          ["self.out.2","_U249.out"]
        ]
      },
      "array_delay_U267":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U268.clk"],
          ["self.in.0","_U268.in"],
          ["self.out.0","_U268.out"],
          ["self.clk","_U269.clk"],
          ["self.in.1","_U269.in"],
          ["self.out.1","_U269.out"],
          ["self.clk","_U270.clk"],
          ["self.in.2","_U270.in"],
          ["self.out.2","_U270.out"]
        ]
      },
      "array_delay_U271":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U274":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U272.clk"],
          ["self.in.0","_U272.in"],
          ["self.out.0","_U272.out"],
          ["self.clk","_U273.clk"],
          ["self.in.1","_U273.in"],
          ["self.out.1","_U273.out"],
          ["self.clk","_U274.clk"],
          ["self.in.2","_U274.in"],
          ["self.out.2","_U274.out"]
        ]
      },
      "array_delay_U292":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U293.clk"],
          ["self.in.0","_U293.in"],
          ["self.out.0","_U293.out"],
          ["self.clk","_U294.clk"],
          ["self.in.1","_U294.in"],
          ["self.out.1","_U294.out"],
          ["self.clk","_U295.clk"],
          ["self.in.2","_U295.in"],
          ["self.out.2","_U295.out"]
        ]
      },
      "array_delay_U296":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U297.clk"],
          ["self.in.0","_U297.in"],
          ["self.out.0","_U297.out"],
          ["self.clk","_U298.clk"],
          ["self.in.1","_U298.in"],
          ["self.out.1","_U298.out"],
          ["self.clk","_U299.clk"],
          ["self.in.2","_U299.in"],
          ["self.out.2","_U299.out"]
        ]
      },
      "array_delay_U317":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U318.clk"],
          ["self.in.0","_U318.in"],
          ["self.out.0","_U318.out"],
          ["self.clk","_U319.clk"],
          ["self.in.1","_U319.in"],
          ["self.out.1","_U319.out"],
          ["self.clk","_U320.clk"],
          ["self.in.2","_U320.in"],
          ["self.out.2","_U320.out"]
        ]
      },
      "array_delay_U321":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U322.clk"],
          ["self.in.0","_U322.in"],
          ["self.out.0","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.1","_U323.in"],
          ["self.out.1","_U323.out"],
          ["self.clk","_U324.clk"],
          ["self.in.2","_U324.in"],
          ["self.out.2","_U324.out"]
        ]
      },
      "array_delay_U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U343.clk"],
          ["self.in.0","_U343.in"],
          ["self.out.0","_U343.out"],
          ["self.clk","_U344.clk"],
          ["self.in.1","_U344.in"],
          ["self.out.1","_U344.out"],
          ["self.clk","_U345.clk"],
          ["self.in.2","_U345.in"],
          ["self.out.2","_U345.out"]
        ]
      },
      "array_delay_U346":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U347.clk"],
          ["self.in.0","_U347.in"],
          ["self.out.0","_U347.out"],
          ["self.clk","_U348.clk"],
          ["self.in.1","_U348.in"],
          ["self.out.1","_U348.out"],
          ["self.clk","_U349.clk"],
          ["self.in.2","_U349.in"],
          ["self.out.2","_U349.out"]
        ]
      },
      "array_delay_U367":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U368.clk"],
          ["self.in.0","_U368.in"],
          ["self.out.0","_U368.out"],
          ["self.clk","_U369.clk"],
          ["self.in.1","_U369.in"],
          ["self.out.1","_U369.out"],
          ["self.clk","_U370.clk"],
          ["self.in.2","_U370.in"],
          ["self.out.2","_U370.out"]
        ]
      },
      "array_delay_U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U372.clk"],
          ["self.in.0","_U372.in"],
          ["self.out.0","_U372.out"],
          ["self.clk","_U373.clk"],
          ["self.in.1","_U373.in"],
          ["self.out.1","_U373.out"],
          ["self.clk","_U374.clk"],
          ["self.in.2","_U374.in"],
          ["self.out.2","_U374.out"]
        ]
      },
      "array_delay_U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.in.0","_U43.in"],
          ["self.out.0","_U43.out"],
          ["self.clk","_U44.clk"],
          ["self.in.1","_U44.in"],
          ["self.out.1","_U44.out"],
          ["self.clk","_U45.clk"],
          ["self.in.2","_U45.in"],
          ["self.out.2","_U45.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"]
        ]
      },
      "array_delay_U67":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U68.clk"],
          ["self.in.0","_U68.in"],
          ["self.out.0","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.1","_U69.in"],
          ["self.out.1","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.2","_U70.in"],
          ["self.out.2","_U70.out"]
        ]
      },
      "array_delay_U71":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U72.clk"],
          ["self.in.0","_U72.in"],
          ["self.out.0","_U72.out"],
          ["self.clk","_U73.clk"],
          ["self.in.1","_U73.in"],
          ["self.out.1","_U73.out"],
          ["self.clk","_U74.clk"],
          ["self.in.2","_U74.in"],
          ["self.out.2","_U74.out"]
        ]
      },
      "array_delay_U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U93.clk"],
          ["self.in.0","_U93.in"],
          ["self.out.0","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.1","_U94.in"],
          ["self.out.1","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.2","_U95.in"],
          ["self.out.2","_U95.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_output_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U380":{
            "modref":"global.delay__U375"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U380.clk"],
          ["self.flush","delay_sr_U380.flush"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U380.rdata"],
          ["self.rst_n","delay_sr_U380.rst_n"],
          ["self.op_hcompute_cim_output_stencil_write.0","delay_sr_U380.wdata"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U386":{
            "modref":"global.delay__U381"
          },
          "delay_sr_U389":{
            "modref":"global.delay__U387"
          },
          "delay_sr_U392":{
            "modref":"global.delay__U390"
          },
          "delay_sr_U394":{
            "modref":"global.memtile_long_delay__U393"
          },
          "delay_sr_U397":{
            "modref":"global.delay__U395"
          },
          "delay_sr_U400":{
            "modref":"global.delay__U398"
          },
          "delay_sr_U402":{
            "modref":"global.memtile_long_delay__U401"
          },
          "delay_sr_U405":{
            "modref":"global.delay__U403"
          },
          "delay_sr_U408":{
            "modref":"global.delay__U406"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U386.clk"],
          ["self.flush","delay_sr_U386.flush"],
          ["delay_sr_U389.wdata","delay_sr_U386.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.8","delay_sr_U386.rdata"],
          ["self.rst_n","delay_sr_U386.rst_n"],
          ["self.op_hcompute_cim_stencil_write.0","delay_sr_U386.wdata"],
          ["self.clk","delay_sr_U389.clk"],
          ["self.flush","delay_sr_U389.flush"],
          ["delay_sr_U392.wdata","delay_sr_U389.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.7","delay_sr_U389.rdata"],
          ["self.rst_n","delay_sr_U389.rst_n"],
          ["self.clk","delay_sr_U392.clk"],
          ["self.flush","delay_sr_U392.flush"],
          ["delay_sr_U394.wdata","delay_sr_U392.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.6","delay_sr_U392.rdata"],
          ["self.rst_n","delay_sr_U392.rst_n"],
          ["self.clk","delay_sr_U394.clk"],
          ["self.flush","delay_sr_U394.flush"],
          ["delay_sr_U397.wdata","delay_sr_U394.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.5","delay_sr_U394.rdata"],
          ["self.rst_n","delay_sr_U394.rst_n"],
          ["self.clk","delay_sr_U397.clk"],
          ["self.flush","delay_sr_U397.flush"],
          ["delay_sr_U400.wdata","delay_sr_U397.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.1","delay_sr_U397.rdata"],
          ["self.rst_n","delay_sr_U397.rst_n"],
          ["self.clk","delay_sr_U400.clk"],
          ["self.flush","delay_sr_U400.flush"],
          ["delay_sr_U402.wdata","delay_sr_U400.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.4","delay_sr_U400.rdata"],
          ["self.rst_n","delay_sr_U400.rst_n"],
          ["self.clk","delay_sr_U402.clk"],
          ["self.flush","delay_sr_U402.flush"],
          ["delay_sr_U405.wdata","delay_sr_U402.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.3","delay_sr_U402.rdata"],
          ["self.rst_n","delay_sr_U402.rst_n"],
          ["self.clk","delay_sr_U405.clk"],
          ["self.flush","delay_sr_U405.flush"],
          ["delay_sr_U408.wdata","delay_sr_U405.rdata"],
          ["self.op_hcompute_cim_output_stencil_read.2","delay_sr_U405.rdata"],
          ["self.rst_n","delay_sr_U405.rst_n"],
          ["self.clk","delay_sr_U408.clk"],
          ["self.flush","delay_sr_U408.flush"],
          ["self.op_hcompute_cim_output_stencil_read.0","delay_sr_U408.rdata"],
          ["self.rst_n","delay_sr_U408.rst_n"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_output_stencil"
          }
        },
        "connections":[
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute.in0_cim_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute.in0_cim_stencil.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute.in0_cim_stencil.2"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute.in0_cim_stencil.3"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute.in0_cim_stencil.4"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute.in0_cim_stencil.5"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute.in0_cim_stencil.6"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute.in0_cim_stencil.7"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute.in0_cim_stencil.8"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute.out_cim_output_stencil"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in1_lgxy_stencil.0"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in2_lgyy_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute.out_cim_stencil"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_x_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute.out_grad_x_stencil"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_y_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute.out_grad_y_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_cim_output_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute.out_lgxx_stencil"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil_1"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in1_lxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute.in1_lxx_stencil.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute.in1_lxx_stencil.2"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute.in1_lxx_stencil.3"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute.in1_lxx_stencil.4"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute.in1_lxx_stencil.5"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute.in1_lxx_stencil.6"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute.in1_lxx_stencil.7"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute.in1_lxx_stencil.8"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute.out_lgxx_stencil"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute.out_lgxy_stencil"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil_1"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in0_lgxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in1_lxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute.in1_lxy_stencil.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute.in1_lxy_stencil.2"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute.in1_lxy_stencil.3"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute.in1_lxy_stencil.4"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute.in1_lxy_stencil.5"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute.in1_lxy_stencil.6"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute.in1_lxy_stencil.7"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute.in1_lxy_stencil.8"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute.out_lgxy_stencil"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute.out_lgyy_stencil"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil_1"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in0_lgyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in1_lyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute.in1_lyy_stencil.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute.in1_lyy_stencil.2"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute.in1_lyy_stencil.3"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute.in1_lyy_stencil.4"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute.in1_lyy_stencil.5"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute.in1_lyy_stencil.6"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute.in1_lyy_stencil.7"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute.in1_lyy_stencil.8"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute.out_lgyy_stencil"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxx_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute.out_lxx_stencil"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxy_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in1_grad_y_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute.out_lxy_stencil"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lyy_stencil"
          }
        },
        "connections":[
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute.in0_grad_y_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute.out_lyy_stencil"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_padded16_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","inner_compute.in0_padded16_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0","inner_compute.out_padded16_global_wrapper_stencil"]
        ]
      },
      "delay__U375":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U376.clk"],
          ["self.wdata","_U376.in"],
          ["_U377.in","_U376.out"],
          ["self.clk","_U377.clk"],
          ["_U378.in","_U377.out"],
          ["self.clk","_U378.clk"],
          ["_U379.in","_U378.out"],
          ["self.clk","_U379.clk"],
          ["self.rdata","_U379.out"]
        ]
      },
      "delay__U381":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U382.clk"],
          ["self.wdata","_U382.in"],
          ["_U383.in","_U382.out"],
          ["self.clk","_U383.clk"],
          ["_U384.in","_U383.out"],
          ["self.clk","_U384.clk"],
          ["_U385.in","_U384.out"],
          ["self.clk","_U385.clk"],
          ["self.rdata","_U385.out"]
        ]
      },
      "delay__U387":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U388.clk"],
          ["self.wdata","_U388.in"],
          ["self.rdata","_U388.out"]
        ]
      },
      "delay__U390":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U391.clk"],
          ["self.wdata","_U391.in"],
          ["self.rdata","_U391.out"]
        ]
      },
      "delay__U395":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U396.clk"],
          ["self.wdata","_U396.in"],
          ["self.rdata","_U396.out"]
        ]
      },
      "delay__U398":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U399.clk"],
          ["self.wdata","_U399.in"],
          ["self.rdata","_U399.out"]
        ]
      },
      "delay__U403":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U404":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U404.clk"],
          ["self.wdata","_U404.in"],
          ["self.rdata","_U404.out"]
        ]
      },
      "delay__U406":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U407":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U407.clk"],
          ["self.wdata","_U407.in"],
          ["self.rdata","_U407.out"]
        ]
      },
      "delay__U409":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U411":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U410.clk"],
          ["self.wdata","_U410.in"],
          ["_U411.in","_U410.out"],
          ["self.clk","_U411.clk"],
          ["_U412.in","_U411.out"],
          ["self.clk","_U412.clk"],
          ["_U413.in","_U412.out"],
          ["self.clk","_U413.clk"],
          ["self.rdata","_U413.out"]
        ]
      },
      "delay__U417":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U418":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U418.clk"],
          ["self.wdata","_U418.in"],
          ["_U419.in","_U418.out"],
          ["self.clk","_U419.clk"],
          ["_U420.in","_U419.out"],
          ["self.clk","_U420.clk"],
          ["_U421.in","_U420.out"],
          ["self.clk","_U421.clk"],
          ["self.rdata","_U421.out"]
        ]
      },
      "delay__U427":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U428":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U429":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U428.clk"],
          ["self.wdata","_U428.in"],
          ["_U429.in","_U428.out"],
          ["self.clk","_U429.clk"],
          ["_U430.in","_U429.out"],
          ["self.clk","_U430.clk"],
          ["self.rdata","_U430.out"]
        ]
      },
      "delay__U434":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U435.clk"],
          ["self.wdata","_U435.in"],
          ["_U436.in","_U435.out"],
          ["self.clk","_U436.clk"],
          ["_U437.in","_U436.out"],
          ["self.clk","_U437.clk"],
          ["self.rdata","_U437.out"]
        ]
      },
      "delay__U439":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U440.clk"],
          ["self.wdata","_U440.in"],
          ["_U441.in","_U440.out"],
          ["self.clk","_U441.clk"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U443.in","_U442.out"],
          ["self.clk","_U443.clk"],
          ["self.rdata","_U443.out"]
        ]
      },
      "delay__U445":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U446.clk"],
          ["self.wdata","_U446.in"],
          ["_U447.in","_U446.out"],
          ["self.clk","_U447.clk"],
          ["_U448.in","_U447.out"],
          ["self.clk","_U448.clk"],
          ["self.rdata","_U448.out"]
        ]
      },
      "delay__U450":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U451.clk"],
          ["self.wdata","_U451.in"],
          ["_U452.in","_U451.out"],
          ["self.clk","_U452.clk"],
          ["_U453.in","_U452.out"],
          ["self.clk","_U453.clk"],
          ["_U454.in","_U453.out"],
          ["self.clk","_U454.clk"],
          ["_U455.in","_U454.out"],
          ["self.clk","_U455.clk"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U457.in","_U456.out"],
          ["self.clk","_U457.clk"],
          ["self.rdata","_U457.out"]
        ]
      },
      "delay__U459":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U460.clk"],
          ["self.wdata","_U460.in"],
          ["self.rdata","_U460.out"]
        ]
      },
      "delay__U462":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U463.clk"],
          ["self.wdata","_U463.in"],
          ["self.rdata","_U463.out"]
        ]
      },
      "delay__U467":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U468.clk"],
          ["self.wdata","_U468.in"],
          ["self.rdata","_U468.out"]
        ]
      },
      "delay__U470":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U471.clk"],
          ["self.wdata","_U471.in"],
          ["self.rdata","_U471.out"]
        ]
      },
      "delay__U475":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U476.clk"],
          ["self.wdata","_U476.in"],
          ["self.rdata","_U476.out"]
        ]
      },
      "delay__U478":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U479.clk"],
          ["self.wdata","_U479.in"],
          ["self.rdata","_U479.out"]
        ]
      },
      "delay__U481":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U482.clk"],
          ["self.wdata","_U482.in"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U484.in","_U483.out"],
          ["self.clk","_U484.clk"],
          ["_U485.in","_U484.out"],
          ["self.clk","_U485.clk"],
          ["_U486.in","_U485.out"],
          ["self.clk","_U486.clk"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U488.in","_U487.out"],
          ["self.clk","_U488.clk"],
          ["self.rdata","_U488.out"]
        ]
      },
      "delay__U490":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U491.clk"],
          ["self.wdata","_U491.in"],
          ["self.rdata","_U491.out"]
        ]
      },
      "delay__U493":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U494.clk"],
          ["self.wdata","_U494.in"],
          ["self.rdata","_U494.out"]
        ]
      },
      "delay__U498":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U499.clk"],
          ["self.wdata","_U499.in"],
          ["self.rdata","_U499.out"]
        ]
      },
      "delay__U501":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U502.clk"],
          ["self.wdata","_U502.in"],
          ["self.rdata","_U502.out"]
        ]
      },
      "delay__U506":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U507.clk"],
          ["self.wdata","_U507.in"],
          ["self.rdata","_U507.out"]
        ]
      },
      "delay__U509":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U510.clk"],
          ["self.wdata","_U510.in"],
          ["self.rdata","_U510.out"]
        ]
      },
      "delay__U512":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U515":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U513.clk"],
          ["self.wdata","_U513.in"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["_U515.in","_U514.out"],
          ["self.clk","_U515.clk"],
          ["_U516.in","_U515.out"],
          ["self.clk","_U516.clk"],
          ["_U517.in","_U516.out"],
          ["self.clk","_U517.clk"],
          ["_U518.in","_U517.out"],
          ["self.clk","_U518.clk"],
          ["_U519.in","_U518.out"],
          ["self.clk","_U519.clk"],
          ["self.rdata","_U519.out"]
        ]
      },
      "delay__U521":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U522.clk"],
          ["self.wdata","_U522.in"],
          ["self.rdata","_U522.out"]
        ]
      },
      "delay__U524":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U525.clk"],
          ["self.wdata","_U525.in"],
          ["self.rdata","_U525.out"]
        ]
      },
      "delay__U529":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U530":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U530.clk"],
          ["self.wdata","_U530.in"],
          ["self.rdata","_U530.out"]
        ]
      },
      "delay__U532":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U533.clk"],
          ["self.wdata","_U533.in"],
          ["self.rdata","_U533.out"]
        ]
      },
      "delay__U537":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U538.clk"],
          ["self.wdata","_U538.in"],
          ["self.rdata","_U538.out"]
        ]
      },
      "delay__U540":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U541.clk"],
          ["self.wdata","_U541.in"],
          ["self.rdata","_U541.out"]
        ]
      },
      "delay__U543":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U544.clk"],
          ["self.wdata","_U544.in"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U546.in","_U545.out"],
          ["self.clk","_U546.clk"],
          ["self.rdata","_U546.out"]
        ]
      },
      "delay__U548":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U549.clk"],
          ["self.wdata","_U549.in"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["self.rdata","_U550.out"]
        ]
      },
      "delay__U554":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U555.clk"],
          ["self.wdata","_U555.in"],
          ["self.rdata","_U555.out"]
        ]
      },
      "delay__U557":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U558.clk"],
          ["self.wdata","_U558.in"],
          ["self.rdata","_U558.out"]
        ]
      },
      "delay__U562":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U563.clk"],
          ["self.wdata","_U563.in"],
          ["_U564.in","_U563.out"],
          ["self.clk","_U564.clk"],
          ["self.rdata","_U564.out"]
        ]
      },
      "delay__U568":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U569.clk"],
          ["self.wdata","_U569.in"],
          ["_U570.in","_U569.out"],
          ["self.clk","_U570.clk"],
          ["self.rdata","_U570.out"]
        ]
      },
      "delay__U574":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U575.clk"],
          ["self.wdata","_U575.in"],
          ["self.rdata","_U575.out"]
        ]
      },
      "delay__U577":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U578":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U578.clk"],
          ["self.wdata","_U578.in"],
          ["self.rdata","_U578.out"]
        ]
      },
      "delay__U581":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U582.clk"],
          ["self.wdata","_U582.in"],
          ["_U583.in","_U582.out"],
          ["self.clk","_U583.clk"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U585.in","_U584.out"],
          ["self.clk","_U585.clk"],
          ["_U586.in","_U585.out"],
          ["self.clk","_U586.clk"],
          ["_U587.in","_U586.out"],
          ["self.clk","_U587.clk"],
          ["_U588.in","_U587.out"],
          ["self.clk","_U588.clk"],
          ["_U589.in","_U588.out"],
          ["self.clk","_U589.clk"],
          ["_U590.in","_U589.out"],
          ["self.clk","_U590.clk"],
          ["_U591.in","_U590.out"],
          ["self.clk","_U591.clk"],
          ["_U592.in","_U591.out"],
          ["self.clk","_U592.clk"],
          ["self.rdata","_U592.out"]
        ]
      },
      "delay__U593":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U594.clk"],
          ["self.wdata","_U594.in"],
          ["_U595.in","_U594.out"],
          ["self.clk","_U595.clk"],
          ["_U596.in","_U595.out"],
          ["self.clk","_U596.clk"],
          ["_U597.in","_U596.out"],
          ["self.clk","_U597.clk"],
          ["_U598.in","_U597.out"],
          ["self.clk","_U598.clk"],
          ["_U599.in","_U598.out"],
          ["self.clk","_U599.clk"],
          ["_U600.in","_U599.out"],
          ["self.clk","_U600.clk"],
          ["_U601.in","_U600.out"],
          ["self.clk","_U601.clk"],
          ["_U602.in","_U601.out"],
          ["self.clk","_U602.clk"],
          ["_U603.in","_U602.out"],
          ["self.clk","_U603.clk"],
          ["_U604.in","_U603.out"],
          ["self.clk","_U604.clk"],
          ["_U605.in","_U604.out"],
          ["self.clk","_U605.clk"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"],
          ["self.rdata","_U606.out"]
        ]
      },
      "delay__U607":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U612":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U613":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U615":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U618":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U620":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U621":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U608.clk"],
          ["self.wdata","_U608.in"],
          ["_U609.in","_U608.out"],
          ["self.clk","_U609.clk"],
          ["_U610.in","_U609.out"],
          ["self.clk","_U610.clk"],
          ["_U611.in","_U610.out"],
          ["self.clk","_U611.clk"],
          ["_U612.in","_U611.out"],
          ["self.clk","_U612.clk"],
          ["_U613.in","_U612.out"],
          ["self.clk","_U613.clk"],
          ["_U614.in","_U613.out"],
          ["self.clk","_U614.clk"],
          ["_U615.in","_U614.out"],
          ["self.clk","_U615.clk"],
          ["_U616.in","_U615.out"],
          ["self.clk","_U616.clk"],
          ["_U617.in","_U616.out"],
          ["self.clk","_U617.clk"],
          ["_U618.in","_U617.out"],
          ["self.clk","_U618.clk"],
          ["_U619.in","_U618.out"],
          ["self.clk","_U619.clk"],
          ["_U620.in","_U619.out"],
          ["self.clk","_U620.clk"],
          ["_U621.in","_U620.out"],
          ["self.clk","_U621.clk"],
          ["_U622.in","_U621.out"],
          ["self.clk","_U622.clk"],
          ["self.rdata","_U622.out"]
        ]
      },
      "delay__U623":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U624":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U630":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U635":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U638":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U640":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U641":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U642":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U643":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U644":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U645":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U646":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U647":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U648":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U650":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U651":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U653":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U624.clk"],
          ["self.wdata","_U624.in"],
          ["_U625.in","_U624.out"],
          ["self.clk","_U625.clk"],
          ["_U626.in","_U625.out"],
          ["self.clk","_U626.clk"],
          ["_U627.in","_U626.out"],
          ["self.clk","_U627.clk"],
          ["_U628.in","_U627.out"],
          ["self.clk","_U628.clk"],
          ["_U629.in","_U628.out"],
          ["self.clk","_U629.clk"],
          ["_U630.in","_U629.out"],
          ["self.clk","_U630.clk"],
          ["_U631.in","_U630.out"],
          ["self.clk","_U631.clk"],
          ["_U632.in","_U631.out"],
          ["self.clk","_U632.clk"],
          ["_U633.in","_U632.out"],
          ["self.clk","_U633.clk"],
          ["_U634.in","_U633.out"],
          ["self.clk","_U634.clk"],
          ["_U635.in","_U634.out"],
          ["self.clk","_U635.clk"],
          ["_U636.in","_U635.out"],
          ["self.clk","_U636.clk"],
          ["_U637.in","_U636.out"],
          ["self.clk","_U637.clk"],
          ["_U638.in","_U637.out"],
          ["self.clk","_U638.clk"],
          ["_U639.in","_U638.out"],
          ["self.clk","_U639.clk"],
          ["_U640.in","_U639.out"],
          ["self.clk","_U640.clk"],
          ["_U641.in","_U640.out"],
          ["self.clk","_U641.clk"],
          ["_U642.in","_U641.out"],
          ["self.clk","_U642.clk"],
          ["_U643.in","_U642.out"],
          ["self.clk","_U643.clk"],
          ["_U644.in","_U643.out"],
          ["self.clk","_U644.clk"],
          ["_U645.in","_U644.out"],
          ["self.clk","_U645.clk"],
          ["_U646.in","_U645.out"],
          ["self.clk","_U646.clk"],
          ["_U647.in","_U646.out"],
          ["self.clk","_U647.clk"],
          ["_U648.in","_U647.out"],
          ["self.clk","_U648.clk"],
          ["_U649.in","_U648.out"],
          ["self.clk","_U649.clk"],
          ["_U650.in","_U649.out"],
          ["self.clk","_U650.clk"],
          ["_U651.in","_U650.out"],
          ["self.clk","_U651.clk"],
          ["_U652.in","_U651.out"],
          ["self.clk","_U652.clk"],
          ["_U653.in","_U652.out"],
          ["self.clk","_U653.clk"],
          ["self.rdata","_U653.out"]
        ]
      },
      "delay__U654":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U656":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U657":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U658":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U659":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U660":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U661":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U662":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U663":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U664":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U665":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U666":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U667":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U668":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U669":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U670":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U671":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U672":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U673":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U675":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U676":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U677":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U678":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U680":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U683":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U686":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U687":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U689":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U690":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U691":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U692":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U693":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U695":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U696":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U697":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U699":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U701":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U655.clk"],
          ["self.wdata","_U655.in"],
          ["_U656.in","_U655.out"],
          ["self.clk","_U656.clk"],
          ["_U657.in","_U656.out"],
          ["self.clk","_U657.clk"],
          ["_U658.in","_U657.out"],
          ["self.clk","_U658.clk"],
          ["_U659.in","_U658.out"],
          ["self.clk","_U659.clk"],
          ["_U660.in","_U659.out"],
          ["self.clk","_U660.clk"],
          ["_U661.in","_U660.out"],
          ["self.clk","_U661.clk"],
          ["_U662.in","_U661.out"],
          ["self.clk","_U662.clk"],
          ["_U663.in","_U662.out"],
          ["self.clk","_U663.clk"],
          ["_U664.in","_U663.out"],
          ["self.clk","_U664.clk"],
          ["_U665.in","_U664.out"],
          ["self.clk","_U665.clk"],
          ["_U666.in","_U665.out"],
          ["self.clk","_U666.clk"],
          ["_U667.in","_U666.out"],
          ["self.clk","_U667.clk"],
          ["_U668.in","_U667.out"],
          ["self.clk","_U668.clk"],
          ["_U669.in","_U668.out"],
          ["self.clk","_U669.clk"],
          ["_U670.in","_U669.out"],
          ["self.clk","_U670.clk"],
          ["_U671.in","_U670.out"],
          ["self.clk","_U671.clk"],
          ["_U672.in","_U671.out"],
          ["self.clk","_U672.clk"],
          ["_U673.in","_U672.out"],
          ["self.clk","_U673.clk"],
          ["_U674.in","_U673.out"],
          ["self.clk","_U674.clk"],
          ["_U675.in","_U674.out"],
          ["self.clk","_U675.clk"],
          ["_U676.in","_U675.out"],
          ["self.clk","_U676.clk"],
          ["_U677.in","_U676.out"],
          ["self.clk","_U677.clk"],
          ["_U678.in","_U677.out"],
          ["self.clk","_U678.clk"],
          ["_U679.in","_U678.out"],
          ["self.clk","_U679.clk"],
          ["_U680.in","_U679.out"],
          ["self.clk","_U680.clk"],
          ["_U681.in","_U680.out"],
          ["self.clk","_U681.clk"],
          ["_U682.in","_U681.out"],
          ["self.clk","_U682.clk"],
          ["_U683.in","_U682.out"],
          ["self.clk","_U683.clk"],
          ["_U684.in","_U683.out"],
          ["self.clk","_U684.clk"],
          ["_U685.in","_U684.out"],
          ["self.clk","_U685.clk"],
          ["_U686.in","_U685.out"],
          ["self.clk","_U686.clk"],
          ["_U687.in","_U686.out"],
          ["self.clk","_U687.clk"],
          ["_U688.in","_U687.out"],
          ["self.clk","_U688.clk"],
          ["_U689.in","_U688.out"],
          ["self.clk","_U689.clk"],
          ["_U690.in","_U689.out"],
          ["self.clk","_U690.clk"],
          ["_U691.in","_U690.out"],
          ["self.clk","_U691.clk"],
          ["_U692.in","_U691.out"],
          ["self.clk","_U692.clk"],
          ["_U693.in","_U692.out"],
          ["self.clk","_U693.clk"],
          ["_U694.in","_U693.out"],
          ["self.clk","_U694.clk"],
          ["_U695.in","_U694.out"],
          ["self.clk","_U695.clk"],
          ["_U696.in","_U695.out"],
          ["self.clk","_U696.clk"],
          ["_U697.in","_U696.out"],
          ["self.clk","_U697.clk"],
          ["_U698.in","_U697.out"],
          ["self.clk","_U698.clk"],
          ["_U699.in","_U698.out"],
          ["self.clk","_U699.clk"],
          ["_U700.in","_U699.out"],
          ["self.clk","_U700.clk"],
          ["_U701.in","_U700.out"],
          ["self.clk","_U701.clk"],
          ["self.rdata","_U701.out"]
        ]
      },
      "delay__U702":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U704":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U705":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U707":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U708":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U710":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U711":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U713":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U714":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U716":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U717":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U718":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U719":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U720":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U721":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U722":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U723":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U724":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U725":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U726":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U728":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U729":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U731":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U732":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U733":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U734":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U735":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U736":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U737":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U738":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U739":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U740":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U742":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U743":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U744":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U746":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U749":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U750":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U752":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U753":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U754":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U758":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U759":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U760":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U761":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U762":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U763":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U764":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U703.clk"],
          ["self.wdata","_U703.in"],
          ["_U704.in","_U703.out"],
          ["self.clk","_U704.clk"],
          ["_U705.in","_U704.out"],
          ["self.clk","_U705.clk"],
          ["_U706.in","_U705.out"],
          ["self.clk","_U706.clk"],
          ["_U707.in","_U706.out"],
          ["self.clk","_U707.clk"],
          ["_U708.in","_U707.out"],
          ["self.clk","_U708.clk"],
          ["_U709.in","_U708.out"],
          ["self.clk","_U709.clk"],
          ["_U710.in","_U709.out"],
          ["self.clk","_U710.clk"],
          ["_U711.in","_U710.out"],
          ["self.clk","_U711.clk"],
          ["_U712.in","_U711.out"],
          ["self.clk","_U712.clk"],
          ["_U713.in","_U712.out"],
          ["self.clk","_U713.clk"],
          ["_U714.in","_U713.out"],
          ["self.clk","_U714.clk"],
          ["_U715.in","_U714.out"],
          ["self.clk","_U715.clk"],
          ["_U716.in","_U715.out"],
          ["self.clk","_U716.clk"],
          ["_U717.in","_U716.out"],
          ["self.clk","_U717.clk"],
          ["_U718.in","_U717.out"],
          ["self.clk","_U718.clk"],
          ["_U719.in","_U718.out"],
          ["self.clk","_U719.clk"],
          ["_U720.in","_U719.out"],
          ["self.clk","_U720.clk"],
          ["_U721.in","_U720.out"],
          ["self.clk","_U721.clk"],
          ["_U722.in","_U721.out"],
          ["self.clk","_U722.clk"],
          ["_U723.in","_U722.out"],
          ["self.clk","_U723.clk"],
          ["_U724.in","_U723.out"],
          ["self.clk","_U724.clk"],
          ["_U725.in","_U724.out"],
          ["self.clk","_U725.clk"],
          ["_U726.in","_U725.out"],
          ["self.clk","_U726.clk"],
          ["_U727.in","_U726.out"],
          ["self.clk","_U727.clk"],
          ["_U728.in","_U727.out"],
          ["self.clk","_U728.clk"],
          ["_U729.in","_U728.out"],
          ["self.clk","_U729.clk"],
          ["_U730.in","_U729.out"],
          ["self.clk","_U730.clk"],
          ["_U731.in","_U730.out"],
          ["self.clk","_U731.clk"],
          ["_U732.in","_U731.out"],
          ["self.clk","_U732.clk"],
          ["_U733.in","_U732.out"],
          ["self.clk","_U733.clk"],
          ["_U734.in","_U733.out"],
          ["self.clk","_U734.clk"],
          ["_U735.in","_U734.out"],
          ["self.clk","_U735.clk"],
          ["_U736.in","_U735.out"],
          ["self.clk","_U736.clk"],
          ["_U737.in","_U736.out"],
          ["self.clk","_U737.clk"],
          ["_U738.in","_U737.out"],
          ["self.clk","_U738.clk"],
          ["_U739.in","_U738.out"],
          ["self.clk","_U739.clk"],
          ["_U740.in","_U739.out"],
          ["self.clk","_U740.clk"],
          ["_U741.in","_U740.out"],
          ["self.clk","_U741.clk"],
          ["_U742.in","_U741.out"],
          ["self.clk","_U742.clk"],
          ["_U743.in","_U742.out"],
          ["self.clk","_U743.clk"],
          ["_U744.in","_U743.out"],
          ["self.clk","_U744.clk"],
          ["_U745.in","_U744.out"],
          ["self.clk","_U745.clk"],
          ["_U746.in","_U745.out"],
          ["self.clk","_U746.clk"],
          ["_U747.in","_U746.out"],
          ["self.clk","_U747.clk"],
          ["_U748.in","_U747.out"],
          ["self.clk","_U748.clk"],
          ["_U749.in","_U748.out"],
          ["self.clk","_U749.clk"],
          ["_U750.in","_U749.out"],
          ["self.clk","_U750.clk"],
          ["_U751.in","_U750.out"],
          ["self.clk","_U751.clk"],
          ["_U752.in","_U751.out"],
          ["self.clk","_U752.clk"],
          ["_U753.in","_U752.out"],
          ["self.clk","_U753.clk"],
          ["_U754.in","_U753.out"],
          ["self.clk","_U754.clk"],
          ["_U755.in","_U754.out"],
          ["self.clk","_U755.clk"],
          ["_U756.in","_U755.out"],
          ["self.clk","_U756.clk"],
          ["_U757.in","_U756.out"],
          ["self.clk","_U757.clk"],
          ["_U758.in","_U757.out"],
          ["self.clk","_U758.clk"],
          ["_U759.in","_U758.out"],
          ["self.clk","_U759.clk"],
          ["_U760.in","_U759.out"],
          ["self.clk","_U760.clk"],
          ["_U761.in","_U760.out"],
          ["self.clk","_U761.clk"],
          ["_U762.in","_U761.out"],
          ["self.clk","_U762.clk"],
          ["_U763.in","_U762.out"],
          ["self.clk","_U763.clk"],
          ["_U764.in","_U763.out"],
          ["self.clk","_U764.clk"],
          ["self.rdata","_U764.out"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_x_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read_ren","BitIn"],
          ["op_hcompute_lxx_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U414":{
            "modref":"global.delay__U409"
          },
          "delay_sr_U416":{
            "modref":"global.memtile_long_delay__U415"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U414.clk"],
          ["self.flush","delay_sr_U414.flush"],
          ["delay_sr_U416.wdata","delay_sr_U414.rdata"],
          ["self.op_hcompute_lxx_stencil_read.0","delay_sr_U414.rdata"],
          ["self.rst_n","delay_sr_U414.rst_n"],
          ["self.op_hcompute_grad_x_stencil_write.0","delay_sr_U414.wdata"],
          ["self.clk","delay_sr_U416.clk"],
          ["self.flush","delay_sr_U416.flush"],
          ["self.op_hcompute_lxy_stencil_read.0","delay_sr_U416.rdata"],
          ["self.rst_n","delay_sr_U416.rst_n"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_y_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_y_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_ren","BitIn"],
          ["op_hcompute_lyy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U422":{
            "modref":"global.delay__U417"
          },
          "delay_sr_U424":{
            "modref":"global.memtile_long_delay__U423"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U422.clk"],
          ["self.flush","delay_sr_U422.flush"],
          ["delay_sr_U424.wdata","delay_sr_U422.rdata"],
          ["self.op_hcompute_lxy_stencil_read.0","delay_sr_U422.rdata"],
          ["self.rst_n","delay_sr_U422.rst_n"],
          ["self.op_hcompute_grad_y_stencil_write.0","delay_sr_U422.wdata"],
          ["self.clk","delay_sr_U424.clk"],
          ["self.flush","delay_sr_U424.flush"],
          ["self.op_hcompute_lyy_stencil_read.0","delay_sr_U424.rdata"],
          ["self.rst_n","delay_sr_U424.rst_n"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_stencil":{
            "modref":"global.grad_x_stencil_ub"
          },
          "grad_y_stencil":{
            "modref":"global.grad_y_stencil_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa0":{
            "modref":"global.lgxx_stencil_clkwrk_dsa0_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa1":{
            "modref":"global.lgxy_stencil_clkwrk_dsa1_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa2":{
            "modref":"global.lgyy_stencil_clkwrk_dsa2_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_cim_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U346"
          },
          "op_hcompute_cim_output_stencil_port_controller":{
            "modref":"global.affine_controller__U325"
          },
          "op_hcompute_cim_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U342"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_cim_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U321"
          },
          "op_hcompute_cim_stencil_port_controller":{
            "modref":"global.affine_controller__U300"
          },
          "op_hcompute_cim_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_cim_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U317"
          },
          "op_hcompute_grad_x_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U46"
          },
          "op_hcompute_grad_x_stencil_port_controller":{
            "modref":"global.affine_controller__U25"
          },
          "op_hcompute_grad_x_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_x_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_x_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U42"
          },
          "op_hcompute_grad_y_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U146"
          },
          "op_hcompute_grad_y_stencil_port_controller":{
            "modref":"global.affine_controller__U125"
          },
          "op_hcompute_grad_y_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_y_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_grad_y_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U142"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U371"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U350"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U367"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U121"
          },
          "op_hcompute_lgxx_stencil_1_port_controller":{
            "modref":"global.affine_controller__U100"
          },
          "op_hcompute_lgxx_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U117"
          },
          "op_hcompute_lgxx_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_lgxx_stencil_port_controller":{
            "modref":"global.affine_controller__U75"
          },
          "op_hcompute_lgxx_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxx_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U92"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U221"
          },
          "op_hcompute_lgxy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U200"
          },
          "op_hcompute_lgxy_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U217"
          },
          "op_hcompute_lgxy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U196"
          },
          "op_hcompute_lgxy_stencil_port_controller":{
            "modref":"global.affine_controller__U175"
          },
          "op_hcompute_lgxy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgxy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U192"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U296"
          },
          "op_hcompute_lgyy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U275"
          },
          "op_hcompute_lgyy_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U292"
          },
          "op_hcompute_lgyy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U271"
          },
          "op_hcompute_lgyy_stencil_port_controller":{
            "modref":"global.affine_controller__U250"
          },
          "op_hcompute_lgyy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lgyy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U267"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lxx_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U71"
          },
          "op_hcompute_lxx_stencil_port_controller":{
            "modref":"global.affine_controller__U50"
          },
          "op_hcompute_lxx_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxx_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxx_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U67"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lxy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U171"
          },
          "op_hcompute_lxy_stencil_port_controller":{
            "modref":"global.affine_controller__U150"
          },
          "op_hcompute_lxy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lxy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U167"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_lyy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U246"
          },
          "op_hcompute_lyy_stencil_port_controller":{
            "modref":"global.affine_controller__U225"
          },
          "op_hcompute_lyy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lyy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_lyy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U242"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U21"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U580.clk"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U580.in"],
          ["op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U580.out"],
          ["self.clk","cim_output_stencil.clk"],
          ["self.flush","cim_output_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_output_stencil_write_start.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","cim_output_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","cim_output_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","cim_output_stencil.rst_n"],
          ["self.clk","cim_stencil.clk"],
          ["self.flush","cim_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_output_stencil_port_controller.d","cim_stencil.op_hcompute_cim_output_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_output_stencil_read_start.out","cim_stencil.op_hcompute_cim_output_stencil_read_ren"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["op_hcompute_cim_stencil_write_start_control_vars.out","cim_stencil.op_hcompute_cim_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_stencil_write_start.out","cim_stencil.op_hcompute_cim_stencil_write_wen"],
          ["self.rst_n","cim_stencil.rst_n"],
          ["self.clk","grad_x_stencil.clk"],
          ["self.flush","grad_x_stencil.flush"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write","grad_x_stencil.op_hcompute_grad_x_stencil_write"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_x_stencil_write_start.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_wen"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read","grad_x_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxx_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxx_stencil_read_ctrl_vars"],
          ["op_hcompute_lxx_stencil_read_start.out","grad_x_stencil.op_hcompute_lxx_stencil_read_ren"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read","grad_x_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_x_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["self.rst_n","grad_x_stencil.rst_n"],
          ["self.clk","grad_y_stencil.clk"],
          ["self.flush","grad_y_stencil.flush"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write","grad_y_stencil.op_hcompute_grad_y_stencil_write"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_y_stencil_write_start.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_wen"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read","grad_y_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_y_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read","grad_y_stencil.op_hcompute_lyy_stencil_read"],
          ["op_hcompute_lyy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lyy_stencil_read_ctrl_vars"],
          ["op_hcompute_lyy_stencil_read_start.out","grad_y_stencil.op_hcompute_lyy_stencil_read_ren"],
          ["self.rst_n","grad_y_stencil.rst_n"],
          ["self.clk","lgxx_stencil.clk"],
          ["self.flush","lgxx_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxx_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgxx_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_write_start.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_wen"],
          ["self.rst_n","lgxx_stencil.rst_n"],
          ["self.clk","lgxx_stencil_clkwrk_dsa0.clk"],
          ["self.flush","lgxx_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_write_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_wen"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0.rst_n"],
          ["self.clk","lgxy_stencil.clk"],
          ["self.flush","lgxy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgxy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_write_start.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_wen"],
          ["self.rst_n","lgxy_stencil.rst_n"],
          ["self.clk","lgxy_stencil_clkwrk_dsa1.clk"],
          ["self.flush","lgxy_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_write_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_wen"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1.rst_n"],
          ["self.clk","lgyy_stencil.clk"],
          ["self.flush","lgyy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgyy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil_read_start.out","lgyy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_write_start.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_wen"],
          ["self.rst_n","lgyy_stencil.rst_n"],
          ["self.clk","lgyy_stencil_clkwrk_dsa2.clk"],
          ["self.flush","lgyy_stencil_clkwrk_dsa2.flush"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_write_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_wen"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2.rst_n"],
          ["self.clk","lxx_stencil.clk"],
          ["self.flush","lxx_stencil.flush"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.out","lxx_stencil.op_hcompute_lxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lxx_stencil_write_start.out","lxx_stencil.op_hcompute_lxx_stencil_write_wen"],
          ["self.rst_n","lxx_stencil.rst_n"],
          ["self.clk","lxy_stencil.clk"],
          ["self.flush","lxy_stencil.flush"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.out","lxy_stencil.op_hcompute_lxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lxy_stencil_write_start.out","lxy_stencil.op_hcompute_lxy_stencil_write_wen"],
          ["self.rst_n","lxy_stencil.rst_n"],
          ["self.clk","lyy_stencil.clk"],
          ["self.flush","lyy_stencil.flush"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.out","lyy_stencil.op_hcompute_lyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lyy_stencil_write_start.out","lyy_stencil.op_hcompute_lyy_stencil_write_wen"],
          ["self.rst_n","lyy_stencil.rst_n"],
          ["self.clk","op_hcompute_cim_output_stencil.clk"],
          ["self.clk","op_hcompute_cim_output_stencil_exe_start.clk"],
          ["op_hcompute_cim_output_stencil_port_controller.valid","op_hcompute_cim_output_stencil_exe_start.in"],
          ["op_hcompute_cim_output_stencil_write_start.in","op_hcompute_cim_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_cim_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_cim_output_stencil_port_controller.d","op_hcompute_cim_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_cim_output_stencil_port_controller.clk"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_read_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_cim_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_cim_stencil.clk"],
          ["self.clk","op_hcompute_cim_stencil_exe_start.clk"],
          ["op_hcompute_cim_stencil_port_controller.valid","op_hcompute_cim_stencil_exe_start.in"],
          ["op_hcompute_cim_stencil_write_start.in","op_hcompute_cim_stencil_exe_start.out"],
          ["self.clk","op_hcompute_cim_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_cim_stencil_port_controller.d","op_hcompute_cim_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_cim_stencil_port_controller.clk"],
          ["op_hcompute_cim_stencil_write_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_read_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_cim_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_grad_x_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read"],
          ["self.clk","op_hcompute_grad_x_stencil_exe_start.clk"],
          ["op_hcompute_grad_x_stencil_port_controller.valid","op_hcompute_grad_x_stencil_exe_start.in"],
          ["op_hcompute_grad_x_stencil_write_start.in","op_hcompute_grad_x_stencil_exe_start.out"],
          ["self.clk","op_hcompute_grad_x_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_grad_x_stencil_port_controller.d","op_hcompute_grad_x_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_grad_x_stencil_port_controller.clk"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ctrl_vars","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_read_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ren","op_hcompute_grad_x_stencil_read_start.out"],
          ["self.clk","op_hcompute_grad_x_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_grad_y_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read"],
          ["self.clk","op_hcompute_grad_y_stencil_exe_start.clk"],
          ["op_hcompute_grad_y_stencil_port_controller.valid","op_hcompute_grad_y_stencil_exe_start.in"],
          ["op_hcompute_grad_y_stencil_write_start.in","op_hcompute_grad_y_stencil_exe_start.out"],
          ["self.clk","op_hcompute_grad_y_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_grad_y_stencil_port_controller.d","op_hcompute_grad_y_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_grad_y_stencil_port_controller.clk"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ctrl_vars","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_read_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ren","op_hcompute_grad_y_stencil_read_start.out"],
          ["self.clk","op_hcompute_grad_y_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxx_stencil.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1_exe_start.clk"],
          ["op_hcompute_lgxx_stencil_1_port_controller.valid","op_hcompute_lgxx_stencil_1_exe_start.in"],
          ["op_hcompute_lgxx_stencil_1_write_start.in","op_hcompute_lgxx_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","op_hcompute_lgxx_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxx_stencil_1_port_controller.clk"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_read_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgxx_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_exe_start.clk"],
          ["op_hcompute_lgxx_stencil_port_controller.valid","op_hcompute_lgxx_stencil_exe_start.in"],
          ["op_hcompute_lgxx_stencil_write_start.in","op_hcompute_lgxx_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgxx_stencil_port_controller.d","op_hcompute_lgxx_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxx_stencil_port_controller.clk"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_read_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgxx_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxy_stencil.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1_exe_start.clk"],
          ["op_hcompute_lgxy_stencil_1_port_controller.valid","op_hcompute_lgxy_stencil_1_exe_start.in"],
          ["op_hcompute_lgxy_stencil_1_write_start.in","op_hcompute_lgxy_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgxy_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","op_hcompute_lgxy_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxy_stencil_1_port_controller.clk"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_read_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgxy_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_exe_start.clk"],
          ["op_hcompute_lgxy_stencil_port_controller.valid","op_hcompute_lgxy_stencil_exe_start.in"],
          ["op_hcompute_lgxy_stencil_write_start.in","op_hcompute_lgxy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgxy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgxy_stencil_port_controller.d","op_hcompute_lgxy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgxy_stencil_port_controller.clk"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_read_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgxy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgyy_stencil.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1_exe_start.clk"],
          ["op_hcompute_lgyy_stencil_1_port_controller.valid","op_hcompute_lgyy_stencil_1_exe_start.in"],
          ["op_hcompute_lgyy_stencil_1_write_start.in","op_hcompute_lgyy_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_lgyy_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","op_hcompute_lgyy_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgyy_stencil_1_port_controller.clk"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_read_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_lgyy_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_exe_start.clk"],
          ["op_hcompute_lgyy_stencil_port_controller.valid","op_hcompute_lgyy_stencil_exe_start.in"],
          ["op_hcompute_lgyy_stencil_write_start.in","op_hcompute_lgyy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lgyy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lgyy_stencil_port_controller.d","op_hcompute_lgyy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lgyy_stencil_port_controller.clk"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_read_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lgyy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lxx_stencil.clk"],
          ["self.clk","op_hcompute_lxx_stencil_exe_start.clk"],
          ["op_hcompute_lxx_stencil_port_controller.valid","op_hcompute_lxx_stencil_exe_start.in"],
          ["op_hcompute_lxx_stencil_write_start.in","op_hcompute_lxx_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lxx_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lxx_stencil_port_controller.d","op_hcompute_lxx_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lxx_stencil_port_controller.clk"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_read_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lxx_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lxy_stencil.clk"],
          ["self.clk","op_hcompute_lxy_stencil_exe_start.clk"],
          ["op_hcompute_lxy_stencil_port_controller.valid","op_hcompute_lxy_stencil_exe_start.in"],
          ["op_hcompute_lxy_stencil_write_start.in","op_hcompute_lxy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lxy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lxy_stencil_port_controller.d","op_hcompute_lxy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lxy_stencil_port_controller.clk"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_read_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lxy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_lyy_stencil.clk"],
          ["self.clk","op_hcompute_lyy_stencil_exe_start.clk"],
          ["op_hcompute_lyy_stencil_port_controller.valid","op_hcompute_lyy_stencil_exe_start.in"],
          ["op_hcompute_lyy_stencil_write_start.in","op_hcompute_lyy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_lyy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_lyy_stencil_port_controller.d","op_hcompute_lyy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_lyy_stencil_port_controller.clk"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_read_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_lyy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_exe_start.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_exe_start.out"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.d","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_wen","op_hcompute_padded16_global_wrapper_stencil_write_start.out"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.out"],
          ["self.clk","padded16_global_wrapper_stencil.clk"],
          ["self.flush","padded16_global_wrapper_stencil.flush"],
          ["self.rst_n","padded16_global_wrapper_stencil.rst_n"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284.in1","const_n255__283.out"],
          ["smin_280_281_282.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284.out","self.out_grad_x_stencil"],
          ["smin_280_281_282.out","smax_282_283_284.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384.in1","const_n255__383.out"],
          ["smin_380_381_382.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384.out","self.out_grad_y_stencil"],
          ["smin_380_381_382.out","smax_382_383_384.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U431":{
            "modref":"global.delay__U427"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U431.clk"],
          ["self.flush","delay_sr_U431.flush"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","delay_sr_U431.rdata"],
          ["self.rst_n","delay_sr_U431.rst_n"],
          ["self.op_hcompute_lgxx_stencil_write.0","delay_sr_U431.wdata"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U426":{
            "modref":"global.memtile_long_delay__U425"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U426.clk"],
          ["self.flush","delay_sr_U426.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U426.rdata"],
          ["self.rst_n","delay_sr_U426.rst_n"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","delay_sr_U426.wdata"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U438":{
            "modref":"global.delay__U434"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U438.clk"],
          ["self.flush","delay_sr_U438.flush"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","delay_sr_U438.rdata"],
          ["self.rst_n","delay_sr_U438.rst_n"],
          ["self.op_hcompute_lgxy_stencil_write.0","delay_sr_U438.wdata"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U433":{
            "modref":"global.memtile_long_delay__U432"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U433.clk"],
          ["self.flush","delay_sr_U433.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U433.rdata"],
          ["self.rst_n","delay_sr_U433.rst_n"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","delay_sr_U433.wdata"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U449":{
            "modref":"global.delay__U445"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U449.clk"],
          ["self.flush","delay_sr_U449.flush"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","delay_sr_U449.rdata"],
          ["self.rst_n","delay_sr_U449.rst_n"],
          ["self.op_hcompute_lgyy_stencil_write.0","delay_sr_U449.wdata"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U444":{
            "modref":"global.delay__U439"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U444.clk"],
          ["self.flush","delay_sr_U444.flush"],
          ["self.op_hcompute_cim_stencil_read.0","delay_sr_U444.rdata"],
          ["self.rst_n","delay_sr_U444.rst_n"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","delay_sr_U444.wdata"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U458":{
            "modref":"global.delay__U450"
          },
          "delay_sr_U461":{
            "modref":"global.delay__U459"
          },
          "delay_sr_U464":{
            "modref":"global.delay__U462"
          },
          "delay_sr_U466":{
            "modref":"global.memtile_long_delay__U465"
          },
          "delay_sr_U469":{
            "modref":"global.delay__U467"
          },
          "delay_sr_U472":{
            "modref":"global.delay__U470"
          },
          "delay_sr_U474":{
            "modref":"global.memtile_long_delay__U473"
          },
          "delay_sr_U477":{
            "modref":"global.delay__U475"
          },
          "delay_sr_U480":{
            "modref":"global.delay__U478"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U458.clk"],
          ["self.flush","delay_sr_U458.flush"],
          ["delay_sr_U461.wdata","delay_sr_U458.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.7","delay_sr_U458.rdata"],
          ["self.rst_n","delay_sr_U458.rst_n"],
          ["self.op_hcompute_lxx_stencil_write.0","delay_sr_U458.wdata"],
          ["self.clk","delay_sr_U461.clk"],
          ["self.flush","delay_sr_U461.flush"],
          ["delay_sr_U464.wdata","delay_sr_U461.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","delay_sr_U461.rdata"],
          ["self.rst_n","delay_sr_U461.rst_n"],
          ["self.clk","delay_sr_U464.clk"],
          ["self.flush","delay_sr_U464.flush"],
          ["delay_sr_U466.wdata","delay_sr_U464.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","delay_sr_U464.rdata"],
          ["self.rst_n","delay_sr_U464.rst_n"],
          ["self.clk","delay_sr_U466.clk"],
          ["self.flush","delay_sr_U466.flush"],
          ["delay_sr_U469.wdata","delay_sr_U466.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.5","delay_sr_U466.rdata"],
          ["self.rst_n","delay_sr_U466.rst_n"],
          ["self.clk","delay_sr_U469.clk"],
          ["self.flush","delay_sr_U469.flush"],
          ["delay_sr_U472.wdata","delay_sr_U469.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","delay_sr_U469.rdata"],
          ["self.rst_n","delay_sr_U469.rst_n"],
          ["self.clk","delay_sr_U472.clk"],
          ["self.flush","delay_sr_U472.flush"],
          ["delay_sr_U474.wdata","delay_sr_U472.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","delay_sr_U472.rdata"],
          ["self.rst_n","delay_sr_U472.rst_n"],
          ["self.clk","delay_sr_U474.clk"],
          ["self.flush","delay_sr_U474.flush"],
          ["delay_sr_U477.wdata","delay_sr_U474.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.2","delay_sr_U474.rdata"],
          ["self.rst_n","delay_sr_U474.rst_n"],
          ["self.clk","delay_sr_U477.clk"],
          ["self.flush","delay_sr_U477.flush"],
          ["delay_sr_U480.wdata","delay_sr_U477.rdata"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","delay_sr_U477.rdata"],
          ["self.rst_n","delay_sr_U477.rst_n"],
          ["self.clk","delay_sr_U480.clk"],
          ["self.flush","delay_sr_U480.flush"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","delay_sr_U480.rdata"],
          ["self.rst_n","delay_sr_U480.rst_n"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U489":{
            "modref":"global.delay__U481"
          },
          "delay_sr_U492":{
            "modref":"global.delay__U490"
          },
          "delay_sr_U495":{
            "modref":"global.delay__U493"
          },
          "delay_sr_U497":{
            "modref":"global.memtile_long_delay__U496"
          },
          "delay_sr_U500":{
            "modref":"global.delay__U498"
          },
          "delay_sr_U503":{
            "modref":"global.delay__U501"
          },
          "delay_sr_U505":{
            "modref":"global.memtile_long_delay__U504"
          },
          "delay_sr_U508":{
            "modref":"global.delay__U506"
          },
          "delay_sr_U511":{
            "modref":"global.delay__U509"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U489.clk"],
          ["self.flush","delay_sr_U489.flush"],
          ["delay_sr_U492.wdata","delay_sr_U489.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.7","delay_sr_U489.rdata"],
          ["self.rst_n","delay_sr_U489.rst_n"],
          ["self.op_hcompute_lxy_stencil_write.0","delay_sr_U489.wdata"],
          ["self.clk","delay_sr_U492.clk"],
          ["self.flush","delay_sr_U492.flush"],
          ["delay_sr_U495.wdata","delay_sr_U492.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","delay_sr_U492.rdata"],
          ["self.rst_n","delay_sr_U492.rst_n"],
          ["self.clk","delay_sr_U495.clk"],
          ["self.flush","delay_sr_U495.flush"],
          ["delay_sr_U497.wdata","delay_sr_U495.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","delay_sr_U495.rdata"],
          ["self.rst_n","delay_sr_U495.rst_n"],
          ["self.clk","delay_sr_U497.clk"],
          ["self.flush","delay_sr_U497.flush"],
          ["delay_sr_U500.wdata","delay_sr_U497.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.5","delay_sr_U497.rdata"],
          ["self.rst_n","delay_sr_U497.rst_n"],
          ["self.clk","delay_sr_U500.clk"],
          ["self.flush","delay_sr_U500.flush"],
          ["delay_sr_U503.wdata","delay_sr_U500.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","delay_sr_U500.rdata"],
          ["self.rst_n","delay_sr_U500.rst_n"],
          ["self.clk","delay_sr_U503.clk"],
          ["self.flush","delay_sr_U503.flush"],
          ["delay_sr_U505.wdata","delay_sr_U503.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","delay_sr_U503.rdata"],
          ["self.rst_n","delay_sr_U503.rst_n"],
          ["self.clk","delay_sr_U505.clk"],
          ["self.flush","delay_sr_U505.flush"],
          ["delay_sr_U508.wdata","delay_sr_U505.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.2","delay_sr_U505.rdata"],
          ["self.rst_n","delay_sr_U505.rst_n"],
          ["self.clk","delay_sr_U508.clk"],
          ["self.flush","delay_sr_U508.flush"],
          ["delay_sr_U511.wdata","delay_sr_U508.rdata"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","delay_sr_U508.rdata"],
          ["self.rst_n","delay_sr_U508.rst_n"],
          ["self.clk","delay_sr_U511.clk"],
          ["self.flush","delay_sr_U511.flush"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","delay_sr_U511.rdata"],
          ["self.rst_n","delay_sr_U511.rst_n"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U520":{
            "modref":"global.delay__U512"
          },
          "delay_sr_U523":{
            "modref":"global.delay__U521"
          },
          "delay_sr_U526":{
            "modref":"global.delay__U524"
          },
          "delay_sr_U528":{
            "modref":"global.memtile_long_delay__U527"
          },
          "delay_sr_U531":{
            "modref":"global.delay__U529"
          },
          "delay_sr_U534":{
            "modref":"global.delay__U532"
          },
          "delay_sr_U536":{
            "modref":"global.memtile_long_delay__U535"
          },
          "delay_sr_U539":{
            "modref":"global.delay__U537"
          },
          "delay_sr_U542":{
            "modref":"global.delay__U540"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U520.clk"],
          ["self.flush","delay_sr_U520.flush"],
          ["delay_sr_U523.wdata","delay_sr_U520.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.7","delay_sr_U520.rdata"],
          ["self.rst_n","delay_sr_U520.rst_n"],
          ["self.op_hcompute_lyy_stencil_write.0","delay_sr_U520.wdata"],
          ["self.clk","delay_sr_U523.clk"],
          ["self.flush","delay_sr_U523.flush"],
          ["delay_sr_U526.wdata","delay_sr_U523.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","delay_sr_U523.rdata"],
          ["self.rst_n","delay_sr_U523.rst_n"],
          ["self.clk","delay_sr_U526.clk"],
          ["self.flush","delay_sr_U526.flush"],
          ["delay_sr_U528.wdata","delay_sr_U526.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","delay_sr_U526.rdata"],
          ["self.rst_n","delay_sr_U526.rst_n"],
          ["self.clk","delay_sr_U528.clk"],
          ["self.flush","delay_sr_U528.flush"],
          ["delay_sr_U531.wdata","delay_sr_U528.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.5","delay_sr_U528.rdata"],
          ["self.rst_n","delay_sr_U528.rst_n"],
          ["self.clk","delay_sr_U531.clk"],
          ["self.flush","delay_sr_U531.flush"],
          ["delay_sr_U534.wdata","delay_sr_U531.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","delay_sr_U531.rdata"],
          ["self.rst_n","delay_sr_U531.rst_n"],
          ["self.clk","delay_sr_U534.clk"],
          ["self.flush","delay_sr_U534.flush"],
          ["delay_sr_U536.wdata","delay_sr_U534.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","delay_sr_U534.rdata"],
          ["self.rst_n","delay_sr_U534.rst_n"],
          ["self.clk","delay_sr_U536.clk"],
          ["self.flush","delay_sr_U536.flush"],
          ["delay_sr_U539.wdata","delay_sr_U536.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.2","delay_sr_U536.rdata"],
          ["self.rst_n","delay_sr_U536.rst_n"],
          ["self.clk","delay_sr_U539.clk"],
          ["self.flush","delay_sr_U539.flush"],
          ["delay_sr_U542.wdata","delay_sr_U539.rdata"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","delay_sr_U539.rdata"],
          ["self.rst_n","delay_sr_U539.rst_n"],
          ["self.clk","delay_sr_U542.clk"],
          ["self.flush","delay_sr_U542.flush"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","delay_sr_U542.rdata"],
          ["self.rst_n","delay_sr_U542.rst_n"]
        ]
      },
      "memtile_long_delay__U393":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U401":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U415":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",15]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U423":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",11]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U425":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",30]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",15]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U465":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U473":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U496":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U504":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U527":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U535":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U552":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",13]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U560":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",47]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U566":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",62]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "memtile_long_delay__U572":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "delay_tile_m":{
            "genref":"global.delay_tile",
            "genargs":{"delay":["Int",13]}
          }
        },
        "connections":[
          ["self.clk","delay_tile_m.clk"],
          ["self.flush","delay_tile_m.flush"],
          ["self.rdata","delay_tile_m.rdata"],
          ["self.rst_n","delay_tile_m.rst_n"],
          ["self.wdata","delay_tile_m.wdata"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_y_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U547":{
            "modref":"global.delay__U543"
          },
          "delay_sr_U551":{
            "modref":"global.delay__U548"
          },
          "delay_sr_U553":{
            "modref":"global.memtile_long_delay__U552"
          },
          "delay_sr_U556":{
            "modref":"global.delay__U554"
          },
          "delay_sr_U559":{
            "modref":"global.delay__U557"
          },
          "delay_sr_U561":{
            "modref":"global.memtile_long_delay__U560"
          },
          "delay_sr_U565":{
            "modref":"global.delay__U562"
          },
          "delay_sr_U567":{
            "modref":"global.memtile_long_delay__U566"
          },
          "delay_sr_U571":{
            "modref":"global.delay__U568"
          },
          "delay_sr_U573":{
            "modref":"global.memtile_long_delay__U572"
          },
          "delay_sr_U576":{
            "modref":"global.delay__U574"
          },
          "delay_sr_U579":{
            "modref":"global.delay__U577"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U547.clk"],
          ["self.flush","delay_sr_U547.flush"],
          ["delay_sr_U551.wdata","delay_sr_U547.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.1","delay_sr_U547.rdata"],
          ["self.rst_n","delay_sr_U547.rst_n"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","delay_sr_U547.wdata"],
          ["self.clk","delay_sr_U551.clk"],
          ["self.flush","delay_sr_U551.flush"],
          ["delay_sr_U553.wdata","delay_sr_U551.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.5","delay_sr_U551.rdata"],
          ["self.rst_n","delay_sr_U551.rst_n"],
          ["self.clk","delay_sr_U553.clk"],
          ["self.flush","delay_sr_U553.flush"],
          ["delay_sr_U556.wdata","delay_sr_U553.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.4","delay_sr_U553.rdata"],
          ["self.rst_n","delay_sr_U553.rst_n"],
          ["self.clk","delay_sr_U556.clk"],
          ["self.flush","delay_sr_U556.flush"],
          ["delay_sr_U559.wdata","delay_sr_U556.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.5","delay_sr_U556.rdata"],
          ["self.rst_n","delay_sr_U556.rst_n"],
          ["self.clk","delay_sr_U559.clk"],
          ["self.flush","delay_sr_U559.flush"],
          ["delay_sr_U561.wdata","delay_sr_U559.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.3","delay_sr_U559.rdata"],
          ["self.rst_n","delay_sr_U559.rst_n"],
          ["self.clk","delay_sr_U561.clk"],
          ["self.flush","delay_sr_U561.flush"],
          ["delay_sr_U565.wdata","delay_sr_U561.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.2","delay_sr_U561.rdata"],
          ["self.rst_n","delay_sr_U561.rst_n"],
          ["self.clk","delay_sr_U565.clk"],
          ["self.flush","delay_sr_U565.flush"],
          ["delay_sr_U567.wdata","delay_sr_U565.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.4","delay_sr_U565.rdata"],
          ["self.rst_n","delay_sr_U565.rst_n"],
          ["self.clk","delay_sr_U567.clk"],
          ["self.flush","delay_sr_U567.flush"],
          ["delay_sr_U571.wdata","delay_sr_U567.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.0","delay_sr_U567.rdata"],
          ["self.rst_n","delay_sr_U567.rst_n"],
          ["self.clk","delay_sr_U571.clk"],
          ["self.flush","delay_sr_U571.flush"],
          ["delay_sr_U573.wdata","delay_sr_U571.rdata"],
          ["self.op_hcompute_grad_x_stencil_read.3","delay_sr_U571.rdata"],
          ["self.rst_n","delay_sr_U571.rst_n"],
          ["self.clk","delay_sr_U573.clk"],
          ["self.flush","delay_sr_U573.flush"],
          ["delay_sr_U576.wdata","delay_sr_U573.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.2","delay_sr_U573.rdata"],
          ["self.rst_n","delay_sr_U573.rst_n"],
          ["self.clk","delay_sr_U576.clk"],
          ["self.flush","delay_sr_U576.flush"],
          ["delay_sr_U579.wdata","delay_sr_U576.rdata"],
          ["self.op_hcompute_grad_y_stencil_read.1","delay_sr_U576.rdata"],
          ["self.rst_n","delay_sr_U576.rst_n"],
          ["self.clk","delay_sr_U579.clk"],
          ["self.flush","delay_sr_U579.flush"],
          ["self.op_hcompute_grad_y_stencil_read.0","delay_sr_U579.rdata"],
          ["self.rst_n","delay_sr_U579.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"},
        "modules":[
          [{"delay":["Int",11]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U581"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }],
          [{"delay":["Int",13]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U593"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }],
          [{"delay":["Int",15]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U607"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }],
          [{"delay":["Int",30]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U623"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }],
          [{"delay":["Int",47]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U654"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }],
          [{"delay":["Int",62]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rst_n","BitIn"],
              ["flush","BitIn"],
              ["wdata",["Array",16,"BitIn"]],
              ["rdata",["Array",16,"Bit"]]
            ]],
            "instances":{
              "delay_mod":{
                "modref":"global.delay__U702"
              }
            },
            "connections":[
              ["self.clk","delay_mod.clk"],
              ["self.flush","delay_mod.flush"],
              ["self.rdata","delay_mod.rdata"],
              ["self.rst_n","delay_mod.rst_n"],
              ["self.wdata","delay_mod.wdata"]
            ]
          }]
        ]
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"sparse",[
        [{"delay":["Int",11]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]],
        [{"delay":["Int",13]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]],
        [{"delay":["Int",15]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]],
        [{"delay":["Int",30]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]],
        [{"delay":["Int",47]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]],
        [{"delay":["Int",62]},["Record",[["clk",["Named","coreir.clkIn"]],["rst_n","BitIn"],["flush","BitIn"],["wdata",["Array",16,"BitIn"]],["rdata",["Array",16,"Bit"]]]]]
      ]],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
