
*** Running vivado
    with args -log ex4_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex4_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex4_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 293.469 ; gain = 83.973
INFO: [Synth 8-638] synthesizing module 'ex4_blk_mem_gen_0_0' [c:/Users/fmcta/Desktop/CR/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_blk_mem_gen_0_0/synth/ex4_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ex4_blk_mem_gen_0_0' (9#1) [c:/Users/fmcta/Desktop/CR/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_blk_mem_gen_0_0/synth/ex4_blk_mem_gen_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 491.629 ; gain = 282.133
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 491.629 ; gain = 282.133
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 559.645 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 559.645 ; gain = 350.148
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 559.645 ; gain = 350.148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 559.645 ; gain = 350.148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 559.645 ; gain = 350.148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 559.645 ; gain = 350.148
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 580.664 ; gain = 371.168
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 580.664 ; gain = 371.168
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 590.266 ; gain = 380.770
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 621.051 ; gain = 405.457
