<!DOCTYPE html><html lang='en'><head><title>Mt.Snow_217</title><link rel='stylesheet' href='https://www.w3schools.com/w3css/4/w3.css'><script src='https://cdn.jsdelivr.net/npm/chart.js@2.8.0'></script><style>.eye_main {width:100%;}.eye_element {width:25%;}.eye_table {width:80%;}.eye_fail {background-color: Purple;}.eye_fail_mask {background-color: DarkRed;}.eye_pass {background-color: YellowGreen;}.eye_pass_mask {background-color: ForestGreen;}.eye_title {background-color: whilte;}.eye_hw {background-color: aqua;}.eye_point{width:auto;}.overflowTest {padding: 15px;width: auto;height: 600px;overflow: scroll;border: 1px solid #ccc;}</style></head><body><h1 align='center'><img src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAIAAAACACAYAAADDPmHLAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAABzZJREFUeNrsXc11IjkYlPuyV4eAN4Gxb3tbHMHYERgiwESAiQAcAUwEw0YAc9vbEMFCCFz35JV2PvzaGEmf/roluuo9nneNp7vpqq/0qVp0X729vQmgu7iCACAAnAUIAIAAAAgAgAAACACAAAAIAIAAAAgAgAAACACAAAAIAIAAAAgAgAAACACAAAAIAIAAAAgAgACAcqEEcPoCePj3j9978jUrmmsIIEgAC/l6k69+qQI4OwRcXV2BXUb1yx87+t/Nb3//c1+CAE5RgUpvLGr/3S/FBVhNIBzAWv2K7PXJr/fSBW7gAN3A5MzvVEM4gANcfvUPTuz/gwvI1510ggMcoFvV/+4C8vUMB7jc6lfk2ub9qvpvcnQBOEAY+deW6j+C+3dZAALg45nIZf0t5QQYAi6k+hWZO8d/tpTDwBBDwOU3fjoMSgiHIAB79d8qMg0N3zyycCCAzGDq+l/la0rz/3PIPiKGAMzVr8jrm6qfpntTTwFBAAVX//g415c/lwYXuM05IoYA9NWvSLvVvL0n0usYltgLQAB+pI1PfyEFsZE/Npq/VxeKXiCAcqpfkdXTvK0Wf6w075l6gRGliRBA5uQrkkaGP9GSTC6w1LyttvsMAZRh/bpKXRLJwkcgatu5RcQQwMfq71mqdGrbhhTI3uAC2TWEEACfnDmRy8GYcoJzGFC6CAFkVv19YY58p9xtUT7w6pkvQAAZVv+rxwKPucEFsomIIQBhjXz3wnzBx+QC49xdAAL4hYWp8fNd3lVCRFyh+v8nQTc1Oxf5umKc84yg6jj5tvV7wSt6KDXUZQc9WmgKAbSEZ2GOfDeR9mMLh64hgHaqf+RJmqsLKCHprh+0GhF32QFCI9+YvcCorYi46mj190Rg5OvhAmo2sDS4wAQCaA4zy7Rvn2i/toi4BwGkr/6+/PGgedu2yjfUBWwR8QICaGbs1+G1ge/0ZRURVx2rflX5uhOsQp+X1MfAWEU8gQBaGvubOggpAuUCe4MLDCCA+NWvTqquydpGiHxdkYULVB0h/9pS/eOmj4kEp8saGouIu+IApq92bxKEPlFcoImIuOpI9Y9yqv6aC2wMLtBIRNwFB5gJc+S7bfn4TFcck0fE1YVXvzp5gxw6f4MLqNnA0uACSRvCi7xDCIUpivwnw7x/ypn3H1fwpnQKEupPg1PdxIinz3JdugBojFcBzxcim7PkmnUnL9r2rkaMGq9/qGkjNY+HiJ/jxVDtK7mvRwjgY1Uq0r8yCf/U+FEYE0LKURB/EUH7CELeGVzgPnS2UrQAyCYfqKMPaYzY9/SV+9w57Eu5wrcQMVjuQxh8R/IiBUD5/ZPQX8Fz7ro5qZ/llrA2qNU/3wzfIvYV3aPPNosUABEwCax27ypyrH6t24hfl3+X3H7Bdi/ikDuSFyGARMQ7jaPUY8zoGGIcx3EdwJwjBLn/tWH2MvS9bpG1ACIQf6jNnaONodSc3RIhfxqIiSYEzfMInGYwxQiAPuzMs5vfHrtwOjHJ59K1Y/5KfUnPUwhT00zE4gJTn7ULWQmgdoVu4DGuKsJf64SqBzgZtpXstq00XDzRvq89Psvw3LBE2/0Z0wWyEQBNdyaOJ2xDpK80U8Sd4WTdJVzoeTqMPXkMEysSwuFke1FF3boAiKiF4wlaEvHbJu0ygiuMHN3t07DAuEm107DWqgBoPr9wqHpVFWPbB0zVMEUU/MRRCBtygz1t40VEiohbEYDHWL+hStgwt2+qflbk25AQZg5h1oFEsIoZETcuALLCheBfoBm7zHFThiaZzHjUuVALVp4NLsCe3jb6vACy/DXzw87Jql0DDqe7ebYNVanydSfM3xCqY0DncCUS3ZE8iQMwrqJZp0GB+8j+Ua5k7QvmsHCgofEhxO2SDwGO4/1ceN5+pYlLpw0KwbU51sEaEScVAJHCsfz3BieRw0RZPNGCG3wXYTHzXlgeWpmsB6ilVjbyt3SQIeT3Shv7Gb3BgYaskGPvCY9VxMEOQOSvGRYWJY5tK/JtOET6LvyvMWhzj+gO4ED+MBL5tgc4jUXhoMTzTui/L2CC8ypibwdgkq9IeYzVkOUW+TbgBjPh9+WQsxFxNAdgkr+P2Y1zHuAkLgzy3ClH83HOSTIHYJK/JfJjLps2NZnDFr7d26QT9KkvcJkqfiq+4Glgi+QPREGRb8LmcO0ggk9hWNAQ0Bb5DEsbiw6AmsN7OsccsCLiKiL5qxTkBzzACSJgLGu3DgGM2DXZ/PuSIt8E54V7oe29P3IeAmo7Mtp+wvCl6bt5luIEBwcnmIQMATaVHS0phcp7ouG7eV6oCIwPrawMBCw45CdcbhXrAU5dEIGNA+1DKytD4zVoi3xG5DsVgIsItLebOdsEAt0BBAABQAAQAAABABAAAAEAEAAAAQAQAAABABAAAAEAEAAAAQAQAAABABAAAAEAEAAAAQAQAAABABAAAAEA5eI/AQYANT2i2iNsRMcAAAAASUVORK5CYII=' scale='0'></h1><p align='center'><font size='7' color='blue'><span>Mt.Snow_217</span></font></p><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CLI ARGV</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >./linux_test.py --test_case mem_test --loop 3 --start_test 1 --time 1800 --linux_script ./test_delivery.sh --sensor_bg 1 --sendfile static/test_script/test_delivery.sh,static/test_script/memtester.elf,static/test_script/stressapptest.elf --bmcip 10.38.165.35 --board_type Mt.Snow --board Mt.Snow_217 --test_cfg delivery_mem_test.cfg --wait 0 --sys_log logs/217/Mt.Snow_217_210428_174046.log --test_cfg delivery_mem_test.cfg --nv_scan SI_SOC_VMARGIN[0.-38.37],SI_DDR_VMARGIN[0.-60.60]  </a></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 1</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_1_210428_174047.txt'>210428_174047</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_FAIL_SIGNAL [PASS] [[pass 0/1/27] [fail 1/1/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 2</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_2_210428_222023.txt'>210428_222023</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-red' style='white-space: pre-line' >TEST_FAIL [FAIL] [[pass 0/2/27] [fail 2/2/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 3</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_3_210428_222326.txt'>210428_222326</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 1/3/27] [fail 2/3/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 4</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_4_210428_225617.txt'>210428_225617</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 2/4/27] [fail 2/4/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 5</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_5_210428_232906.txt'>210428_232906</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 3/5/27] [fail 2/5/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 6</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_6_210429_000150.txt'>210429_000150</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 4/6/27] [fail 2/6/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 7</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_7_210429_003435.txt'>210429_003435</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 5/7/27] [fail 2/7/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 8</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_8_210429_010732.txt'>210429_010732</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 6/8/27] [fail 2/8/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 9</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_9_210429_014023.txt'>210429_014023</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x25] loop[1]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_FAIL [LOGIN PASSWORD] [[pass 6/9/27] [fail 3/9/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 10</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_10_210429_014811.txt'>210429_014811</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_FAIL [LOGIN PASSWORD] [[pass 6/10/27] [fail 4/10/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 11</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_11_210429_015601.txt'>210429_015601</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 7/11/27] [fail 4/11/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 12</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_12_210429_022858.txt'>210429_022858</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 8/12/27] [fail 4/12/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 13</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_13_210429_030152.txt'>210429_030152</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 9/13/27] [fail 4/13/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 14</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_14_210429_033445.txt'>210429_033445</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 10/14/27] [fail 4/14/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 15</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_15_210429_040735.txt'>210429_040735</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 11/15/27] [fail 4/15/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 16</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_16_210429_044024.txt'>210429_044024</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 12/16/27] [fail 4/16/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 17</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_17_210429_051320.txt'>210429_051320</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 13/17/27] [fail 4/17/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 18</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_18_210429_054617.txt'>210429_054617</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x25] loop[2]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 14/18/27] [fail 4/18/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 19</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_19_210429_061918.txt'>210429_061918</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_FAIL [LOGIN PASSWORD] [[pass 14/19/27] [fail 5/19/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 20</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_20_210429_062708.txt'>210429_062708</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 15/20/27] [fail 5/20/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 21</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_21_210429_070031.txt'>210429_070031</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x0] SI_SOC_VMARGIN[0x25] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 16/21/27] [fail 5/21/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 22</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_22_210429_073329.txt'>210429_073329</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 17/22/27] [fail 5/22/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 23</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_23_210429_080653.txt'>210429_080653</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 18/23/27] [fail 5/23/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 24</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_24_210429_083947.txt'>210429_083947</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >201221_16GB_3200_SECDED_ECC_1P_1DPC_1_1xDIMM_16GB_M393A2K43DB3-CWE</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0xFFFFFFC4] SI_SOC_VMARGIN[0x25] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 19/24/27] [fail 5/24/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 25</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_25_210429_091247.txt'>210429_091247</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0x0] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 20/25/27] [fail 5/25/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 26</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_26_210429_094543.txt'>210429_094543</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >SOC_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >1_80</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' > SI_DDR_VMARGIN[0x3C] SI_SOC_VMARGIN[0xFFFFFFDA] loop[3]</a>    <a class='w3-col m9 show-white-space w3-text-blue' style='white-space: pre-line' >TEST_PASS [PASS] [[pass 21/26/27] [fail 5/26/27]]</a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >CHASSIS POWER ON 27</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' ><a href='/logs/217/Mt.Snow_217_210428_174046/Mt.Snow_217_mem_test_delivery_mem_test.cfg_at_27_210429_102213.txt'>210429_102213</a></a></div></div></div><div class='w3-panel w3-border-left w3-border-blue'><div class='w3-container'> <div class='w3-light-blue'> <br> </div><div class='w3-row '>    <a class='w3-col m3 show-white-space' style='white-space: pre-line' >DDR_INFO</a>    <a class='w3-col m9 show-white-space ' style='white-space: pre-line' >16GB_3200_SECDED_ECC_0</a></div></div></div>