<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Reset and Clock Control Register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Reset and Clock Control Register<div class="ingroups"><a class="el" href="group__STM32G0xx__defines.html">STM32G0xx Defines</a> &raquo; <a class="el" href="group__rcc__defines.html">RCC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Reset and Clock Control Register:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__registers.png" border="0" usemap="#agroup____rcc____registers" alt=""/></div>
<map name="agroup____rcc____registers" id="agroup____rcc____registers">
<area shape="rect" href="group__rcc__defines.html" title="Defined Constants and Types for the STM32G0xx Reset and Clock Control" alt="" coords="5,13,108,38"/>
<area shape="rect" title=" " alt="" coords="156,5,335,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga36ef3978721517e6a8493213d531133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga87ecbbce21dd0f5382b179f43cfc122d">RCC_CIER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4655433de1d0ce076c990d59923c0f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga4655433de1d0ce076c990d59923c0f02">RCC_CIFR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:ga4655433de1d0ce076c990d59923c0f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3183214298f7807a45106697f39c26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3183214298f7807a45106697f39c26d6">RCC_CICR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:ga3183214298f7807a45106697f39c26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703d6b49eb63290b362997bbc2243cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:ga703d6b49eb63290b362997bbc2243cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575c5a6430716738e24ea4fce8d942d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga575c5a6430716738e24ea4fce8d942d6">RCC_IOPRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>)</td></tr>
<tr class="separator:ga575c5a6430716738e24ea4fce8d942d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0367753e8684598b702379ec4de580fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:ga0367753e8684598b702379ec4de580fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2cfda178ca761a97613021733630e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:ga9e2cfda178ca761a97613021733630e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d3de7bc334a829b6869ad30d467927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga28d3de7bc334a829b6869ad30d467927">RCC_APBRSTR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>)</td></tr>
<tr class="separator:ga28d3de7bc334a829b6869ad30d467927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf92e153d83c225524e5db51c2283731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gadf92e153d83c225524e5db51c2283731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86216eff7f674131fd3997c1e651596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga86216eff7f674131fd3997c1e651596d">RCC_APBRSTR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>)</td></tr>
<tr class="separator:ga86216eff7f674131fd3997c1e651596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb28730ac7976b62103c9ffd9e5d0337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:gaeb28730ac7976b62103c9ffd9e5d0337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc79ce7b014539aa551c19f150676db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaefc79ce7b014539aa551c19f150676db">RCC_IOPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>)</td></tr>
<tr class="separator:gaefc79ce7b014539aa551c19f150676db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bfd6e064baafeed32dcaff3c2994f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga96bfd6e064baafeed32dcaff3c2994f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff8b4032bd27427245583a3968aaed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>&#160;&#160;&#160;0x3c</td></tr>
<tr class="separator:gadff8b4032bd27427245583a3968aaed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac68955550c4b33aef74d00063ba0ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaac68955550c4b33aef74d00063ba0ef6">RCC_APBENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>)</td></tr>
<tr class="separator:gaac68955550c4b33aef74d00063ba0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1a26fdffeacf305aa3d25df29a7f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga8d1a26fdffeacf305aa3d25df29a7f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec83e656418f0f08464d96283474e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga5ec83e656418f0f08464d96283474e3b">RCC_APBENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>)</td></tr>
<tr class="separator:ga5ec83e656418f0f08464d96283474e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27afe4d17c55e154cc34f190cf50f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:gac27afe4d17c55e154cc34f190cf50f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66946079bc3d2f185d20bba376a87dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga66946079bc3d2f185d20bba376a87dc1">RCC_IOPSMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>)</td></tr>
<tr class="separator:ga66946079bc3d2f185d20bba376a87dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b5b5d8f9c6322781c2baaa5516966d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:ga96b5b5d8f9c6322781c2baaa5516966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f2dd703c954bf332768e4e68c89ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gae2f2dd703c954bf332768e4e68c89ffe">RCC_AHBSMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>)</td></tr>
<tr class="separator:gae2f2dd703c954bf332768e4e68c89ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494d7ee62832e026b1588a352b90e203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="separator:ga494d7ee62832e026b1588a352b90e203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6023a702f14ffd8012875a53bf00b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gadd6023a702f14ffd8012875a53bf00b8">RCC_APBSMENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>)</td></tr>
<tr class="separator:gadd6023a702f14ffd8012875a53bf00b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc87ee2e95f4d8052aeefe4f7e2886c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga2bc87ee2e95f4d8052aeefe4f7e2886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf404cb6299b2e4b3065d75e99582b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaf404cb6299b2e4b3065d75e99582b9bc">RCC_APBSMENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>)</td></tr>
<tr class="separator:gaf404cb6299b2e4b3065d75e99582b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b61daf8c755ef0342861012001c695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga55b61daf8c755ef0342861012001c695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x5c)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac80336b2b7c3c43e36370c84ab122b1f" name="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80336b2b7c3c43e36370c84ab122b1f">&#9670;&nbsp;</a></span>RCC_AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00056">56</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96bfd6e064baafeed32dcaff3c2994f7" name="ga96bfd6e064baafeed32dcaff3c2994f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bfd6e064baafeed32dcaff3c2994f7">&#9670;&nbsp;</a></span>RCC_AHBENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gad97b07e757b67cb8711ca5d20ea8ad3e" name="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97b07e757b67cb8711ca5d20ea8ad3e">&#9670;&nbsp;</a></span>RCC_AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00048">48</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0367753e8684598b702379ec4de580fc" name="ga0367753e8684598b702379ec4de580fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0367753e8684598b702379ec4de580fc">&#9670;&nbsp;</a></span>RCC_AHBRSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00047">47</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gae2f2dd703c954bf332768e4e68c89ffe" name="gae2f2dd703c954bf332768e4e68c89ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f2dd703c954bf332768e4e68c89ffe">&#9670;&nbsp;</a></span>RCC_AHBSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBSMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00064">64</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96b5b5d8f9c6322781c2baaa5516966d" name="ga96b5b5d8f9c6322781c2baaa5516966d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b5b5d8f9c6322781c2baaa5516966d">&#9670;&nbsp;</a></span>RCC_AHBSMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBSMENR_OFFSET&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00063">63</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaac68955550c4b33aef74d00063ba0ef6" name="gaac68955550c4b33aef74d00063ba0ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac68955550c4b33aef74d00063ba0ef6">&#9670;&nbsp;</a></span>RCC_APBENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00058">58</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadff8b4032bd27427245583a3968aaed9" name="gadff8b4032bd27427245583a3968aaed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff8b4032bd27427245583a3968aaed9">&#9670;&nbsp;</a></span>RCC_APBENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR1_OFFSET&#160;&#160;&#160;0x3c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5ec83e656418f0f08464d96283474e3b" name="ga5ec83e656418f0f08464d96283474e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec83e656418f0f08464d96283474e3b">&#9670;&nbsp;</a></span>RCC_APBENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00060">60</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8d1a26fdffeacf305aa3d25df29a7f12" name="ga8d1a26fdffeacf305aa3d25df29a7f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1a26fdffeacf305aa3d25df29a7f12">&#9670;&nbsp;</a></span>RCC_APBENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR2_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga28d3de7bc334a829b6869ad30d467927" name="ga28d3de7bc334a829b6869ad30d467927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d3de7bc334a829b6869ad30d467927">&#9670;&nbsp;</a></span>RCC_APBRSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00050">50</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9e2cfda178ca761a97613021733630e3" name="ga9e2cfda178ca761a97613021733630e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2cfda178ca761a97613021733630e3">&#9670;&nbsp;</a></span>RCC_APBRSTR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR1_OFFSET&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00049">49</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga86216eff7f674131fd3997c1e651596d" name="ga86216eff7f674131fd3997c1e651596d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86216eff7f674131fd3997c1e651596d">&#9670;&nbsp;</a></span>RCC_APBRSTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00052">52</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadf92e153d83c225524e5db51c2283731" name="gadf92e153d83c225524e5db51c2283731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf92e153d83c225524e5db51c2283731">&#9670;&nbsp;</a></span>RCC_APBRSTR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR2_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00051">51</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadd6023a702f14ffd8012875a53bf00b8" name="gadd6023a702f14ffd8012875a53bf00b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6023a702f14ffd8012875a53bf00b8">&#9670;&nbsp;</a></span>RCC_APBSMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00066">66</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga494d7ee62832e026b1588a352b90e203" name="ga494d7ee62832e026b1588a352b90e203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494d7ee62832e026b1588a352b90e203">&#9670;&nbsp;</a></span>RCC_APBSMENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR1_OFFSET&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00065">65</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf404cb6299b2e4b3065d75e99582b9bc" name="gaf404cb6299b2e4b3065d75e99582b9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf404cb6299b2e4b3065d75e99582b9bc">&#9670;&nbsp;</a></span>RCC_APBSMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00068">68</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2bc87ee2e95f4d8052aeefe4f7e2886c" name="ga2bc87ee2e95f4d8052aeefe4f7e2886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bc87ee2e95f4d8052aeefe4f7e2886c">&#9670;&nbsp;</a></span>RCC_APBSMENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR2_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00067">67</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438" name="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x5c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00070">70</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga55b61daf8c755ef0342861012001c695" name="ga55b61daf8c755ef0342861012001c695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b61daf8c755ef0342861012001c695">&#9670;&nbsp;</a></span>RCC_CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00069">69</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998" name="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00040">40</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3183214298f7807a45106697f39c26d6" name="ga3183214298f7807a45106697f39c26d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3183214298f7807a45106697f39c26d6">&#9670;&nbsp;</a></span>RCC_CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00044">44</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga87ecbbce21dd0f5382b179f43cfc122d" name="ga87ecbbce21dd0f5382b179f43cfc122d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ecbbce21dd0f5382b179f43cfc122d">&#9670;&nbsp;</a></span>RCC_CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00042">42</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4655433de1d0ce076c990d59923c0f02" name="ga4655433de1d0ce076c990d59923c0f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4655433de1d0ce076c990d59923c0f02">&#9670;&nbsp;</a></span>RCC_CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00043">43</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052" name="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00038">38</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec" name="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00071">71</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga36ef3978721517e6a8493213d531133c" name="ga36ef3978721517e6a8493213d531133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ef3978721517e6a8493213d531133c">&#9670;&nbsp;</a></span>RCC_ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00039">39</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaefc79ce7b014539aa551c19f150676db" name="gaefc79ce7b014539aa551c19f150676db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc79ce7b014539aa551c19f150676db">&#9670;&nbsp;</a></span>RCC_IOPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00054">54</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaeb28730ac7976b62103c9ffd9e5d0337" name="gaeb28730ac7976b62103c9ffd9e5d0337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb28730ac7976b62103c9ffd9e5d0337">&#9670;&nbsp;</a></span>RCC_IOPENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPENR_OFFSET&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00053">53</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga575c5a6430716738e24ea4fce8d942d6" name="ga575c5a6430716738e24ea4fce8d942d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga575c5a6430716738e24ea4fce8d942d6">&#9670;&nbsp;</a></span>RCC_IOPRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00046">46</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga703d6b49eb63290b362997bbc2243cbc" name="ga703d6b49eb63290b362997bbc2243cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703d6b49eb63290b362997bbc2243cbc">&#9670;&nbsp;</a></span>RCC_IOPRSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPRSTR_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00045">45</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga66946079bc3d2f185d20bba376a87dc1" name="ga66946079bc3d2f185d20bba376a87dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66946079bc3d2f185d20bba376a87dc1">&#9670;&nbsp;</a></span>RCC_IOPSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPSMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00062">62</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac27afe4d17c55e154cc34f190cf50f02" name="gac27afe4d17c55e154cc34f190cf50f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac27afe4d17c55e154cc34f190cf50f02">&#9670;&nbsp;</a></span>RCC_IOPSMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPSMENR_OFFSET&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00061">61</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga838793cbec63d7be4f2ec76c8f605de0" name="ga838793cbec63d7be4f2ec76c8f605de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838793cbec63d7be4f2ec76c8f605de0">&#9670;&nbsp;</a></span>RCC_PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00041">41</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:17 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
