
Polytech_TIS_TP3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000468  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800062c  08000634  00010634  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800062c  0800062c  0001062c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000630  08000630  00010630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010634  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000634  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000634  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010634  2**0
                  CONTENTS, READONLY
  9 .debug_info   00001548  00000000  00000000  00010664  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000079f  00000000  00000000  00011bac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000218  00000000  00000000  00012350  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000180  00000000  00000000  00012568  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001081  00000000  00000000  000126e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000799  00000000  00000000  00013769  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00013f02  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000528  00000000  00000000  00013f80  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000144a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000614 	.word	0x08000614

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000614 	.word	0x08000614

08000204 <InitAdc>:
//	Description   : This function configure ADC1 and ADC2 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitAdc(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	ADC->CCR = 0x00030000;		/*OK: ADCCLK / 8 (prescaler) - ADC1 & 2 are independant*/
 8000208:	4b03      	ldr	r3, [pc, #12]	; (8000218 <InitAdc+0x14>)
 800020a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800020e:	605a      	str	r2, [r3, #4]

	Adc_1_Init();
 8000210:	f000 f804 	bl	800021c <Adc_1_Init>
}
 8000214:	bf00      	nop
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40012300 	.word	0x40012300

0800021c <Adc_1_Init>:
//	Description   : This function configure the channel 0 of ADC1 to get the pressure
// Parameters	  : None
// Retval         : None
/********************************************************************************/
static void Adc_1_Init(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
	ADC1->SQR3 = 0x00000000;	/* 1 conversion of channel 0*/
 8000220:	4b08      	ldr	r3, [pc, #32]	; (8000244 <Adc_1_Init+0x28>)
 8000222:	2200      	movs	r2, #0
 8000224:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->SMPR2 = 0x00000003;	/*56 clock cycles sampling of channel 0*/
 8000226:	4b07      	ldr	r3, [pc, #28]	; (8000244 <Adc_1_Init+0x28>)
 8000228:	2203      	movs	r2, #3
 800022a:	611a      	str	r2, [r3, #16]

	ADC1->CR1 = 0x00000000;		/*resolution = 12 bits + pas d'interruptions*/
 800022c:	4b05      	ldr	r3, [pc, #20]	; (8000244 <Adc_1_Init+0x28>)
 800022e:	2200      	movs	r2, #0
 8000230:	605a      	str	r2, [r3, #4]

	ADC1->CR2 = 0x00000001;		/*enable ADC + pas de trigger + single conversion*/
 8000232:	4b04      	ldr	r3, [pc, #16]	; (8000244 <Adc_1_Init+0x28>)
 8000234:	2201      	movs	r2, #1
 8000236:	609a      	str	r2, [r3, #8]
}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40012000 	.word	0x40012000

08000248 <ClockConfiguration>:
//					 PCLK2: Set at its maximum value : 50MHz (= SYSCLK / PRESCALER)
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void ClockConfiguration(void)
{
 8000248:	b480      	push	{r7}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
	uint32_t temp;

	//Set Flash latency (wait states) according to CPU frequency HCLK
	FLASH->ACR |= 0x00000003;		//set to 3 wait states 90MHz < HCLK < 120MHz
 800024e:	4a13      	ldr	r2, [pc, #76]	; (800029c <ClockConfiguration+0x54>)
 8000250:	4b12      	ldr	r3, [pc, #72]	; (800029c <ClockConfiguration+0x54>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f043 0303 	orr.w	r3, r3, #3
 8000258:	6013      	str	r3, [r2, #0]

	temp = (FLASH->ACR & 0x0000000F);	//check latency
 800025a:	4b10      	ldr	r3, [pc, #64]	; (800029c <ClockConfiguration+0x54>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f003 030f 	and.w	r3, r3, #15
 8000262:	607b      	str	r3, [r7, #4]
	{
		//OK
	}

	//set PLL configuration
	RCC->PLLCFGR = 0x22001908;
 8000264:	4b0e      	ldr	r3, [pc, #56]	; (80002a0 <ClockConfiguration+0x58>)
 8000266:	4a0f      	ldr	r2, [pc, #60]	; (80002a4 <ClockConfiguration+0x5c>)
 8000268:	605a      	str	r2, [r3, #4]

	//set peripheral clocks prescaler
	RCC->CFGR = (RCC_CFGR_SWS_PLL | RCC_CFGR_SW_PLL); 	//0x0000000A;
 800026a:	4b0d      	ldr	r3, [pc, #52]	; (80002a0 <ClockConfiguration+0x58>)
 800026c:	220a      	movs	r2, #10
 800026e:	609a      	str	r2, [r3, #8]

	//enable PLL clock and HSI
	RCC->CR |= (RCC_CR_PLLON | RCC_CR_HSION);			//0x01000001;
 8000270:	4a0b      	ldr	r2, [pc, #44]	; (80002a0 <ClockConfiguration+0x58>)
 8000272:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <ClockConfiguration+0x58>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6013      	str	r3, [r2, #0]

	//wait for PLL clock ready
	while(!(RCC->CR & RCC_CR_PLLRDY)){;}
 8000280:	bf00      	nop
 8000282:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <ClockConfiguration+0x58>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0f9      	beq.n	8000282 <ClockConfiguration+0x3a>
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	40023c00 	.word	0x40023c00
 80002a0:	40023800 	.word	0x40023800
 80002a4:	22001908 	.word	0x22001908

080002a8 <SetClocks>:
// Description     : Activation of each peripheral's clock used
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void SetClocks(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
	EnablePeripheralClocks();
 80002ac:	f000 f802 	bl	80002b4 <EnablePeripheralClocks>
}
 80002b0:	bf00      	nop
 80002b2:	bd80      	pop	{r7, pc}

080002b4 <EnablePeripheralClocks>:
// Description     : enable peripheral clocks used within application
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
static void EnablePeripheralClocks(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
	//AHB1 clock
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN
 80002b8:	4a09      	ldr	r2, [pc, #36]	; (80002e0 <EnablePeripheralClocks+0x2c>)
 80002ba:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <EnablePeripheralClocks+0x2c>)
 80002bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002be:	f043 0303 	orr.w	r3, r3, #3
 80002c2:	6313      	str	r3, [r2, #48]	; 0x30
					| RCC_AHB1ENR_GPIOBEN);		//enable GPIOA, B

	//APB2 clock
	RCC->APB2ENR |= (RCC_APB2ENR_ADC1EN
 80002c4:	4a06      	ldr	r2, [pc, #24]	; (80002e0 <EnablePeripheralClocks+0x2c>)
 80002c6:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <EnablePeripheralClocks+0x2c>)
 80002c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ca:	f443 43a2 	orr.w	r3, r3, #20736	; 0x5100
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6453      	str	r3, [r2, #68]	; 0x44
					| RCC_APB2ENR_SPI1EN
					| RCC_APB2ENR_TIM1EN
					| RCC_APB2ENR_SYSCFGEN);	//enable ADC1, TIM1, SYSCFG
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40023800 	.word	0x40023800

080002e4 <InitPeripheral>:
// Description     : Configures I/O port of the microcontroller
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void InitPeripheral(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	GPIOA->MODER |= 0x0000A803;
 80002e8:	4a1f      	ldr	r2, [pc, #124]	; (8000368 <InitPeripheral+0x84>)
 80002ea:	4b1f      	ldr	r3, [pc, #124]	; (8000368 <InitPeripheral+0x84>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f443 4328 	orr.w	r3, r3, #43008	; 0xa800
 80002f2:	f043 0303 	orr.w	r3, r3, #3
 80002f6:	6013      	str	r3, [r2, #0]
	/*
		PA15 | 	PA14 | 	PA13 | 	PA12 | 	PA11 | 	PA10 | 	PA9 | 	PA8 | 	PA7 | 	PA6 | 	PA5 |	PA4 | 	PA3 | 	PA2 | 	PA1 | 	PA0
		00		00		00		00		00		00		00		00		10		10		10		00		00		00		00		00
	*/
	GPIOA->AFR[0] |= 0x55500000;
 80002f8:	4a1b      	ldr	r2, [pc, #108]	; (8000368 <InitPeripheral+0x84>)
 80002fa:	4b1b      	ldr	r3, [pc, #108]	; (8000368 <InitPeripheral+0x84>)
 80002fc:	6a1b      	ldr	r3, [r3, #32]
 80002fe:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000302:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000306:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[1] |= 0x00000000;
 8000308:	4a17      	ldr	r2, [pc, #92]	; (8000368 <InitPeripheral+0x84>)
 800030a:	4b17      	ldr	r3, [pc, #92]	; (8000368 <InitPeripheral+0x84>)
 800030c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800030e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->OTYPER |= 0x00000000;
 8000310:	4a15      	ldr	r2, [pc, #84]	; (8000368 <InitPeripheral+0x84>)
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <InitPeripheral+0x84>)
 8000314:	685b      	ldr	r3, [r3, #4]
 8000316:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= 0x00000000;		
 8000318:	4a13      	ldr	r2, [pc, #76]	; (8000368 <InitPeripheral+0x84>)
 800031a:	4b13      	ldr	r3, [pc, #76]	; (8000368 <InitPeripheral+0x84>)
 800031c:	689b      	ldr	r3, [r3, #8]
 800031e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR |= 0x00000000;
 8000320:	4a11      	ldr	r2, [pc, #68]	; (8000368 <InitPeripheral+0x84>)
 8000322:	4b11      	ldr	r3, [pc, #68]	; (8000368 <InitPeripheral+0x84>)
 8000324:	68db      	ldr	r3, [r3, #12]
 8000326:	60d3      	str	r3, [r2, #12]
	
	GPIOB->MODER |= 0x00001000;
 8000328:	4a10      	ldr	r2, [pc, #64]	; (800036c <InitPeripheral+0x88>)
 800032a:	4b10      	ldr	r3, [pc, #64]	; (800036c <InitPeripheral+0x88>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000332:	6013      	str	r3, [r2, #0]
	/* 
		PB15 | 	PB14 | 	PB13 | 	PB12 | 	PB11 | 	PB10 | 	PB9 | 	PB8 | 	PB7 | 	PB6 | 	PB5 |	PB4 | 	PB3 | 	PB2 | 	PB1 | 	PB0
		00		00		00		00		00		00		00		00		00		01		00		00		00		00		00		00
	*/
	GPIOB->AFR[0] |= 0x00000000;
 8000334:	4a0d      	ldr	r2, [pc, #52]	; (800036c <InitPeripheral+0x88>)
 8000336:	4b0d      	ldr	r3, [pc, #52]	; (800036c <InitPeripheral+0x88>)
 8000338:	6a1b      	ldr	r3, [r3, #32]
 800033a:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[1] |= 0x00000000;
 800033c:	4a0b      	ldr	r2, [pc, #44]	; (800036c <InitPeripheral+0x88>)
 800033e:	4b0b      	ldr	r3, [pc, #44]	; (800036c <InitPeripheral+0x88>)
 8000340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000342:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->OTYPER |= 0x00000000;
 8000344:	4a09      	ldr	r2, [pc, #36]	; (800036c <InitPeripheral+0x88>)
 8000346:	4b09      	ldr	r3, [pc, #36]	; (800036c <InitPeripheral+0x88>)
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= 0x00000000;
 800034c:	4a07      	ldr	r2, [pc, #28]	; (800036c <InitPeripheral+0x88>)
 800034e:	4b07      	ldr	r3, [pc, #28]	; (800036c <InitPeripheral+0x88>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR |= 0x00000000;
 8000354:	4a05      	ldr	r2, [pc, #20]	; (800036c <InitPeripheral+0x88>)
 8000356:	4b05      	ldr	r3, [pc, #20]	; (800036c <InitPeripheral+0x88>)
 8000358:	68db      	ldr	r3, [r3, #12]
 800035a:	60d3      	str	r3, [r2, #12]
}
 800035c:	bf00      	nop
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	40020000 	.word	0x40020000
 800036c:	40020400 	.word	0x40020400

08000370 <Spi1_Init>:
// Description     : init spi ports
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1_Init(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
	SPI1->CR1 = 0x0B24;
 8000374:	4b08      	ldr	r3, [pc, #32]	; (8000398 <Spi1_Init+0x28>)
 8000376:	f640 3224 	movw	r2, #2852	; 0xb24
 800037a:	601a      	str	r2, [r3, #0]
	SPI1->CR2 = 0x0000;
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <Spi1_Init+0x28>)
 800037e:	2200      	movs	r2, #0
 8000380:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= 0x0040;		//enable SPI1
 8000382:	4a05      	ldr	r2, [pc, #20]	; (8000398 <Spi1_Init+0x28>)
 8000384:	4b04      	ldr	r3, [pc, #16]	; (8000398 <Spi1_Init+0x28>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800038c:	6013      	str	r3, [r2, #0]
}
 800038e:	bf00      	nop
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr
 8000398:	40013000 	.word	0x40013000

0800039c <Spi1Write>:
// Description     : Write 1 byte on SPI 1 port
// Parameters      : data to be written
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1Write(unsigned int data)
{
 800039c:	b480      	push	{r7}
 800039e:	b085      	sub	sp, #20
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	unsigned int tmp = 0x0000;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
	SPI1->DR = data;				//send data
 80003a8:	4a09      	ldr	r2, [pc, #36]	; (80003d0 <Spi1Write+0x34>)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & SPI_I2S_FLAG_RXNE));// wait RXNE flag à 1
 80003ae:	bf00      	nop
 80003b0:	4b07      	ldr	r3, [pc, #28]	; (80003d0 <Spi1Write+0x34>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	f003 0301 	and.w	r3, r3, #1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d0f9      	beq.n	80003b0 <Spi1Write+0x14>
	tmp = SPI1->DR; // reset RXNE flag
 80003bc:	4b04      	ldr	r3, [pc, #16]	; (80003d0 <Spi1Write+0x34>)
 80003be:	68db      	ldr	r3, [r3, #12]
 80003c0:	60fb      	str	r3, [r7, #12]
}
 80003c2:	bf00      	nop
 80003c4:	3714      	adds	r7, #20
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40013000 	.word	0x40013000

080003d4 <InitTimer_1>:
//	Description   : This function configures Timer 1 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitTimer_1(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
	TIM1->CR1 &= ~0x0001;	/*disable Timer 1*/
 80003d8:	4a0b      	ldr	r2, [pc, #44]	; (8000408 <InitTimer_1+0x34>)
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <InitTimer_1+0x34>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f023 0301 	bic.w	r3, r3, #1
 80003e2:	6013      	str	r3, [r2, #0]

	TIM1->PSC = 9999;		/*10 KHz*/
 80003e4:	4b08      	ldr	r3, [pc, #32]	; (8000408 <InitTimer_1+0x34>)
 80003e6:	f242 720f 	movw	r2, #9999	; 0x270f
 80003ea:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 10;
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <InitTimer_1+0x34>)
 80003ee:	220a      	movs	r2, #10
 80003f0:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CR1 = 0x0000;		/*set CR1*/
 80003f2:	4b05      	ldr	r3, [pc, #20]	; (8000408 <InitTimer_1+0x34>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	601a      	str	r2, [r3, #0]
	TIM1->CR2 = 0x0000;		/*trigger output*/
 80003f8:	4b03      	ldr	r3, [pc, #12]	; (8000408 <InitTimer_1+0x34>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	605a      	str	r2, [r3, #4]
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr
 8000408:	40010000 	.word	0x40010000

0800040c <Drive_CS_pin>:



//---------------------------------------------------------------------------------------
static void Drive_CS_pin(char value)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	71fb      	strb	r3, [r7, #7]

	if(value == LOW)
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d106      	bne.n	800042a <Drive_CS_pin+0x1e>
	{
		GPIOB->ODR &= ~BIT6_MASK;
 800041c:	4a09      	ldr	r2, [pc, #36]	; (8000444 <Drive_CS_pin+0x38>)
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <Drive_CS_pin+0x38>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000426:	6153      	str	r3, [r2, #20]
	}
	else
	{
		GPIOB->ODR |= BIT6_MASK;
	}
}
 8000428:	e005      	b.n	8000436 <Drive_CS_pin+0x2a>
		GPIOB->ODR |= BIT6_MASK;
 800042a:	4a06      	ldr	r2, [pc, #24]	; (8000444 <Drive_CS_pin+0x38>)
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <Drive_CS_pin+0x38>)
 800042e:	695b      	ldr	r3, [r3, #20]
 8000430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000434:	6153      	str	r3, [r2, #20]
}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40020400 	.word	0x40020400

08000448 <WriteToDAC>:

//----------------------------------------------------------------------------------------
void WriteToDAC(unsigned int value)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	//drive CS/ low
	while(!(SPI1->SR & SPI_I2S_FLAG_TXE));// wait TXE flag à 1
 8000450:	bf00      	nop
 8000452:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <WriteToDAC+0x38>)
 8000454:	689b      	ldr	r3, [r3, #8]
 8000456:	f003 0302 	and.w	r3, r3, #2
 800045a:	2b00      	cmp	r3, #0
 800045c:	d0f9      	beq.n	8000452 <WriteToDAC+0xa>
	Drive_CS_pin(LOW);
 800045e:	2000      	movs	r0, #0
 8000460:	f7ff ffd4 	bl	800040c <Drive_CS_pin>

	//Timer_t1ms(1);

	value |= CONFIG_BITS_PORTA;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800046a:	607b      	str	r3, [r7, #4]

	//write to SPI MOSI
	Spi1Write(value);
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f7ff ff95 	bl	800039c <Spi1Write>

	//Timer_t1ms(1);

	//drive CS/ high
	Drive_CS_pin(HIGH);
 8000472:	2001      	movs	r0, #1
 8000474:	f7ff ffca 	bl	800040c <Drive_CS_pin>

	//Timer_t1ms(5);
}
 8000478:	bf00      	nop
 800047a:	3708      	adds	r7, #8
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	40013000 	.word	0x40013000

08000484 <main>:
unsigned int adc_value;
unsigned int inter_value;

/*************************** CODE **********************************************************************/
int main(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	//Init clock and flash
	SystemInit();
 8000488:	f000 f86a 	bl	8000560 <SystemInit>

	// Setting the clock's source and setting the prescaler of HCLK, PCLK1 & PCLK2
	ClockConfiguration();
 800048c:	f7ff fedc 	bl	8000248 <ClockConfiguration>

	SetClocks(); 			// set peripherals clocks
 8000490:	f7ff ff0a 	bl	80002a8 <SetClocks>

	InitPeripheral();		// Init peripheral I/O's
 8000494:	f7ff ff26 	bl	80002e4 <InitPeripheral>

	InitAdc();				//init ADC configuration
 8000498:	f7ff feb4 	bl	8000204 <InitAdc>

	InitTimer_1();			//init timer 1
 800049c:	f7ff ff9a 	bl	80003d4 <InitTimer_1>


	Spi1_Init();			//init SPI mode
 80004a0:	f7ff ff66 	bl	8000370 <Spi1_Init>

	for(;;)
	{
		WriteToDAC(0x7FF);
 80004a4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80004a8:	f7ff ffce 	bl	8000448 <WriteToDAC>
 80004ac:	e7fa      	b.n	80004a4 <main+0x20>
	...

080004b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80004b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80004b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80004b6:	e003      	b.n	80004c0 <LoopCopyDataInit>

080004b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80004b8:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80004ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80004bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80004be:	3104      	adds	r1, #4

080004c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80004c0:	480b      	ldr	r0, [pc, #44]	; (80004f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80004c2:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80004c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80004c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80004c8:	d3f6      	bcc.n	80004b8 <CopyDataInit>
  ldr  r2, =_sbss
 80004ca:	4a0b      	ldr	r2, [pc, #44]	; (80004f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80004cc:	e002      	b.n	80004d4 <LoopFillZerobss>

080004ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80004ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80004d0:	f842 3b04 	str.w	r3, [r2], #4

080004d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80004d4:	4b09      	ldr	r3, [pc, #36]	; (80004fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80004d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80004d8:	d3f9      	bcc.n	80004ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80004da:	f000 f841 	bl	8000560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004de:	f000 f875 	bl	80005cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004e2:	f7ff ffcf 	bl	8000484 <main>
  bx  lr    
 80004e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80004e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80004ec:	08000634 	.word	0x08000634
  ldr  r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80004f4:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80004f8:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80004fc:	2000001c 	.word	0x2000001c

08000500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000500:	e7fe      	b.n	8000500 <ADC_IRQHandler>

08000502 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0
}
 8000506:	bf00      	nop
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000514:	e7fe      	b.n	8000514 <HardFault_Handler+0x4>

08000516 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800051a:	e7fe      	b.n	800051a <MemManage_Handler+0x4>

0800051c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000520:	e7fe      	b.n	8000520 <BusFault_Handler+0x4>

08000522 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000522:	b480      	push	{r7}
 8000524:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000526:	e7fe      	b.n	8000526 <UsageFault_Handler+0x4>

08000528 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr

08000536 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000536:	b480      	push	{r7}
 8000538:	af00      	add	r7, sp, #0
}
 800053a:	bf00      	nop
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr

08000552 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
	//HAL_IncTick();

}
 8000556:	bf00      	nop
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000564:	4a16      	ldr	r2, [pc, #88]	; (80005c0 <SystemInit+0x60>)
 8000566:	4b16      	ldr	r3, [pc, #88]	; (80005c0 <SystemInit+0x60>)
 8000568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800056c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000570:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000574:	4a13      	ldr	r2, [pc, #76]	; (80005c4 <SystemInit+0x64>)
 8000576:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <SystemInit+0x64>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	f043 0301 	orr.w	r3, r3, #1
 800057e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000580:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <SystemInit+0x64>)
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000586:	4a0f      	ldr	r2, [pc, #60]	; (80005c4 <SystemInit+0x64>)
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <SystemInit+0x64>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000594:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000596:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <SystemInit+0x64>)
 8000598:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <SystemInit+0x68>)
 800059a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800059c:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <SystemInit+0x64>)
 800059e:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <SystemInit+0x64>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <SystemInit+0x64>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005ae:	4b04      	ldr	r3, [pc, #16]	; (80005c0 <SystemInit+0x60>)
 80005b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005b4:	609a      	str	r2, [r3, #8]
#endif
}
 80005b6:	bf00      	nop
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000ed00 	.word	0xe000ed00
 80005c4:	40023800 	.word	0x40023800
 80005c8:	24003010 	.word	0x24003010

080005cc <__libc_init_array>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	4e0d      	ldr	r6, [pc, #52]	; (8000604 <__libc_init_array+0x38>)
 80005d0:	4c0d      	ldr	r4, [pc, #52]	; (8000608 <__libc_init_array+0x3c>)
 80005d2:	1ba4      	subs	r4, r4, r6
 80005d4:	10a4      	asrs	r4, r4, #2
 80005d6:	2500      	movs	r5, #0
 80005d8:	42a5      	cmp	r5, r4
 80005da:	d109      	bne.n	80005f0 <__libc_init_array+0x24>
 80005dc:	4e0b      	ldr	r6, [pc, #44]	; (800060c <__libc_init_array+0x40>)
 80005de:	4c0c      	ldr	r4, [pc, #48]	; (8000610 <__libc_init_array+0x44>)
 80005e0:	f000 f818 	bl	8000614 <_init>
 80005e4:	1ba4      	subs	r4, r4, r6
 80005e6:	10a4      	asrs	r4, r4, #2
 80005e8:	2500      	movs	r5, #0
 80005ea:	42a5      	cmp	r5, r4
 80005ec:	d105      	bne.n	80005fa <__libc_init_array+0x2e>
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80005f4:	4798      	blx	r3
 80005f6:	3501      	adds	r5, #1
 80005f8:	e7ee      	b.n	80005d8 <__libc_init_array+0xc>
 80005fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80005fe:	4798      	blx	r3
 8000600:	3501      	adds	r5, #1
 8000602:	e7f2      	b.n	80005ea <__libc_init_array+0x1e>
 8000604:	0800062c 	.word	0x0800062c
 8000608:	0800062c 	.word	0x0800062c
 800060c:	0800062c 	.word	0x0800062c
 8000610:	08000630 	.word	0x08000630

08000614 <_init>:
 8000614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000616:	bf00      	nop
 8000618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800061a:	bc08      	pop	{r3}
 800061c:	469e      	mov	lr, r3
 800061e:	4770      	bx	lr

08000620 <_fini>:
 8000620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000622:	bf00      	nop
 8000624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000626:	bc08      	pop	{r3}
 8000628:	469e      	mov	lr, r3
 800062a:	4770      	bx	lr
