 
****************************************
Report : area
Design : fx_mac
Version: V-2023.12-SP5-3
Date   : Sat Aug 16 15:41:30 2025
****************************************

Library(s) Used:

    C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C (File: /tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/PR/C28SOI_SC_8_PR_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C.db)
    C28SOI_SC_8_CLK_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm (File: /tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CLK/C28SOI_SC_8_CLK_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db)
    C28SOI_SC_8_CORE_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm (File: /tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORE/C28SOI_SC_8_CORE_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db)
    C28SOI_SC_8_CORESPL_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm (File: /tool/PDK/samsung/LN28FDS_202408/SC/ln28fds_sc_8t_rvt_mainstream_V1.02ae/FE-Common/LIBERTY/CORESPL/C28SOI_SC_8_CORESPL_LR_ss28_0.90V_0.00V_0.90V_0.00V_125C_sadhm.db)

Number of ports:                           40
Number of nets:                           498
Number of cells:                          425
Number of combinational cells:            362
Number of sequential cells:                60
Number of macros/black boxes:               0
Number of buf/inv:                         39
Number of references:                      40

Combinational area:                245.452806
Buf/Inv area:                        8.486400
Noncombinational area:             135.129603
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   380.582409
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  -----------------------------
fx_mac                             380.5824    100.0  245.4528   130.2336  0.0000  fx_mac
clk_gate_counter_reg                 1.6320      0.4    0.0000     1.6320  0.0000  SNPS_CLOCK_GATE_HIGH_fx_mac_5
clk_gate_ml                          1.6320      0.4    0.0000     1.6320  0.0000  SNPS_CLOCK_GATE_HIGH_fx_mac_3
clk_gate_vld_o_tmp_reg               1.6320      0.4    0.0000     1.6320  0.0000  SNPS_CLOCK_GATE_HIGH_fx_mac_4
--------------------------------  ---------  -------  --------  ---------  ------  -----------------------------
Total                                                 245.4528   135.1296  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_28J1_122_7206     str      1   122.2251     32.1%
  DW01_add            apparch      2    41.7632     11.0%
  DW01_inc            apparch      3    16.4534      4.3%
  DW_cmp              apparch      1     0.3264      0.1%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   122.2251     32.1%
  Total:                           7   180.7680     47.5%

Subtotal of datapath(DP_OP) cell area:  122.2251  32.1%  (estimated)
Total synthetic cell area:              180.7680  47.5%  (estimated)

1
