// Seed: 2317546521
program module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = -1;
  always
    if (1) id_3 = 1;
    else id_2 = id_1;
  wire id_4;
endmodule
module module_1;
  reg id_1;
  assign id_2 = 1'b0;
  always id_1 <= 1;
  assign id_1 = 1'b0 - 1;
  for (id_3 = id_3; -1; id_1 = id_3) assign id_2 = -1;
  assign id_1 = 1 ? id_3 : id_1;
  module_0 modCall_1 (id_2);
  reg id_4, id_5, id_6;
  assign id_5 = this;
  genvar id_7;
  wire id_8;
  always id_5 <= (1);
endmodule
