#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564b7dc746c0 .scope module, "test_timer" "test_timer" 2 3;
 .timescale -9 -12;
v0x564b7dc9d830_0 .var "clk", 0 0;
v0x564b7dc9d8f0_0 .var "clrn", 0 0;
v0x564b7dc9da40_0 .var "data", 3 0;
v0x564b7dc9db10_0 .var "en", 0 0;
v0x564b7dc9dbb0_0 .var "loadn", 0 0;
v0x564b7dc9dce0_0 .net "mins", 3 0, v0x564b7dc9b3e0_0;  1 drivers
v0x564b7dc9dd80_0 .net "sec_ones", 3 0, v0x564b7dc9bdc0_0;  1 drivers
v0x564b7dc9de40_0 .net "sec_tens", 3 0, v0x564b7dc9c870_0;  1 drivers
v0x564b7dc9df00_0 .net "zero", 0 0, L_0x564b7dc9e0f0;  1 drivers
S_0x564b7dc74840 .scope module, "uut" "timer" 2 16, 3 1 0, S_0x564b7dc746c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "sec_ones"
    .port_info 6 /OUTPUT 4 "sec_tens"
    .port_info 7 /OUTPUT 4 "mins"
    .port_info 8 /OUTPUT 1 "zero"
L_0x564b7dc9e030 .functor AND 1, v0x564b7dc9b580_0, v0x564b7dc9bf40_0, C4<1>, C4<1>;
L_0x564b7dc9e0f0 .functor AND 1, L_0x564b7dc9e030, v0x564b7dc9c9b0_0, C4<1>, C4<1>;
v0x564b7dc9cb40_0 .net *"_s0", 0 0, L_0x564b7dc9e030;  1 drivers
v0x564b7dc9cc40_0 .net "clk", 0 0, v0x564b7dc9d830_0;  1 drivers
v0x564b7dc9cd00_0 .net "clrn", 0 0, v0x564b7dc9d8f0_0;  1 drivers
v0x564b7dc9cdd0_0 .net "data", 3 0, v0x564b7dc9da40_0;  1 drivers
v0x564b7dc9cea0_0 .net "en", 0 0, v0x564b7dc9db10_0;  1 drivers
v0x564b7dc9cf40_0 .net "loadn", 0 0, v0x564b7dc9dbb0_0;  1 drivers
v0x564b7dc9cfe0_0 .net "mins", 3 0, v0x564b7dc9b3e0_0;  alias, 1 drivers
v0x564b7dc9d0b0_0 .net "sec_ones", 3 0, v0x564b7dc9bdc0_0;  alias, 1 drivers
v0x564b7dc9d1a0_0 .net "sec_tens", 3 0, v0x564b7dc9c870_0;  alias, 1 drivers
v0x564b7dc9d240_0 .net "tc_mins", 0 0, v0x564b7dc9b4c0_0;  1 drivers
v0x564b7dc9d2e0_0 .net "tc_ones", 0 0, v0x564b7dc9be80_0;  1 drivers
v0x564b7dc9d3d0_0 .net "tc_tens", 0 0, v0x564b7dc9c910_0;  1 drivers
v0x564b7dc9d4c0_0 .net "zero", 0 0, L_0x564b7dc9e0f0;  alias, 1 drivers
v0x564b7dc9d560_0 .net "zero_mins", 0 0, v0x564b7dc9b580_0;  1 drivers
v0x564b7dc9d600_0 .net "zero_ones", 0 0, v0x564b7dc9bf40_0;  1 drivers
v0x564b7dc9d6a0_0 .net "zero_tens", 0 0, v0x564b7dc9c9b0_0;  1 drivers
S_0x564b7dc7d2c0 .scope module, "mins_module" "mod10" 3 13, 4 5 0, S_0x564b7dc74840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
v0x564b7dc65c90_0 .net "clk", 0 0, v0x564b7dc9d830_0;  alias, 1 drivers
v0x564b7dc65d90_0 .net "clrn", 0 0, v0x564b7dc9d8f0_0;  alias, 1 drivers
v0x564b7dc63fc0_0 .net "data", 3 0, v0x564b7dc9c870_0;  alias, 1 drivers
v0x564b7dc640c0_0 .net "en", 0 0, v0x564b7dc9c910_0;  alias, 1 drivers
v0x564b7dc9b2d0_0 .net "loadn", 0 0, v0x564b7dc9dbb0_0;  alias, 1 drivers
v0x564b7dc9b3e0_0 .var "out", 3 0;
v0x564b7dc9b4c0_0 .var "tc", 0 0;
v0x564b7dc9b580_0 .var "zero", 0 0;
E_0x564b7dc70980/0 .event negedge, v0x564b7dc65d90_0;
E_0x564b7dc70980/1 .event posedge, v0x564b7dc65c90_0;
E_0x564b7dc70980 .event/or E_0x564b7dc70980/0, E_0x564b7dc70980/1;
S_0x564b7dc9b790 .scope module, "sec_ones_module" "mod10" 3 11, 4 5 0, S_0x564b7dc74840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
v0x564b7dc9ba50_0 .net "clk", 0 0, v0x564b7dc9d830_0;  alias, 1 drivers
v0x564b7dc9baf0_0 .net "clrn", 0 0, v0x564b7dc9d8f0_0;  alias, 1 drivers
v0x564b7dc9bb90_0 .net "data", 3 0, v0x564b7dc9da40_0;  alias, 1 drivers
v0x564b7dc9bc30_0 .net "en", 0 0, v0x564b7dc9db10_0;  alias, 1 drivers
v0x564b7dc9bcd0_0 .net "loadn", 0 0, v0x564b7dc9dbb0_0;  alias, 1 drivers
v0x564b7dc9bdc0_0 .var "out", 3 0;
v0x564b7dc9be80_0 .var "tc", 0 0;
v0x564b7dc9bf40_0 .var "zero", 0 0;
S_0x564b7dc9c150 .scope module, "sec_tens_module" "mod6" 3 12, 5 1 0, S_0x564b7dc74840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /OUTPUT 1 "tc"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 4 "data"
    .port_info 4 /INPUT 1 "loadn"
    .port_info 5 /INPUT 1 "clrn"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "en"
v0x564b7dc9c3f0_0 .net "clk", 0 0, v0x564b7dc9d830_0;  alias, 1 drivers
v0x564b7dc9c4e0_0 .net "clrn", 0 0, v0x564b7dc9d8f0_0;  alias, 1 drivers
v0x564b7dc9c5f0_0 .net "data", 3 0, v0x564b7dc9bdc0_0;  alias, 1 drivers
v0x564b7dc9c690_0 .net "en", 0 0, v0x564b7dc9be80_0;  alias, 1 drivers
v0x564b7dc9c730_0 .net "loadn", 0 0, v0x564b7dc9dbb0_0;  alias, 1 drivers
v0x564b7dc9c870_0 .var "out", 3 0;
v0x564b7dc9c910_0 .var "tc", 0 0;
v0x564b7dc9c9b0_0 .var "zero", 0 0;
    .scope S_0x564b7dc9b790;
T_0 ;
    %wait E_0x564b7dc70980;
    %load/vec4 v0x564b7dc9baf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564b7dc9bdc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7dc9be80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7dc9bf40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564b7dc9bcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564b7dc9bb90_0;
    %assign/vec4 v0x564b7dc9bdc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x564b7dc9bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x564b7dc9bdc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564b7dc9bdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9be80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9bf40_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x564b7dc9bdc0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564b7dc9bdc0_0, 0;
    %load/vec4 v0x564b7dc9bdc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %assign/vec4 v0x564b7dc9bf40_0, 0;
    %load/vec4 v0x564b7dc9bdc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %assign/vec4 v0x564b7dc9be80_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9be80_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564b7dc9c150;
T_1 ;
    %wait E_0x564b7dc70980;
    %load/vec4 v0x564b7dc9c4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564b7dc9c870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564b7dc9c730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x564b7dc9c5f0_0;
    %assign/vec4 v0x564b7dc9c870_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x564b7dc9c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x564b7dc9c870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x564b7dc9c870_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564b7dc9c870_0, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9c910_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x564b7dc9c870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9c910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9c9b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x564b7dc9c870_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9c9b0_0, 0;
    %load/vec4 v0x564b7dc9c870_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564b7dc9c870_0, 0;
T_1.9 ;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9c910_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564b7dc7d2c0;
T_2 ;
    %wait E_0x564b7dc70980;
    %load/vec4 v0x564b7dc65d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564b7dc9b3e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7dc9b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b7dc9b580_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564b7dc9b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x564b7dc63fc0_0;
    %assign/vec4 v0x564b7dc9b3e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x564b7dc640c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x564b7dc9b3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564b7dc9b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9b4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9b580_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x564b7dc9b3e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564b7dc9b3e0_0, 0;
    %load/vec4 v0x564b7dc9b3e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %pad/s 1;
    %assign/vec4 v0x564b7dc9b580_0, 0;
    %load/vec4 v0x564b7dc9b3e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %assign/vec4 v0x564b7dc9b4c0_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9b4c0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564b7dc746c0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x564b7dc9d830_0;
    %inv;
    %assign/vec4 v0x564b7dc9d830_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564b7dc746c0;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "test_timer.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564b7dc746c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9dbb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564b7dc9da40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9db10_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9dbb0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x564b7dc9da40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9db10_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b7dc9dbb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x564b7dc9da40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9db10_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9dbb0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x564b7dc9da40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b7dc9db10_0, 0;
    %delay 500000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbenches/tb_timer.v";
    "src/timer/timer.v";
    "src/timer/mod10.v";
    "src/timer/mod6.v";
