#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 17 10:19:43 2024
# Process ID: 23136
# Current directory: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23812 C:\Users\benfetima\Desktop\DID\LCD\LCD_DORIGINE\project_22_11\project_22_11.xpr
# Log file: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/vivado.log
# Journal file: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11\vivado.jou
# Running On: llr21010, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 8, Host memory: 68428 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15904-llr21010/PrjAr/_X_' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/../My_IPs/Horloge_LCD_IP'; using path 'C:/Users/benfetima/My_IPs/Horloge_LCD_IP' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/../project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp'; using path 'C:/Users/benfetima/project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp' instead.
WARNING: [Project 1-312] File not found as 'C:/../project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp'; using path 'C:/Users/benfetima/project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.984 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
remove_files  C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci
WARNING: [Vivado 12-818] No files matched 'C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci'
file delete -force C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci
export_ip_user_files -of_objects  [get_files C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/constrs_1/imports/new/cons_LCD.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/constrs_1/imports/new/cons_LCD.xdc
file delete -force C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/constrs_1/imports/new/cons_LCD.xdc
ipx::open_ipxact_file {C:\Users\benfetima\Desktop\DID\LCD\LCD_DORIGINE\project_22_11\project_22_11.srcs\sources_1\imports\Horloge_LCD_IP\component.xml}
CRITICAL WARNING: [IP_Flow 19-4748] The packaged IP file appears to have been relocated and may not be suitable for project merging.  Please re-package the IP if necessary: c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/imports/Horloge_LCD_IP/component.xml.
export_ip_user_files -of_objects  [get_files C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/imports/Horloge_LCD_IP/component.xml] -no_script -reset -force -quiet
remove_files  C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/imports/Horloge_LCD_IP/component.xml
file delete -force C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/imports/Horloge_LCD_IP/component.xml
ipx::unload_core c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/sources_1/imports/Horloge_LCD_IP/component.xml
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp with file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/TEMPLATE_LCD.dcp
