<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Cache Simulator: project_outline.md Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cache Simulator
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">project_outline.md</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;# Project Outline (Summary of Project Description)</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;### Memory Structure</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;* L1 instruction cache</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;* L1 data cache</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;  * L2 unified cache (inst. &amp; data)</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;    * Main Memory</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;### Input Traces</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;* stored in gzip format</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;* use zcat command piped to simulator</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;    * `zcat trace_name.gz | ./executable config_file`</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    * on OSX it is necessary to use `zcat &lt; trace_name.gz`</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;### Configuration File</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;* at runtime a config file is read to specify cache and memory parameters</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;* config file should be a command line argument</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;* if no config file is given then default paramaters should be used</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;* cache sizes, bus widths and associativity **always** a power of 2</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;### Main Memory</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;* modeled by a constant delay and bandwidth</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;* in-order processor model i.e. only a single out-standing request to memory system at a time</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;### Cache Organization</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;* caches are *write-allocate, write-back*</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;* 8-entry *victim cache*</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;* each cache must maintain a LRU (least recently used) replacement policy</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    * the least recently used item is discarded first</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;* cache lines are marked as &quot;dirty&quot; if the program has written to that cache entry</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;* on a miss the cache&#39;s victim cache is checked before going to the next level or main memory</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    * the victim cache is an 8 deep LRU stack</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    * if the line is available in the victim cache it is moved to the top of the victim cache stack</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    * the line being removed from the cache is then swapped with the entry at the top of the victim cache</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;* if the miss is not available in the victim cache</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    * the entry at the bottom of the victim cache is checked to see if it is &quot;dirty&quot;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    * if the entry is &quot;dirty&quot; then it is *written back* to the next level of the hierarchy</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        * the line is written as &quot;dirty&quot; in the level the line is moved to</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    * that line is then moved to the top of the victim cache and overwritten with the line being removed from the cache</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        * this is the *write-allocate* portion where room is made in the cache for the new line</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    * the new line is then brought into the cache</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;* a write request only causes the line to be &quot;dirty&quot; on the level that sees the write</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;* after a cache miss</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    * the miss penalty is added to the execution time</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    * it is necessary to account for the time of adding a new block into the cache</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        * this is done by adding the hit time of the cache level to the total execution time</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;### Program Trace Information</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;* the input traces are a sequence of records that contain reference information</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;* format</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    * Reference type: instruction, data read, data write</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    * Address: memory address in hex - up to 64 bits</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    * Number of bytes: the number of bytes referenced by the request</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;* inst. and data references can fall on any byte boundry -&gt; variable size</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;* an instruction or data reference may generate multiple references to the first-level caches</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    * there is a 4-byte bus between the processor and the L1 caches</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    * all references to the L1 caches look like they are aligned on 4-byte boundaries</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    * the L1 cache returns ad 4-byte value</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;* available traces</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    * testing traces: tr1-tr6</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    * testing traces: parts of the production traces</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    * production traces: 6 straces</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;### Program Output</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;* output statistics - see example</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;* might want to do post-processing of data for plotting</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;* debugging info that could be printed: valid, dirty, and tag information</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;### Evaluation</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;* Execution time</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    * inst. takes 1 cycle</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    * inst. fetch 1 cycle</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    * data fetch 1 cycle (for each reference)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    * **note:** memory references are not aligned - multiple cache accesses possible</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    * total execution time = 1 cycle per inst. + simulated time to access memory hierarchy + 1 * num data refs</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;* Cost</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    * L1 cache</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        * $100 per 4KB</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        * $100 for each doubling of a associativity beyond direct=mapped</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        * cost for doubling the associativity is per 4KB (combined costs are multiplied)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    * L2 cache</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        * $50 per 16KB</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        * $50 per doubling of associativity</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    * Main Memory</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        * $200 to decrease latency by factor of 2</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        * $100 to increase bandwidth by factor of 2</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        * base setup - latency 50 costs $50 + 8-byte bandwidth 25 = $75</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    * program should compute cost based on the memory configuration specified</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;### Memory System Configurations</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;* Default</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    * 8KB direct-mapped Icache, 8KB direct-mapped Dcache, with a unified 32KB direct- mapped Level-2 cache</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;* L1-2way</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    * 8KB two-way set associative Icache, 8KB two-way set associative Dcache, with a uni- fied 32KB direct-mapped Level-2 cache</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;* All-2way</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    * 8KB two-way set associative Icache, 8KB two-way set associative Dcache, with a uni- fied 32KB two-way set associative Level-2 cache</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;* All-4way</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    * 8KB four-way set associative Icache, 8KB four-way set associative Dcache, with a unified 32KB four-way set associative Level-2 cache</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;* L1-8way</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    * 8KB eight-way set associative Icache, 8KB eight-way set associative Dcache, with a unified 32KB direct-mapped Level-2 cache</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;* L1-small</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    * 4KB direct-mapped Icache, 4KB direct-mapped Dcache, with a unified 32KB direct- mapped Level-2 cache</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;* L1-small-4way</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    * 4KB 4-way set associative Icache, 4KB 4-way set associative Dcache, with a unified 32KB direct-mapped Level-2 cache</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;* All-small</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    * 4KB direct-mapped Icache, 4KB direct-mapped Dcache, with a unified 16KB direct- mapped Level-2 cache</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;* All-FA</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    * Fully Associative 8KB Icache, 8KB Dcache, and 32KB Level-2 cache</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
