// Seed: 4212514840
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5
);
  genvar id_7;
  assign module_2.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd48
) (
    input  tri  _id_0,
    input  tri1 id_1
    , id_4,
    output tri1 id_2
);
  logic [-1 : id_0] id_5;
  ;
  assign id_5 = -1;
  assign id_4 = -1;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic id_7;
  ;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri id_8
);
  bufif0 primCall (id_5, id_8, id_6);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_5,
      id_3
  );
  parameter id_10 = 1'h0;
  wire id_11;
endmodule
