# ALU-Control ROM Generator

This folder contains **`generate_ALUControl_rom.py`**, a small Python utility that outputs a Logisim-compatible `v2.0 raw` file implementing the MIPS ALU-control truth table used in this project.

---

## ğŸ“„ What the script does

* Enumerates every 8-bit address (`0x00â€¥0xFF`) interpreted as:
  * **Op1**  = address bit 7  
  * **Op0**  = address bit 6  
  * **F5â€“F0** = address bits 5â€“0 (R-type function field)
* Applies the priority rules âœ returns a **4-bit control nibble**:
  1. `ALUOp = 11`  â†’ `0000` (0)
  2. `Op0  = 1`    â†’ `0110` (6)
  3. `ALUOp = 00`  â†’ `0010` (2)
  4. `ALUOp = 10`  + decode `F3â€“0`
* Writes 256 hex digits to `ALUControl.rom` with the mandatory header:

```
 v2.0 raw
 <16 nibbles per lineâ€¦>
```

Load this file into **`ALU_Control_ROM.circ` â†’ Contents â†’ Loadâ€¦**.

---

## ğŸ”§ Requirements

| Requirement | Notes |
|-------------|-------|
| Python â‰¥ 3.10 | Uses the `match â€¦ case` syntax. |
| No external libraries | Pure standard library. |

---

## ğŸš€ Quick Start

```bash
cd scripts
python3 generate_ALUControl_rom.py     # produces ../ALUControl.rom
```

*The script prints a success message and places the file one level up so Logisim can load it from the project root.*

---

## âš™ï¸ Customizing the Truth Table

1. Open **`generate_ALUControl_rom.py`**.
2. Edit `alu_control_code()` to add or change cases.
3. Run the script again â€“ the ROM image will be regenerated automatically.

For large tables you may prefer to replace the `match` block with a dictionary lookup or import a CSV.

---

## ğŸ§ File Anatomy

```text
scripts/
â”œâ”€â”€ generate_ALUControl_rom.py   # main script
â””â”€â”€ README.md                    # this file
```

The generated **`ALUControl.rom`** lives in the project root by default.

---

## â“ Troubleshooting

| Symptom | Likely cause | Fix |
|---------|--------------|------|
| **Logisim shows wrong outputs** | ROM not re-loaded after regenerating | Right-click ROM â†’ *Reload* or re-select the file. |
| *SyntaxError: invalid syntax (match)* | Python < 3.10 | Upgrade Python or rewrite `match` as `if/elif`. |
| All zeros at runtime | Address lines wired incorrectly | Verify bit 7 â†’ Op1, bit 6 â†’ Op0, bits 5-0 â†’ F5-F0. |

---

## ğŸ“ License

MIT â€” same as the rest of the repository. Share, modify, and have fun!
