// Seed: 2584263572
`define pp_4 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
    , id_4,
    output logic id_3
);
  type_9(
      1, id_0, id_0
  );
  assign id_3 = 1'b0;
  logic id_5;
  logic id_6;
endmodule
