<Processor name="MKW41Z4" description="MKW41Z4 NXP Microcontroller">
  <RegisterGroup name="FTFA_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT0" description="no description available">
        <Enum name="00" start="0b0" description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) when LPBOOT1=1." />
        <Enum name="01" start="0b1" description="Core and system clock divider (OUTDIV1) is 0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) when LPBOOT1=1." />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="00" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="01" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="3" size="1" name="RESET_PIN_CFG" description="no description available">
        <Enum name="00" start="0b0" description="RESET pin is disabled following a POR and cannot be enabled as reset function" />
        <Enum name="01" start="0b1" description="RESET_b pin is dedicated" />
      </BitField>
      <BitField start="4" size="1" name="LPBOOT1" description="no description available">
        <Enum name="00" start="0b0" description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) when LPBOOT0=1." />
        <Enum name="01" start="0b1" description="Core and system clock divider (OUTDIV1) is 0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) when LPBOOT0=1." />
      </BitField>
      <BitField start="5" size="1" name="FAST_INIT" description="no description available">
        <Enum name="00" start="0b0" description="Slower initialization" />
        <Enum name="01" start="0b1" description="Fast Initialization" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="0" start="0b0" description="eDMA is idle." />
        <Enum name="1" start="0b1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="0" start="0b0" description="No destination bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="0" start="0b0" description="No source bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="0" start="0b0" description="No destination offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="0" start="0b0" description="No destination address configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="0" start="0b0" description="No source offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="0" start="0b0" description="No source address configuration error." />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="2" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="0" start="0b0" description="No channel priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="0" start="0b0" description="No canceled transfers" />
        <Enum name="1" start="0b1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="0" start="0b0" description="No ERR bits are set." />
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="1" start="0b1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="1" start="0b1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="1" start="0b1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="1" start="0b1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="0" start="0b0" description="A hardware service request for channel 0 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="0" start="0b0" description="A hardware service request for channel 1 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="0" start="0b0" description="A hardware service request for channel 2 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="0" start="0b0" description="A hardware service request for channel 3 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 3 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="DMA_EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="2" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="2" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="2" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="2" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="2" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="2" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="2" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="2" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="2" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="2" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="2" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="2" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command in progress" />
        <Enum name="1" start="0b1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure." />
        <Enum name="01" start="0b01" description="MCU security status is secure." />
        <Enum name="10" start="0b10" description="MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure." />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Factory Security Level Access Code">
        <Enum name="00" start="0b00" description="NXP factory access granted" />
        <Enum name="01" start="0b01" description="NXP factory access denied" />
        <Enum name="10" start="0b10" description="NXP factory access denied" />
        <Enum name="11" start="0b11" description="NXP factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="1" name="FTFA_XACCH3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+1" size="1" name="FTFA_XACCH2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+2" size="1" name="FTFA_XACCH1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+3" size="1" name="FTFA_XACCH0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="1" name="FTFA_XACCL3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+5" size="1" name="FTFA_XACCL2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+6" size="1" name="FTFA_XACCL1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+7" size="1" name="FTFA_XACCL0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="1" name="FTFA_SACCH3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+1" size="1" name="FTFA_SACCH2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+2" size="1" name="FTFA_SACCH1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+3" size="1" name="FTFA_SACCH0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+4" size="1" name="FTFA_SACCL3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+5" size="1" name="FTFA_SACCL2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+6" size="1" name="FTFA_SACCL1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+7" size="1" name="FTFA_SACCL0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x28" size="1" name="FTFA_FACSS" access="ReadOnly" description="Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2B" size="1" name="FTFA_FACSN" access="ReadOnly" description="Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="100000" start="0b100000" description="Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)" />
        <Enum name="101000" start="0b101000" description="Program flash memory is divided into 40 segments (160 Kbytes)" />
        <Enum name="1000000" start="0b1000000" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX0_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="LTC0_Input_FIFO_Signal" />
        <Enum name="21" start="0b10101" description="LTC0_Output_FIFO_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="TPM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="TPM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="TPM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel3_Signal" />
        <Enum name="32" start="0b100000" description="TPM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="TPM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="TPM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="TPM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="54" start="0b110110" description="TPM0_Overflow_Signal" />
        <Enum name="55" start="0b110111" description="TPM1_Overflow_Signal" />
        <Enum name="56" start="0b111000" description="TPM2_Overflow_Signal" />
        <Enum name="57" start="0b111001" description="TSI0_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX0_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="LTC0_Input_FIFO_Signal" />
        <Enum name="21" start="0b10101" description="LTC0_Output_FIFO_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="TPM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="TPM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="TPM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel3_Signal" />
        <Enum name="32" start="0b100000" description="TPM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="TPM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="TPM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="TPM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="54" start="0b110110" description="TPM0_Overflow_Signal" />
        <Enum name="55" start="0b110111" description="TPM1_Overflow_Signal" />
        <Enum name="56" start="0b111000" description="TPM2_Overflow_Signal" />
        <Enum name="57" start="0b111001" description="TSI0_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX0_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="LTC0_Input_FIFO_Signal" />
        <Enum name="21" start="0b10101" description="LTC0_Output_FIFO_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="TPM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="TPM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="TPM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel3_Signal" />
        <Enum name="32" start="0b100000" description="TPM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="TPM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="TPM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="TPM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="54" start="0b110110" description="TPM0_Overflow_Signal" />
        <Enum name="55" start="0b110111" description="TPM1_Overflow_Signal" />
        <Enum name="56" start="0b111000" description="TPM2_Overflow_Signal" />
        <Enum name="57" start="0b111001" description="TSI0_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX0_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="LPUART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="LPUART0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="LTC0_Input_FIFO_Signal" />
        <Enum name="21" start="0b10101" description="LTC0_Output_FIFO_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="TPM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="TPM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="TPM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel3_Signal" />
        <Enum name="32" start="0b100000" description="TPM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="TPM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="TPM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="TPM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="54" start="0b110110" description="TPM0_Overflow_Signal" />
        <Enum name="55" start="0b110111" description="TPM1_Overflow_Signal" />
        <Enum name="56" start="0b111000" description="TPM2_Overflow_Signal" />
        <Enum name="57" start="0b111001" description="TSI0_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG0" start="0x40029000" description="TRNG0">
    <Register start="+0" size="4" name="MCTL" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="00" start="0b00" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="01" start="0b01" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="10" start="0b10" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
        <Enum name="11" start="0b11" description="undefined/reserved." />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="00" start="0b00" description="use ring oscillator with no divide" />
        <Enum name="01" start="0b01" description="use ring oscillator divided-by-2" />
        <Enum name="10" start="0b10" description="use ring oscillator divided-by-4" />
        <Enum name="11" start="0b11" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED" description="This bit is unused but write-able. Must be left as zero." />
      <BitField start="5" size="1" name="TRNG_ACC" description="TRNG Access Mode" />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="SCMISC" access="Read/Write" description="Statistical Check Miscellaneous Register" reset_value="0x10022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="PKRRNG" access="Read/Write" description="Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="PKRMAX" access="Read/Write" description="Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit." />
    </Register>
    <Register start="+0xC" size="4" name="PKRSQ" access="ReadOnly" description="Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result." />
    </Register>
    <Register start="+0x10" size="4" name="SDCTL" access="Read/Write" description="Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="SBLIM" access="Read/Write" description="Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TOTSAM" access="ReadOnly" description="Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="FRQMIN" access="Read/Write" description="Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQCNT" access="ReadOnly" description="Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQMAX" access="Read/Write" description="Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="SCMC" access="ReadOnly" description="Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="SCML" access="Read/Write" description="Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1C" access="ReadOnly" description="Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1L" access="Read/Write" description="Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2C" access="ReadOnly" description="Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2L" access="Read/Write" description="Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3C" access="ReadOnly" description="Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3L" access="Read/Write" description="Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4C" access="ReadOnly" description="Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4L" access="Read/Write" description="Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5C" access="ReadOnly" description="Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5L" access="Read/Write" description="Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PC" access="ReadOnly" description="Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PL" access="Read/Write" description="Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="STATUS" access="ReadOnly" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40" size="4" name="ENT0" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x44" size="4" name="ENT1" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x48" size="4" name="ENT2" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ENT3" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x50" size="4" name="ENT4" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x54" size="4" name="ENT5" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x58" size="4" name="ENT6" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ENT7" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x60" size="4" name="ENT8" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x64" size="4" name="ENT9" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x68" size="4" name="ENT10" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ENT11" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x70" size="4" name="ENT12" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x74" size="4" name="ENT13" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x78" size="4" name="ENT14" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x7C" size="4" name="ENT15" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="PKRCNT10" access="ReadOnly" description="Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="PKRCNT32" access="ReadOnly" description="Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="PKRCNT54" access="ReadOnly" description="Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="PKRCNT76" access="ReadOnly" description="Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="PKRCNT98" access="ReadOnly" description="Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="PKRCNTBA" access="ReadOnly" description="Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="PKRCNTDC" access="ReadOnly" description="Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="PKRCNTFE" access="ReadOnly" description="Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xB0" size="4" name="SEC_CFG" access="Read/Write" description="Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SH0" description="Reserved. DRNG specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
      <BitField start="1" size="1" name="NO_PRGM" description="If set, the TRNG registers cannot be programmed">
        <Enum name="0" start="0b0" description="Programability of registers controlled only by the Miscellaneous Control Register's access mode bit." />
        <Enum name="1" start="0b1" description="Overides Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="SK_VAL" description="Reserved. DRNG-specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="INT_CTRL" access="Read/Write" description="Interrupt Control Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding bit of INT_STATUS cleared." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="3" size="29" name="UNUSED" description="Reserved but writeable." />
    </Register>
    <Register start="+0xB8" size="4" name="INT_MASK" access="Read/Write" description="Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
    </Register>
    <Register start="+0xBC" size="4" name="INT_STATUS" access="Read/Write" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="0" start="0b0" description="no error" />
        <Enum name="1" start="0b1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="0" start="0b0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="1" start="0b1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="0" start="0b0" description="No hardware nor self test frequency errors." />
        <Enum name="1" start="0b1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="VID1" access="ReadOnly" description="Version ID Register (MS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Shows the Freescale IP's Minor revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="MAJ_REV" description="Shows the Freescale IP's Major revision of the TRNG.">
        <Enum name="0x01" start="0b1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="IP_ID" description="Shows the Freescale IP ID.">
        <Enum name="0x0030" start="0b110000" description="ID for TRNG." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="VID2" access="ReadOnly" description="Version ID Register (LS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONFIG_OPT" description="Shows the Freescale IP's Configuaration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="ECO_REV" description="Shows the Freescale IP's ECO revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="INTG_OPT" description="Shows the Freescale integration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="ERA" description="Shows the Freescale compile options for the TRNG.">
        <Enum name="0x00" start="0b0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x4002C000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="4" name="PCSIS" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0000" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b0001" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI0_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI0_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI0_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI0_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI0_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI0_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="4" name="PCS" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0000" description="Negate the PCS[x] signal" />
        <Enum name="1" start="0b0001" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI0_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI0_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI0_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI0_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI0_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI0_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI0_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI0_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI0_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x4002D000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI1_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="4" name="PCSIS" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0000" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b0001" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI1_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI1_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI1_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI1_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI1_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI1_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="4" name="PCS" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0000" description="Negate the PCS[x] signal" />
        <Enum name="1" start="0b0001" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI1_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI1_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI1_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI1_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI1_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI1_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI1_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI1_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI1_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT" start="0x40037000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable - (PIT section)">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT_LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="PIT_LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0" size="4" name="PIT_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM0" start="0x40038000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM0_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM0_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM0_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM0_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="TPM0_C2SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="TPM0_C3SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="TPM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="TPM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM0_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM0_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM0_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM0_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM0_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x40039000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM1_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM1_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM1_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM1_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM1_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM1_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM1_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM1_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x4003A000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM2_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM2_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM2_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM2_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM2_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM2_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM2_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM2_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="Bus clock divided by 2(BUSCLK/2)" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output" />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output" />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample Time Configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles." />
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled." />
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked." />
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="0" start="0b0" description="Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="1" start="0b1" description="Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled." />
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="0" start="0b0" description="Time is valid." />
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="0" start="0b0" description="Time overflow has not occurred." />
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="0" start="0b0" description="Time alarm has not occurred." />
        <Enum name="1" start="0b1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="0" start="0b0" description="Time counter is disabled." />
        <Enum name="1" start="0b1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled." />
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x4003F000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" description="DAC Status Register" reset_value="0x6" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="2" size="1" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="One-Time Scan mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="1 word" />
        <Enum name="01" start="0b01" description="2 words" />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="1" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x40041000" description="System register file">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000" description="Touch sense input">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" description="TSI General Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CURSW" description="CURSW">
        <Enum name="0" start="0b0" description="The current source pair are not swapped." />
        <Enum name="1" start="0b1" description="The current source pair are swapped." />
      </BitField>
      <BitField start="2" size="1" name="EOSF" description="End of Scan Flag">
        <Enum name="0" start="0b0" description="Scan not complete." />
        <Enum name="1" start="0b1" description="Scan complete." />
      </BitField>
      <BitField start="3" size="1" name="SCNIP" description="Scan In Progress Status">
        <Enum name="0" start="0b0" description="No scan in progress." />
        <Enum name="1" start="0b1" description="Scan in progress." />
      </BitField>
      <BitField start="4" size="1" name="STM" description="Scan Trigger Mode">
        <Enum name="0" start="0b0" description="Software trigger scan." />
        <Enum name="1" start="0b1" description="Hardware trigger scan." />
      </BitField>
      <BitField start="5" size="1" name="STPE" description="TSI STOP Enable">
        <Enum name="0" start="0b0" description="TSI is disabled when MCU goes into low power mode." />
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes." />
      </BitField>
      <BitField start="6" size="1" name="TSIIEN" description="Touch Sensing Input Interrupt Enable">
        <Enum name="0" start="0b0" description="TSI interrupt is disabled." />
        <Enum name="1" start="0b1" description="TSI interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TSIEN" description="Touch Sensing Input Module Enable">
        <Enum name="0" start="0b0" description="TSI module disabled." />
        <Enum name="1" start="0b1" description="TSI module enabled." />
      </BitField>
      <BitField start="8" size="5" name="NSCN" description="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode" />
        <Enum name="00001" start="0b00001" description="Twice per electrode" />
        <Enum name="00010" start="0b00010" description="3 times per electrode" />
        <Enum name="00011" start="0b00011" description="4 times per electrode" />
        <Enum name="00100" start="0b00100" description="5 times per electrode" />
        <Enum name="00101" start="0b00101" description="6 times per electrode" />
        <Enum name="00110" start="0b00110" description="7 times per electrode" />
        <Enum name="00111" start="0b00111" description="8 times per electrode" />
        <Enum name="01000" start="0b01000" description="9 times per electrode" />
        <Enum name="01001" start="0b01001" description="10 times per electrode" />
        <Enum name="01010" start="0b01010" description="11 times per electrode" />
        <Enum name="01011" start="0b01011" description="12 times per electrode" />
        <Enum name="01100" start="0b01100" description="13 times per electrode" />
        <Enum name="01101" start="0b01101" description="14 times per electrode" />
        <Enum name="01110" start="0b01110" description="15 times per electrode" />
        <Enum name="01111" start="0b01111" description="16 times per electrode" />
        <Enum name="10000" start="0b10000" description="17 times per electrode" />
        <Enum name="10001" start="0b10001" description="18 times per electrode" />
        <Enum name="10010" start="0b10010" description="19 times per electrode" />
        <Enum name="10011" start="0b10011" description="20 times per electrode" />
        <Enum name="10100" start="0b10100" description="21 times per electrode" />
        <Enum name="10101" start="0b10101" description="22 times per electrode" />
        <Enum name="10110" start="0b10110" description="23 times per electrode" />
        <Enum name="10111" start="0b10111" description="24 times per electrode" />
        <Enum name="11000" start="0b11000" description="25 times per electrode" />
        <Enum name="11001" start="0b11001" description="26 times per electrode" />
        <Enum name="11010" start="0b11010" description="27 times per electrode" />
        <Enum name="11011" start="0b11011" description="28 times per electrode" />
        <Enum name="11100" start="0b11100" description="29 times per electrode" />
        <Enum name="11101" start="0b11101" description="30 times per electrode" />
        <Enum name="11110" start="0b11110" description="31 times per electrode" />
        <Enum name="11111" start="0b11111" description="32 times per electrode" />
      </BitField>
      <BitField start="13" size="3" name="PS" description="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1" />
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2" />
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4" />
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8" />
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16" />
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32" />
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64" />
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128" />
      </BitField>
      <BitField start="16" size="3" name="EXTCHRG" description="EXTCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="19" size="2" name="DVOLT" description="DVOLT">
        <Enum name="00" start="0b00" description="DV = 1.026 V; VP = 1.328 V; Vm = 0.302 V." />
        <Enum name="01" start="0b01" description="DV = 0.592 V; VP = 1.111 V; Vm = 0.519 V." />
        <Enum name="10" start="0b10" description="DV = 0.342 V; VP = 0.986 V; Vm = 0.644 V." />
        <Enum name="11" start="0b11" description="DV = 0.197 V; VP = 0.914 V; Vm = 0.716 V." />
      </BitField>
      <BitField start="21" size="3" name="REFCHRG" description="REFCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="24" size="4" name="MODE" description="TSI analog modes setup and status bits.">
        <Enum name="0000" start="0b0000" description="Set TSI in capacitive sensing(non-noise detection) mode." />
        <Enum name="0100" start="0b0100" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled." />
        <Enum name="1000" start="0b1000" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations." />
        <Enum name="1100" start="0b1100" description="Set TSI analog to work in automatic noise detection mode." />
      </BitField>
      <BitField start="28" size="1" name="ESOR" description="End-of-scan or Out-of-Range Interrupt Selection">
        <Enum name="0" start="0b0" description="Out-of-range interrupt is allowed." />
        <Enum name="1" start="0b1" description="End-of-scan interrupt is allowed." />
      </BitField>
      <BitField start="31" size="1" name="OUTRGF" description="Out of Range Flag." />
    </Register>
    <Register start="+0x4" size="4" name="TSI0_DATA" access="Read/Write" description="TSI DATA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSICNT" description="TSI Conversion Counter Value" />
      <BitField start="22" size="1" name="SWTS" description="Software Trigger Start">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]." />
      </BitField>
      <BitField start="23" size="1" name="DMAEN" description="DMA Transfer Enabled">
        <Enum name="0" start="0b0" description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
        <Enum name="1" start="0b1" description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
      </BitField>
      <BitField start="28" size="4" name="TSICH" description="TSICH">
        <Enum name="0000" start="0b0000" description="Channel 0." />
        <Enum name="0001" start="0b0001" description="Channel 1." />
        <Enum name="0010" start="0b0010" description="Channel 2." />
        <Enum name="0011" start="0b0011" description="Channel 3." />
        <Enum name="0100" start="0b0100" description="Channel 4." />
        <Enum name="0101" start="0b0101" description="Channel 5." />
        <Enum name="0110" start="0b0110" description="Channel 6." />
        <Enum name="0111" start="0b0111" description="Channel 7." />
        <Enum name="1000" start="0b1000" description="Channel 8." />
        <Enum name="1001" start="0b1001" description="Channel 9." />
        <Enum name="1010" start="0b1010" description="Channel 10." />
        <Enum name="1011" start="0b1011" description="Channel 11." />
        <Enum name="1100" start="0b1100" description="Channel 12." />
        <Enum name="1101" start="0b1101" description="Channel 13." />
        <Enum name="1110" start="0b1110" description="Channel 14." />
        <Enum name="1111" start="0b1111" description="Channel 15." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_TSHD" access="Read/Write" description="TSI Threshold Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="THRESL" description="TSI Wakeup Channel Low-threshold" />
      <BitField start="16" size="16" name="THRESH" description="TSI Wakeup Channel High-threshold" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0x9000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="OSC32KOUT" description="32K oscillator clock output">
        <Enum name="00" start="0b00" description="ERCLK32K is not output." />
        <Enum name="01" start="0b01" description="ERCLK32K is output on PTB3." />
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL" description="32K Oscillator Clock Select">
        <Enum name="00" start="0b00" description="32kHz oscillator (OSC32KCLK)" />
        <Enum name="10" start="0b10" description="RTC_CLKIN" />
        <Enum name="11" start="0b11" description="LPO 1kHz" />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" description="System Options Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="CLKOUTSEL" description="CLKOUT select">
        <Enum name="000" start="0b000" description="OSCERCLK DIV2" />
        <Enum name="001" start="0b001" description="OSCERCLK DIV4" />
        <Enum name="010" start="0b010" description="Bus clock" />
        <Enum name="011" start="0b011" description="LPO clock 1 kHz" />
        <Enum name="100" start="0b100" description="MCGIRCLK" />
        <Enum name="101" start="0b101" description="OSCERCLK DIV8" />
        <Enum name="110" start="0b110" description="OSCERCLK" />
      </BitField>
      <BitField start="24" size="2" name="TPMSRC" description="TPM Clock Source Select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK clock" />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="26" size="2" name="LPUART0SRC" description="LPUART0 Clock Source Select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK clock" />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="SIM_SOPT4" access="Read/Write" description="System Options Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TPM1CH0SRC" description="TPM1 Channel 0 Input Capture Source Select">
        <Enum name="0" start="0b0" description="TPM1_CH0 signal" />
        <Enum name="1" start="0b1" description="CMP0 output" />
      </BitField>
      <BitField start="20" size="1" name="TPM2CH0SRC" description="TPM2 Channel 0 Input Capture Source Select">
        <Enum name="0" start="0b0" description="TPM2_CH0 signal" />
        <Enum name="1" start="0b1" description="CMP0 output" />
      </BitField>
      <BitField start="24" size="1" name="TPM0CLKSEL" description="TPM0 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM0 external clock driven by TPM_CLKIN0 pin." />
        <Enum name="1" start="0b1" description="TPM0 external clock driven by TPM_CLKIN1 pin." />
      </BitField>
      <BitField start="25" size="1" name="TPM1CLKSEL" description="TPM1 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM1 external clock driven by TPM_CLKIN0 pin." />
        <Enum name="1" start="0b1" description="TPM1 external clock driven by TPM_CLKIN1 pin." />
      </BitField>
      <BitField start="26" size="1" name="TPM2CLKSEL" description="TPM2 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM2 external clock driven by TPM_CLKIN0 pin." />
        <Enum name="1" start="0b1" description="TPM2 external clock driven by TPM_CLKIN1 pin." />
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" description="System Options Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LPUART0TXSRC" description="LPUART0 Transmit Data Source Select">
        <Enum name="00" start="0b00" description="LPUART0_TX pin" />
        <Enum name="01" start="0b01" description="LPUART0_TX pin modulated with TPM1 channel 0 output" />
        <Enum name="10" start="0b10" description="LPUART0_TX pin modulated with TPM2 channel 0 output" />
      </BitField>
      <BitField start="2" size="1" name="LPUART0RXSRC" description="LPUART0 Receive Data Source Select">
        <Enum name="0" start="0b0" description="LPUART_RX pin" />
        <Enum name="1" start="0b1" description="CMP0 output" />
      </BitField>
      <BitField start="16" size="1" name="LPUART0ODE" description="LPUART0 Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain is disabled on LPUART0." />
        <Enum name="1" start="0b1" description="Open drain is enabled on LPUART0." />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" description="System Options Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL" description="ADC0 Trigger Select">
        <Enum name="0000" start="0b0000" description="External trigger pin input (EXTRG_IN)" />
        <Enum name="0001" start="0b0001" description="CMP0 output" />
        <Enum name="0100" start="0b0100" description="PIT trigger 0" />
        <Enum name="0101" start="0b0101" description="PIT trigger 1" />
        <Enum name="1000" start="0b1000" description="TPM0 overflow" />
        <Enum name="1001" start="0b1001" description="TPM1 overflow" />
        <Enum name="1010" start="0b1010" description="TPM2 overflow" />
        <Enum name="1100" start="0b1100" description="RTC alarm" />
        <Enum name="1101" start="0b1101" description="RTC seconds" />
        <Enum name="1110" start="0b1110" description="LPTMR0 trigger" />
        <Enum name="1111" start="0b1111" description="Radio TSM" />
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL" description="ADC0 Pretrigger Select">
        <Enum name="0" start="0b0" description="Pre-trigger ADHDWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register." />
        <Enum name="1" start="0b1" description="Pre-trigger ADHDWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register." />
      </BitField>
      <BitField start="7" size="1" name="ADC0ALTTRGEN" description="ADC0 Alternate Trigger Enable">
        <Enum name="0" start="0b0" description="ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register." />
        <Enum name="1" start="0b1" description="ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion." />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0x5F0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PINID" description="Pin count Identification">
        <Enum name="0100" start="0b0100" description="48-pin" />
      </BitField>
      <BitField start="7" size="5" name="DIEID" description="Device Die Number" />
      <BitField start="12" size="4" name="REVID" description="Device Revision Number" />
      <BitField start="16" size="4" name="SRAMSIZE" description="System SRAM Size">
        <Enum name="1001" start="0b1001" description="128 KB" />
        <Enum name="0111" start="0b0111" description="64 KB" />
      </BitField>
      <BitField start="20" size="4" name="SERIESID" description="Kinetis Series ID">
        <Enum name="0101" start="0b0101" description="KW family" />
      </BitField>
      <BitField start="24" size="2" name="SUBFAMID" description="Kinetis Sub-Family ID.">
        <Enum name="00" start="0b00" description="KWx0 Subfamily" />
        <Enum name="01" start="0b01" description="KWx1 Subfamily" />
        <Enum name="10" start="0b10" description="KWx2 Subfamily" />
        <Enum name="11" start="0b11" description="KWx3 Subfamily" />
      </BitField>
      <BitField start="28" size="4" name="FAMID" description="Kinetis family ID">
        <Enum name="0010" start="0b0010" description="KW2x Family (802.15.4)" />
        <Enum name="0011" start="0b0011" description="KW3x Family (BTLE)" />
        <Enum name="0100" start="0b0100" description="KW4x Family (802.15.4, BTLE, GFSK , ANT)" />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" description="System Clock Gating Control Register 4" reset_value="0xF0000030" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CMT" description="CMT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="I2C0" description="I2C0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C1" description="I2C1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="19" size="1" name="CMP" description="Comparator Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="VREF" description="VREF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" description="System Clock Gating Control Register 5" reset_value="0x2000182" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTMR" description="Low Power Timer Access Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="5" size="1" name="TSI" description="TSI Access Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="9" size="1" name="PORTA" description="Port A Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="PORTB" description="Port B Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="PORTC" description="Port C Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="LPUART0" description="LPUART0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="LTC" description="LTC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="RSIM" description="RSIM Clock Gate Control" />
      <BitField start="26" size="1" name="DCDC" description="DCDC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="BTLL" description="BTLL System Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="28" size="1" name="PHYDIG" description="PHY Digital Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="ZigBee" description="802.15.4 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="30" size="1" name="ANT" description="ANT Clock Gate Control">
        <Enum name="0" start="0b0" description="ANT CGC bit disabled." />
        <Enum name="1" start="0b1" description="ANT CGC bit can be enabled." />
      </BitField>
      <BitField start="31" size="1" name="GEN_FSK" description="Generic FSK enabled">
        <Enum name="0" start="0b0" description="GFSK CGC bit disabled." />
        <Enum name="1" start="0b1" description="GFSK CGC bit enabled." />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" description="System Clock Gating Control Register 6" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTF" description="Flash Memory Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMAMUX" description="DMA Mux Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="TRNG" description="TRNG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI0" description="SPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="SPI1" description="SPI1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="PIT" description="PIT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="TPM0" description="TPM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="TPM1" description="TPM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="TPM2" description="TPM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC0" description="ADC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="RTC" description="RTC Access Control">
        <Enum name="0" start="0b0" description="Access and interrupts disabled" />
        <Enum name="1" start="0b1" description="Access and interrupts enabled" />
      </BitField>
      <BitField start="31" size="1" name="DAC0" description="DAC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" description="System Clock Gating Control Register 7" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="DMA" description="DMA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" description="System Clock Divider Register 1" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="OUTDIV4" description="Clock 4 Output Divider value">
        <Enum name="000" start="0b000" description="Divide-by-1." />
        <Enum name="001" start="0b001" description="Divide-by-2." />
        <Enum name="010" start="0b010" description="Divide-by-3." />
        <Enum name="011" start="0b011" description="Divide-by-4." />
        <Enum name="100" start="0b100" description="Divide-by-5." />
        <Enum name="101" start="0b101" description="Divide-by-6." />
        <Enum name="110" start="0b110" description="Divide-by-7." />
        <Enum name="111" start="0b111" description="Divide-by-8." />
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1" description="Clock 1 Output Divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xF000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled." />
        <Enum name="1" start="0b1" description="Flash is disabled." />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Doze mode." />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Doze mode." />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program Flash Size">
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash memory" />
        <Enum name="1111" start="0b1111" description="512 KB of program flash memory" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x7FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="7" name="MAXADDR1" description="This field concatenated with leading zeros plus the value of the MAXADDR1 field indicates the first invalid address of the second program flash block (flash block 1)" />
      <BitField start="24" size="7" name="MAXADDR0" description="Max Address lock" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1100" size="4" name="SIM_COPC" access="Read/Write" description="COP Control Register" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COPW" description="COP Windowed Mode">
        <Enum name="0" start="0b0" description="Normal mode" />
        <Enum name="1" start="0b1" description="Windowed mode" />
      </BitField>
      <BitField start="1" size="1" name="COPCLKS" description="COP Clock Select">
        <Enum name="0" start="0b0" description="COP configured for short timeout" />
        <Enum name="1" start="0b1" description="COP configured for long timeout" />
      </BitField>
      <BitField start="2" size="2" name="COPT" description="COP Watchdog Timeout">
        <Enum name="00" start="0b00" description="COP disabled" />
        <Enum name="01" start="0b01" description="COP timeout after 25 cycles for short timeout or 213 cycles for long timeout" />
        <Enum name="10" start="0b10" description="COP timeout after 28 cycles for short timeout or 216 cycles for long timeout" />
        <Enum name="11" start="0b11" description="COP timeout after 210 cycles for short timeout or 218 cycles for long timeout" />
      </BitField>
      <BitField start="4" size="1" name="COPSTPEN" description="COP Stop Enable">
        <Enum name="0" start="0b0" description="COP is disabled and the counter is reset in Stop modes" />
        <Enum name="1" start="0b1" description="COP is enabled in Stop modes" />
      </BitField>
      <BitField start="5" size="1" name="COPDBGEN" description="COP Debug Enable">
        <Enum name="0" start="0b0" description="COP is disabled and the counter is reset in Debug mode" />
        <Enum name="1" start="0b1" description="COP is enabled in Debug mode" />
      </BitField>
      <BitField start="6" size="2" name="COPCLKSEL" description="COP Clock Select">
        <Enum name="00" start="0b00" description="LPO clock (1 kHz)" />
        <Enum name="01" start="0b01" description="MCGIRCLK" />
        <Enum name="10" start="0b10" description="OSCERCLK" />
        <Enum name="11" start="0b11" description="Bus clock" />
      </BitField>
    </Register>
    <Register start="+0x1104" size="4" name="SIM_SRVCOP" access="WriteOnly" description="Service COP" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SRVCOP" description="Service COP Register" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x706" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x715" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x40054000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART0_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART0_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART0_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART0_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART0_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART0_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LTC0" start="0x40058000" description="LTC">
    <Register start="+0" size="4" name="MD" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENC" description="Encrypt/Decrypt.">
        <Enum name="0" start="0b0" description="Decrypt." />
        <Enum name="1" start="0b1" description="Encrypt." />
      </BitField>
      <BitField start="1" size="1" name="ICV_TEST" description="ICV Checking / Test AES fault detection." />
      <BitField start="2" size="2" name="AS" description="Algorithm State">
        <Enum name="00" start="0b00" description="Update" />
        <Enum name="01" start="0b01" description="Initialize" />
        <Enum name="10" start="0b10" description="Finalize" />
        <Enum name="11" start="0b11" description="Initialize/Finalize" />
      </BitField>
      <BitField start="4" size="9" name="AAI" description="Additional Algorithm information" />
      <BitField start="16" size="8" name="ALG" description="Algorithm">
        <Enum name="00010000" start="0b10000" description="AES" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="KS" access="Read/Write" description="Key Size Register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="KS" description="Key Size" />
    </Register>
    <Register start="+0x10" size="4" name="DS" access="Read/Write" description="Data Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DS" description="Data Size" />
    </Register>
    <Register start="+0x18" size="4" name="ICVS" access="Read/Write" description="ICV Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ICVS" description="ICV Size, in Bytes" />
    </Register>
    <Register start="+0x30" size="4" name="COM" access="Read/Write" description="Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALL" description="Reset All Internal Logic">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset all CHAs in use by this CCB." />
      </BitField>
      <BitField start="1" size="1" name="AES" description="Reset AESA">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset AES Accelerator" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CTL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IM" description="Interrupt Mask">
        <Enum name="0" start="0b0" description="Interrupt not masked." />
        <Enum name="1" start="0b1" description="Interrupt masked" />
      </BitField>
      <BitField start="8" size="1" name="IFE" description="Input FIFO DMA Enable">
        <Enum name="0" start="0b0" description="DMA Request and Done signals disabled for the Input FIFO." />
        <Enum name="1" start="0b1" description="DMA Request and Done signals enabled for the Input FIFO." />
      </BitField>
      <BitField start="9" size="1" name="IFR" description="Input FIFO DMA Request Size">
        <Enum name="0" start="0b0" description="DMA request size is 1 entry." />
        <Enum name="1" start="0b1" description="DMA request size is 4 entries." />
      </BitField>
      <BitField start="12" size="1" name="OFE" description="Output FIFO DMA Enable">
        <Enum name="0" start="0b0" description="DMA Request and Done signals disabled for the Output FIFO." />
        <Enum name="1" start="0b1" description="DMA Request and Done signals enabled for the Output FIFO." />
      </BitField>
      <BitField start="13" size="1" name="OFR" description="Output FIFO DMA Request Size">
        <Enum name="0" start="0b0" description="DMA request size is 1 entry." />
        <Enum name="1" start="0b1" description="DMA request size is 4 entries." />
      </BitField>
      <BitField start="16" size="1" name="IFS" description="Input FIFO Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="17" size="1" name="OFS" description="Output FIFO Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="20" size="1" name="KIS" description="Key Register Input Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="21" size="1" name="KOS" description="Key Register Output Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="22" size="1" name="CIS" description="Context Register Input Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="23" size="1" name="COS" description="Context Register Output Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="31" size="1" name="KAL" description="Key Register Access Lock">
        <Enum name="0" start="0b0" description="Key Register is readable." />
        <Enum name="1" start="0b1" description="Key Register is not readable." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="CW" access="Read/Write" description="Clear Written Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CM" description="Clear the Mode Register" />
      <BitField start="2" size="1" name="CDS" description="Clear the Data Size Register" />
      <BitField start="3" size="1" name="CICV" description="Clear the ICV Size Register" />
      <BitField start="5" size="1" name="CCR" description="Clear the Context Register" />
      <BitField start="6" size="1" name="CKR" description="Clear the Key Register" />
      <BitField start="30" size="1" name="COF" description="Clear Output FIFO" />
      <BitField start="31" size="1" name="CIF" description="Clear Input FIFO" />
    </Register>
    <Register start="+0x48" size="4" name="STA" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="AB" description="AESA Busy">
        <Enum name="0" start="0b0" description="AESA Idle" />
        <Enum name="1" start="0b1" description="AESA Busy." />
      </BitField>
      <BitField start="16" size="1" name="DI" description="Done Interrupt" />
      <BitField start="20" size="1" name="EI" description="Error Interrupt">
        <Enum name="0" start="0b0" description="Not Error." />
        <Enum name="1" start="0b1" description="Error Interrupt." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="ESTA" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ERRID1" description="Error ID 1">
        <Enum name="0001" start="0b0001" description="Mode Error" />
        <Enum name="0010" start="0b0010" description="Data Size Error" />
        <Enum name="0011" start="0b0011" description="Key Size Error" />
        <Enum name="0110" start="0b0110" description="Data Arrived out of Sequence Error" />
        <Enum name="1010" start="0b1010" description="ICV Check Failed" />
        <Enum name="1011" start="0b1011" description="Internal Hardware Failure" />
        <Enum name="1100" start="0b1100" description="CCM AAD Size Error (either 1. AAD flag in B0 =1 and no AAD type provided, 2. AAD flag in B0 = 0 and AAD povided, or 3. AAD flag in B0 =1 and not enough AAD provided - expecting more based on AAD size.)" />
        <Enum name="1111" start="0b1111" description="Invalid Crypto Engine Selected" />
      </BitField>
      <BitField start="8" size="4" name="CL1" description="algorithms">
        <Enum name="0000" start="0b0000" description="General Error" />
        <Enum name="0001" start="0b0001" description="AES" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AADSZ" access="Read/Write" description="AAD Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AADSZ" description="AAD size in Bytes, mod 16" />
      <BitField start="31" size="1" name="AL" description="AAD Last" />
    </Register>
    <Register start="+0x100" size="4" name="CTX_0" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x104" size="4" name="CTX_1" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x108" size="4" name="CTX_2" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x10C" size="4" name="CTX_3" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x110" size="4" name="CTX_4" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x114" size="4" name="CTX_5" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x118" size="4" name="CTX_6" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x11C" size="4" name="CTX_7" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x120" size="4" name="CTX_8" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x124" size="4" name="CTX_9" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x128" size="4" name="CTX_10" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x12C" size="4" name="CTX_11" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x130" size="4" name="CTX_12" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x134" size="4" name="CTX_13" access="Read/Write" description="Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x200" size="4" name="KEY_0" access="Read/Write" description="Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x204" size="4" name="KEY_1" access="Read/Write" description="Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x208" size="4" name="KEY_2" access="Read/Write" description="Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x20C" size="4" name="KEY_3" access="Read/Write" description="Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x4F0" size="4" name="VID1" access="ReadOnly" description="Version ID Register" reset_value="0x340100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Minor revision number." />
      <BitField start="8" size="8" name="MAJ_REV" description="Major revision number." />
      <BitField start="16" size="16" name="IP_ID" description="ID(0x0034)." />
    </Register>
    <Register start="+0x4F4" size="4" name="VID2" access="ReadOnly" description="Version ID 2 Register" reset_value="0x101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ECO_REV" description="ECO revision number." />
      <BitField start="8" size="8" name="ARCH_ERA" description="Architectural ERA." />
    </Register>
    <Register start="+0x4F8" size="4" name="CHAVID" access="ReadOnly" description="CHA Version ID Register" reset_value="0x50" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AESREV" description="AES Revision Number" />
      <BitField start="4" size="4" name="AESVID" description="AES Version ID" />
    </Register>
    <Register start="+0x7C0" size="4" name="FIFOSTA" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="IFL" description="Input FIFO Level" />
      <BitField start="15" size="1" name="IFF" description="Input FIFO Full" />
      <BitField start="16" size="7" name="OFL" description="Output FIFO Level" />
      <BitField start="31" size="1" name="OFF" description="Output FIFO Full" />
    </Register>
    <Register start="+0x7E0" size="4" name="IFIFO" access="WriteOnly" description="Input Data FIFO" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IFIFO" description="IFIFO" />
    </Register>
    <Register start="+0x7F0" size="4" name="OFIFO" access="ReadOnly" description="Output Data FIFO" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OFIFO" description="Output FIFO" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RSIM" start="0x40059000" description="RSIM">
    <Register start="+0" size="4" name="CONTROL" access="Read/Write" description="Radio System Control" reset_value="0xC00002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BLE_RF_OSC_REQ_EN" description="BLE Ref Osc (Sysclk) Request Enable" />
      <BitField start="1" size="1" name="BLE_RF_OSC_REQ_STAT" description="BLE Ref Osc (Sysclk) Request Status" />
      <BitField start="4" size="1" name="BLE_RF_OSC_REQ_INT_EN" description="BLE Ref Osc (Sysclk) Request Interrupt Enable" />
      <BitField start="5" size="1" name="BLE_RF_OSC_REQ_INT" description="BLE Ref Osc (Sysclk) Request Interrupt Flag" />
      <BitField start="8" size="4" name="RF_OSC_EN" description="RF Ref Osc Enable Select">
        <Enum name="0000" start="0b0000" description="RF Ref Osc will be controlled by the SoC, external pin, or a link layer" />
        <Enum name="0001" start="0b0001" description="RF Ref Osc on in Run/Wait" />
        <Enum name="0011" start="0b0011" description="RF Ref Osc on in Stop" />
        <Enum name="0111" start="0b0111" description="RF Ref Osc on in VLPR/VLPW" />
        <Enum name="1111" start="0b1111" description="RF Ref Osc on in VLPS" />
      </BitField>
      <BitField start="12" size="1" name="RADIO_GASKET_BYPASS_OVRD_EN" description="Radio Gasket Bypass Override Enable" />
      <BitField start="13" size="1" name="RADIO_GASKET_BYPASS_OVRD" description="Radio Gasket Bypass Override" />
      <BitField start="16" size="1" name="IPP_OBE_3V_BLE_ACTIVE_1" description="IPP_OBE_3V_BLE_ACTIVE_1" />
      <BitField start="17" size="1" name="IPP_OBE_3V_BLE_ACTIVE_2" description="IPP_OBE_3V_BLE_ACTIVE_2" />
      <BitField start="18" size="1" name="RADIO_RAM_ACCESS_OVRD_EN" description="Radio RAM Access Override Enable" />
      <BitField start="19" size="1" name="RADIO_RAM_ACCESS_OVRD" description="Radio RAM Access Override" />
      <BitField start="20" size="1" name="RSIM_DSM_EXIT" description="BLE Force Deep Sleep Mode Exit" />
      <BitField start="22" size="1" name="RSIM_STOP_ACK_OVRD_EN" description="Stop Acknowledge Override Enable" />
      <BitField start="23" size="1" name="RSIM_STOP_ACK_OVRD" description="Stop Acknowledge Override" />
      <BitField start="24" size="1" name="RF_OSC_READY" description="RF Ref Osc Ready" />
      <BitField start="25" size="1" name="RF_OSC_READY_OVRD_EN" description="RF Ref Osc Ready Override Enable" />
      <BitField start="26" size="1" name="RF_OSC_READY_OVRD" description="RF Ref Osc Ready Override" />
      <BitField start="28" size="1" name="BLOCK_SOC_RESETS" description="Block SoC Resets of the Radio" />
      <BitField start="29" size="1" name="BLOCK_RADIO_OUTPUTS" description="Block Radio Outputs" />
      <BitField start="30" size="1" name="ALLOW_DFT_RESETS" description="Allow the DFT Reset Pin to Reset the Radio" />
      <BitField start="31" size="1" name="RADIO_RESET_BIT" description="Software Reset for the Radio" />
    </Register>
    <Register start="+0x4" size="4" name="ACTIVE_DELAY" access="Read/Write" description="Radio Active Early Warning" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BLE_FINE_DELAY" description="BLE Active Fine Delay" />
      <BitField start="16" size="4" name="BLE_COARSE_DELAY" description="BLE Active Coarse Delay" />
    </Register>
    <Register start="+0x8" size="4" name="MAC_MSB" access="ReadOnly" description="Radio MAC Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MAC_ADDR_MSB" description="Radio MAC Address MSB" />
    </Register>
    <Register start="+0xC" size="4" name="MAC_LSB" access="ReadOnly" description="Radio MAC Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAC_ADDR_LSB" description="Radio MAC Address LSB" />
    </Register>
    <Register start="+0x10" size="4" name="MISC" access="Read/Write" description="Radio Miscellaneous" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ANALOG_TEST_EN" description="RSIM Analog Test Mux Enables" />
      <BitField start="24" size="8" name="RADIO_VERSION" description="Radio Version ID number" />
    </Register>
    <Register start="+0x100" size="4" name="DSM_TIMER" access="ReadOnly" description="Deep Sleep Timer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="DSM_TIMER" description="Deep Sleep Mode Timer" />
    </Register>
    <Register start="+0x104" size="4" name="DSM_CONTROL" access="Read/Write" description="Deep Sleep Timer Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DSM_ANT_READY" description="ANT Ready for Deep Sleep Mode" />
      <BitField start="1" size="1" name="ANT_DEEP_SLEEP_STATUS" description="ANT Link Layer Deep Sleep Mode Status" />
      <BitField start="2" size="1" name="DSM_ANT_FINISHED" description="ANT Deep Sleep Time Finished" />
      <BitField start="3" size="1" name="ANT_SYSCLK_REQUEST_EN" description="Enable ANT Link Layer to Request RF OSC" />
      <BitField start="4" size="1" name="ANT_SLEEP_REQUEST" description="ANT Link Layer Deep Sleep Requested" />
      <BitField start="5" size="1" name="ANT_SYSCLK_REQ" description="ANT Link Layer RF OSC Request Status" />
      <BitField start="6" size="1" name="ANT_SYSCLK_INTERRUPT_EN" description="ANT Link Layer RF OSC Request Interrupt Enable" />
      <BitField start="7" size="1" name="ANT_SYSCLK_REQ_INT" description="Interrupt Flag from an ANT Link Layer RF OSC Request" />
      <BitField start="8" size="1" name="DSM_GEN_READY" description="Generic FSK Ready for Deep Sleep Mode" />
      <BitField start="9" size="1" name="GEN_DEEP_SLEEP_STATUS" description="Generic FSK Link Layer Deep Sleep Mode Status" />
      <BitField start="10" size="1" name="DSM_GEN_FINISHED" description="Generic FSK Deep Sleep Time Finished" />
      <BitField start="11" size="1" name="GEN_SYSCLK_REQUEST_EN" description="Enable Generic FSK Link Layer to Request RF OSC" />
      <BitField start="12" size="1" name="GEN_SLEEP_REQUEST" description="Generic FSK Link Layer Deep Sleep Requested" />
      <BitField start="13" size="1" name="GEN_SYSCLK_REQ" description="Generic FSK Link Layer RF OSC Request Status" />
      <BitField start="14" size="1" name="GEN_SYSCLK_INTERRUPT_EN" description="Generic FSK Link Layer RF OSC Request Interrupt Enable" />
      <BitField start="15" size="1" name="GEN_SYSCLK_REQ_INT" description="Interrupt Flag from an Generic FSK Link Layer RF OSC Request" />
      <BitField start="16" size="1" name="DSM_ZIG_READY" description="802.15.4 Ready for Deep Sleep Mode" />
      <BitField start="17" size="1" name="ZIG_DEEP_SLEEP_STATUS" description="802.15.4 Link Layer Deep Sleep Mode Status" />
      <BitField start="18" size="1" name="DSM_ZIG_FINISHED" description="802.15.4 Deep Sleep Time Finished" />
      <BitField start="19" size="1" name="ZIG_SYSCLK_REQUEST_EN" description="Enable 802.15.4 Link Layer to Request RF OSC" />
      <BitField start="20" size="1" name="ZIG_SLEEP_REQUEST" description="802.15.4 Link Layer Deep Sleep Requested" />
      <BitField start="21" size="1" name="ZIG_SYSCLK_REQ" description="802.15.4 Link Layer RF OSC Request Status" />
      <BitField start="22" size="1" name="ZIG_SYSCLK_INTERRUPT_EN" description="802.15.4 Link Layer RF OSC Request Interrupt Enable" />
      <BitField start="23" size="1" name="ZIG_SYSCLK_REQ_INT" description="Interrupt Flag from an 802.15.4 Link Layer RF OSC Request" />
      <BitField start="27" size="1" name="DSM_TIMER_CLR" description="Deep Sleep Mode Timer Clear" />
      <BitField start="31" size="1" name="DSM_TIMER_EN" description="Deep Sleep Mode Timer Enable" />
    </Register>
    <Register start="+0x108" size="4" name="DSM_OSC_OFFSET" access="Read/Write" description="Deep Sleep Wakeup Time Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="DSM_OSC_STABILIZE_TIME" description="Deep Sleep Wakeup RF OSC Stabilize Time" />
    </Register>
    <Register start="+0x10C" size="4" name="ANT_SLEEP" access="Read/Write" description="ANT Link Layer Sleep Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="ANT_SLEEP_TIME" description="ANT Link Layer Sleep Time" />
    </Register>
    <Register start="+0x110" size="4" name="ANT_WAKE" access="Read/Write" description="ANT Link Layer Wake Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="ANT_WAKE_TIME" description="ANT Link Layer Wake Time" />
    </Register>
    <Register start="+0x114" size="4" name="ZIG_SLEEP" access="Read/Write" description="802.15.4 Link Layer Sleep Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="ZIG_SLEEP_TIME" description="802.15.4 Link Layer Sleep Time" />
    </Register>
    <Register start="+0x118" size="4" name="ZIG_WAKE" access="Read/Write" description="802.15.4 Link Layer Wake Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="ZIG_WAKE_TIME" description="802.15.4 Link Layer Wake Time" />
    </Register>
    <Register start="+0x11C" size="4" name="GEN_SLEEP" access="Read/Write" description="Generic FSK Link Layer Sleep Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GEN_SLEEP_TIME" description="Generic FSK Link Layer Sleep Time" />
    </Register>
    <Register start="+0x120" size="4" name="GEN_WAKE" access="Read/Write" description="Generic FSK Link Layer Wake Time" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GEN_WAKE_TIME" description="Generic FSK Link Layer Wake Time" />
    </Register>
    <Register start="+0x124" size="4" name="RF_OSC_CTRL" access="Read/Write" description="Radio Oscillator Control" reset_value="0x203806" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BB_XTAL_ALC_COUNT_SEL" description="rmap_bb_xtal_alc_count_sel_hv[1:0]" />
      <BitField start="2" size="1" name="BB_XTAL_ALC_ON" description="rmap_bb_xtal_alc_on_hv" />
      <BitField start="3" size="1" name="RF_OSC_BYPASS_EN" description="RF Ref Osc Bypass Enable" />
      <BitField start="4" size="5" name="BB_XTAL_COMP_BIAS" description="rmap_bb_xtal_comp_bias_hv[4:0]" />
      <BitField start="9" size="1" name="BB_XTAL_DC_COUP_MODE_EN" description="rmap_bb_xtal_dc_coup_mode_en_hv" />
      <BitField start="10" size="1" name="BB_XTAL_DIAGSEL" description="rmap_bb_xtal_diagsel_hv" />
      <BitField start="11" size="1" name="BB_XTAL_DIG_CLK_ON" description="rmap_bb_xtal_dig_clk_on_hv" />
      <BitField start="12" size="5" name="BB_XTAL_GM" description="rmap_bb_xtal_gm_hv[4:0]" />
      <BitField start="17" size="1" name="BB_XTAL_ON_OVRD" description="rmap_bb_xtal_on_ovrd_hv" />
      <BitField start="18" size="1" name="BB_XTAL_ON_OVRD_ON" description="rmap_bb_xtal_on_ovrd_on_hv" />
      <BitField start="20" size="2" name="BB_XTAL_READY_COUNT_SEL" description="rmap_bb_xtal_ready_count_sel_hv[1:0]" />
      <BitField start="27" size="1" name="RADIO_EXT_OSC_RF_EN_SEL" description="Radio External Request for RF OSC Select" />
      <BitField start="28" size="1" name="RADIO_EXT_OSC_OVRD" description="Radio External Request for RF OSC Override" />
      <BitField start="29" size="1" name="RADIO_EXT_OSC_OVRD_EN" description="Radio External Request for RF OSC Override Enable" />
      <BitField start="30" size="1" name="RADIO_RF_ABORT_OVRD" description="Radio RF Abort Override" />
      <BitField start="31" size="1" name="RADIO_RF_ABORT_OVRD_EN" description="Radio RF Abort Override Enable" />
    </Register>
    <Register start="+0x128" size="4" name="ANA_TEST" access="Read/Write" description="Radio Analog Test Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BB_LDO_LS_BYP" description="rmap_bb_ldo_ls_byp_hv" />
      <BitField start="1" size="1" name="BB_LDO_LS_DIAGSEL" description="rmap_bb_ldo_ls_diagsel_hv" />
      <BitField start="2" size="1" name="BB_LDO_XO_BYP_ON" description="rmap_bb_ldo_xo_byp_on_hv" />
      <BitField start="3" size="1" name="BB_LDO_XO_DIAGSEL" description="rmap_bb_ldo_xo_diagsel_hv" />
      <BitField start="4" size="1" name="BB_XTAL_TEST" description="rmap_bb_xtal_test_en_hv" />
      <BitField start="5" size="1" name="BG_DIAGBUF" description="rmap_bg_diagbuf_hv" />
      <BitField start="6" size="1" name="BG_DIAGSEL" description="rmap_bg_diagsel_hv" />
      <BitField start="7" size="1" name="BG_STARTUPFORCE" description="rmap_bg_startupforce_hv" />
      <BitField start="8" size="1" name="DIAG_1234_ON" description="rmap_diag_1234_on_hv" />
      <BitField start="9" size="2" name="DIAG2SOCADC_DEC" description="rmap_diag2socadc_dec_hv[1:0]" />
      <BitField start="11" size="1" name="DIAG2SOCADC_DEC_ON" description="rmap_diag2socadc_dec_on_hv" />
      <BitField start="12" size="3" name="DIAGCODE" description="rmap_diagcode_hv[2:0]" />
    </Register>
    <Register start="+0x12C" size="4" name="ANA_TRIM" access="Read/Write" description="Radio Analog Trim Registers" reset_value="0x784B0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BB_LDO_LS_SPARE" description="rmap_bb_ldo_ls_spare_hv[1:0]" />
      <BitField start="3" size="3" name="BB_LDO_LS_TRIM" description="rmap_bb_ldo_ls_trim_hv[2:0]" />
      <BitField start="6" size="2" name="BB_LDO_XO_SPARE" description="rmap_bb_ldo_xo_spare_hv[1:0]" />
      <BitField start="8" size="3" name="BB_LDO_XO_TRIM" description="rmap_bb_ldo_xo_trim_hv[2:0]" />
      <BitField start="11" size="5" name="BB_XTAL_SPARE" description="rmap_bb_xtal_spare_hv[4:0]" />
      <BitField start="16" size="8" name="BB_XTAL_TRIM" description="rmap_bb_xtal_trim_hv[7:0]" />
      <BitField start="24" size="4" name="BG_1V_TRIM" description="rmap_bg_1v_trim_hv[3:0]" />
      <BitField start="28" size="4" name="BG_IBIAS_5U_TRIM" description="rmap_bg_ibias_5u_trim_hv[3:0]" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCDC" start="0x4005A000" description="DC to DC Converter">
    <Register start="+0" size="4" name="DCDC_REG0" access="Read/Write" description="DCDC REGISTER 0" reset_value="0x4180000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DCDC_DISABLE_AUTO_CLK_SWITCH" description="Disable automatic clock switch from internal oscillator to external clock." />
      <BitField start="2" size="1" name="DCDC_SEL_CLK" description="Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH is set." />
      <BitField start="3" size="1" name="DCDC_PWD_OSC_INT" description="Power down internal oscillator. Only set this bit when 32M crystal oscillator is available." />
      <BitField start="9" size="1" name="DCDC_LP_DF_CMP_ENABLE" description="Enable low power differential comparators, to sense lower supply in pulsed mode" />
      <BitField start="10" size="2" name="DCDC_VBAT_DIV_CTRL" description="Controls VBAT voltage divider" />
      <BitField start="17" size="2" name="DCDC_LP_STATE_HYS_L" description="Configure the hysteretic lower threshold value in low power mode">
        <Enum name="00" start="0b00" description="Target voltage value - 0 mV" />
        <Enum name="01" start="0b01" description="Target voltage value - 25 mV" />
        <Enum name="10" start="0b10" description="Target voltage value - 50 mV" />
        <Enum name="11" start="0b11" description="Target voltage value - 75 mV" />
      </BitField>
      <BitField start="19" size="2" name="DCDC_LP_STATE_HYS_H" description="Configure the hysteretic upper threshold value in low power mode">
        <Enum name="00" start="0b00" description="Target voltage value + 0 mV" />
        <Enum name="01" start="0b01" description="Target voltage value + 25 mV" />
        <Enum name="10" start="0b10" description="Target voltage value + 50 mV" />
        <Enum name="11" start="0b11" description="Target voltage value + 75 mV" />
      </BitField>
      <BitField start="21" size="1" name="HYST_LP_COMP_ADJ" description="Adjust hysteretic value in low power comparator." />
      <BitField start="22" size="1" name="HYST_LP_CMP_DISABLE" description="Disable hysteresis in low power comparator." />
      <BitField start="23" size="1" name="OFFSET_RSNS_LP_ADJ" description="Adjust hysteretic value in low power voltage sense." />
      <BitField start="24" size="1" name="OFFSET_RSNS_LP_DISABLE" description="Disable hysteresis in low power voltage sense." />
      <BitField start="25" size="1" name="DCDC_LESS_I" description="Reduce DCDC current. It will save approximately 20 uA in RUN." />
      <BitField start="26" size="1" name="PWD_CMP_OFFSET" description="Power down output range comparator" />
      <BitField start="27" size="1" name="DCDC_XTALOK_DISABLE" description="Disable xtalok detection circuit." />
      <BitField start="28" size="1" name="PSWITCH_STATUS" description="Status register to indicate PSWITCH status" />
      <BitField start="29" size="1" name="VLPS_CONFIG_DCDC_HP" description="Selects behavior of DCDC in device VLPS low power mode" />
      <BitField start="30" size="1" name="VLPR_VLPW_CONFIG_DCDC_HP" description="Selects behavior of DCDC in device VLPR and VLPW low power modes" />
      <BitField start="31" size="1" name="DCDC_STS_DC_OK" description="Status register to indicate DCDC lock" />
    </Register>
    <Register start="+0x4" size="4" name="DCDC_REG1" access="Read/Write" description="DCDC REGISTER 1" reset_value="0x17C21C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="POSLIMIT_BUCK_IN" description="Upper limit duty cycle limit in DC-DC converter" />
      <BitField start="7" size="7" name="POSLIMIT_BOOST_IN" description="Upper limit duty cycle limit in DC-DC converter" />
      <BitField start="21" size="1" name="DCDC_LOOPCTRL_CM_HST_THRESH" description="Enable hysteresis in switching converter common mode analog comparators" />
      <BitField start="22" size="1" name="DCDC_LOOPCTRL_DF_HST_THRESH" description="Enable hysteresis in switching converter differential mode analog comparators" />
      <BitField start="23" size="1" name="DCDC_LOOPCTRL_EN_CM_HYST" description="Enable hysteresis in switching converter common mode analog comparators" />
      <BitField start="24" size="1" name="DCDC_LOOPCTRL_EN_DF_HYST" description="Enable hysteresis in switching converter differential mode analog comparators" />
    </Register>
    <Register start="+0x8" size="4" name="DCDC_REG2" access="Read/Write" description="DCDC REGISTER 2" reset_value="0x4009" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="DCDC_LOOPCTRL_HYST_SIGN" description="Invert the sign of the hysteresis in DC-DC analog comparators. This bit is set when in Pulsed mode." />
      <BitField start="15" size="1" name="DCDC_BATTMONITOR_EN_BATADJ" description="This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field" />
      <BitField start="16" size="10" name="DCDC_BATTMONITOR_BATT_VAL" description="Software should be configured to place the battery voltage in this register measured with an 8 mV LSB resolution through the ADC" />
    </Register>
    <Register start="+0xC" size="4" name="DCDC_REG3" access="Read/Write" description="DCDC REGISTER 3" reset_value="0xAA46" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCDC_VDD1P8CTRL_TRG" description="Target value of VDD1P8, 25 mV each step in two ranges, from 0x00 to 0x11 and 0x20 to 0x3F.">
        <Enum name="0" start="0b0" description="1.65 V" />
        <Enum name="110" start="0b110" description="1.8 V" />
        <Enum name="10001" start="0b10001" description="2.075 V" />
        <Enum name="100000" start="0b100000" description="2.8 V" />
        <Enum name="110100" start="0b110100" description="3.3 V" />
        <Enum name="111111" start="0b111111" description="3.575 V" />
      </BitField>
      <BitField start="6" size="5" name="DCDC_VDD1P5CTRL_TRG_BUCK" description="Target value of VDD1P5 in buck mode, 25 mV each step from 0x00 to 0x0F">
        <Enum name="1111" start="0b01111" description="1.65 V" />
        <Enum name="1001" start="0b01001" description="1.5 V" />
        <Enum name="0" start="0b00000" description="1.275 V" />
      </BitField>
      <BitField start="11" size="5" name="DCDC_VDD1P5CTRL_TRG_BOOST" description="Target value of VDD1P5 in boost mode, 25 mV each step from 0x00 to 0x0F">
        <Enum name="10101" start="0b10101" description="1.8 V" />
        <Enum name="1111" start="0b01111" description="1.65 V" />
        <Enum name="1001" start="0b01001" description="1.5 V" />
        <Enum name="0" start="0b00000" description="1.275 V" />
      </BitField>
      <BitField start="17" size="4" name="DCDC_VDD1P5CTRL_ADJTN" description="Adjust value of duty cycle when switching between VDD1P5 and VDD1P8. The unit is 1/32 or 3.125%." />
      <BitField start="21" size="1" name="DCDC_MINPWR_DC_HALFCLK_PULSED" description="Set DCDC clock to half frequency for the Pulsed mode." />
      <BitField start="22" size="1" name="DCDC_MINPWR_DOUBLE_FETS_PULSED" description="Use double switch FET for the Pulsed mode." />
      <BitField start="23" size="1" name="DCDC_MINPWR_HALF_FETS_PULSED" description="Use half switch FET for the Pulsed mode." />
      <BitField start="24" size="1" name="DCDC_MINPWR_DC_HALFCLK" description="Set DCDC clock to half frequency for the continuous mode." />
      <BitField start="25" size="1" name="DCDC_MINPWR_DOUBLE_FETS" description="Use double switch FET for the continuous mode." />
      <BitField start="26" size="1" name="DCDC_MINPWR_HALF_FETS" description="Use half switch FET for the continuous mode." />
      <BitField start="29" size="1" name="DCDC_VDD1P5CTRL_DISABLE_STEP" description="Disable stepping for VDD1P5. Must set this bit before enter low power modes." />
      <BitField start="30" size="1" name="DCDC_VDD1P8CTRL_DISABLE_STEP" description="Disable stepping for VDD1P8. Must set this bit before enter low power modes." />
    </Register>
    <Register start="+0x10" size="4" name="DCDC_REG4" access="Read/Write" description="DCDC REGISTER 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCDC_SW_SHUTDOWN" description="Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH to high momentarily (min 50 ms).DCDC_SW_SHUTDOWN should not be used in boost mode because when user write this bit, MCU won't be POR and enters an abnormal state." />
      <BitField start="16" size="16" name="UNLOCK" description="0x3E77 KEY-Key needed to unlock HW_POWER_RESET register" />
    </Register>
    <Register start="+0x18" size="4" name="DCDC_REG6" access="Read/Write" description="DCDC REGISTER 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PSWITCH_INT_RISE_EN" description="Enable rising edge detect for interrupt." />
      <BitField start="1" size="1" name="PSWITCH_INT_FALL_EN" description="Enable falling edge detect for interrupt." />
      <BitField start="2" size="1" name="PSWITCH_INT_CLEAR" description="Write 1 to clear interrupt. Set to 0 after clear." />
      <BitField start="3" size="1" name="PSWITCH_INT_MUTE" description="Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS." />
      <BitField start="31" size="1" name="PSWITCH_INT_STS" description="PSWITCH edge detection interrupt status" />
    </Register>
    <Register start="+0x1C" size="4" name="DCDC_REG7" access="Read/Write" description="DCDC REGISTER 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="INTEGRATOR_VALUE" description="Integrator value which can be loaded in pulsed mode" />
      <BitField start="19" size="1" name="INTEGRATOR_VALUE_SEL" description="Select the integrator value from above register or saved value in hardware." />
      <BitField start="20" size="1" name="PULSE_RUN_SPEEDUP" description="Enable pulse run speedup" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="BTLE_RF" start="0x4005B000" description="BLE_RF">
    <Register start="+0x600" size="2" name="BLE_PART_ID" access="ReadOnly" description="BLUETOOTH LOW ENERGY PART ID" reset_value="0x3" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="BLE_PART_ID" description="BLE Part ID">
        <Enum name="0" start="0b0" description="Pre-production" />
        <Enum name="1" start="0b1" description="Pre-production" />
        <Enum name="2" start="0b10" description="KW40Z" />
        <Enum name="3" start="0b11" description="KW41Z" />
      </BitField>
    </Register>
    <Register start="+0x604" size="2" name="DSM_STATUS" access="ReadOnly" description="BLE DSM STATUS" reset_value="0" reset_mask="0xFFF8">
      <BitField start="0" size="1" name="ORF_SYSCLK_REQ" description="RF Oscillator Requested" />
      <BitField start="1" size="1" name="RIF_LL_ACTIVE" description="Link Layer Active" />
      <BitField start="2" size="1" name="XCVR_BUSY" description="Transceiver Busy Status Bit">
        <Enum name="0" start="0b0" description="RF Channel in available (TSM is idle)" />
        <Enum name="1" start="0b1" description="RF Channel in use (TSM is busy)" />
      </BitField>
    </Register>
    <Register start="+0x608" size="2" name="MISC_CTRL" access="Read/Write" description="BLUETOOTH LOW ENERGY MISCELLANEOUS CONTROL" reset_value="0" reset_mask="0xFFFF">
      <BitField start="1" size="1" name="TSM_INTR_EN" description="TSM Interrupt Enable">
        <Enum name="0" start="0b0" description="a TSM Interrupt during a BLE TX or RX sequence will not set bit [8] of BLE EVENT_STATUS" />
        <Enum name="1" start="0b1" description="a TSM Interrupt during a BLE TX or RX sequence will set bit [8] of BLE EVENT_STATUS" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_RX_DIG" start="0x4005C000" description="XCVR_RX_DIG">
    <Register start="+0" size="4" name="RX_DIG_CTRL" access="Read/Write" description="RX Digital Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_ADC_NEGEDGE" description="Receive ADC Negative Edge Selection">
        <Enum name="0" start="0b0" description="Register ADC data on positive edge of clock" />
        <Enum name="1" start="0b1" description="Register ADC data on negative edge of clock" />
      </BitField>
      <BitField start="1" size="1" name="RX_CH_FILT_BYPASS" description="Receive Channel Filter Bypass">
        <Enum name="0" start="0b0" description="Channel filter is enabled." />
        <Enum name="1" start="0b1" description="Disable and bypass channel filter." />
      </BitField>
      <BitField start="2" size="1" name="RX_ADC_RAW_EN" description="ADC Raw Mode selection">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="The decimation filter's 12bit output consists of ADC samples in the 8 LSBs. This is for test purposes only to observe ADC output via XCVR DMA or DTEST." />
      </BitField>
      <BitField start="3" size="1" name="RX_ADC_POL" description="Receive ADC Polarity">
        <Enum name="0" start="0b0" description="ADC output of 1'b0 maps to -1, 1'b1 maps to +1 (default)" />
        <Enum name="1" start="0b1" description="ADC output of 1'b0 maps to +1, 1'b1 maps to -1" />
      </BitField>
      <BitField start="4" size="3" name="RX_DEC_FILT_OSR" description="Decimation Filter Oversampling">
        <Enum name="0" start="0b000" description="OSR 4" />
        <Enum name="1" start="0b001" description="OSR 8" />
        <Enum name="2" start="0b010" description="OSR 16" />
        <Enum name="4" start="0b100" description="OSR 32" />
        <Enum name="3" start="0b011" description="OSR 6" />
        <Enum name="5" start="0b101" description="OSR 12" />
        <Enum name="6" start="0b110" description="OSR 24" />
      </BitField>
      <BitField start="8" size="1" name="RX_FSK_ZB_SEL" description="FSK / 802.15.4 demodulator select">
        <Enum name="0" start="0b0" description="FSK demodulator." />
        <Enum name="1" start="0b1" description="802.15.4 demodulator." />
      </BitField>
      <BitField start="9" size="1" name="RX_NORM_EN" description="Normalizer Enable">
        <Enum name="0" start="0b0" description="Normalizer is disabled." />
        <Enum name="1" start="0b1" description="Normalizer is enabled." />
      </BitField>
      <BitField start="10" size="1" name="RX_RSSI_EN" description="RSSI Measurement Enable">
        <Enum name="0" start="0b0" description="RSSI measurement is disabled." />
        <Enum name="1" start="0b1" description="RSSI measurement is enabled." />
      </BitField>
      <BitField start="11" size="1" name="RX_AGC_EN" description="AGC Global Enable">
        <Enum name="0" start="0b0" description="AGC is disabled." />
        <Enum name="1" start="0b1" description="AGC is enabled." />
      </BitField>
      <BitField start="12" size="1" name="RX_DCOC_EN" description="DCOC Enable">
        <Enum name="0" start="0b0" description="DCOC is disabled." />
        <Enum name="1" start="0b1" description="DCOC is enabled." />
      </BitField>
      <BitField start="13" size="1" name="RX_DCOC_CAL_EN" description="DCOC Calibration Enable">
        <Enum name="0" start="0b0" description="DCOC calibration is disabled." />
        <Enum name="1" start="0b1" description="DCOC calibration is enabled." />
      </BitField>
      <BitField start="14" size="1" name="RX_IQ_SWAP" description="RX IQ Swap">
        <Enum name="0" start="0b0" description="IQ swap is disabled." />
        <Enum name="1" start="0b1" description="IQ swap is enabled." />
      </BitField>
      <BitField start="15" size="1" name="RX_DC_RESID_EN" description="DC Residual Enable">
        <Enum name="0" start="0b0" description="DC Residual block is disabled." />
        <Enum name="1" start="0b1" description="DC Residual block is enabled." />
      </BitField>
      <BitField start="16" size="1" name="RX_SRC_EN" description="RX Sample Rate Converter Enable">
        <Enum name="0" start="0b0" description="SRC is disabled." />
        <Enum name="1" start="0b1" description="SRC is enabled." />
      </BitField>
      <BitField start="17" size="1" name="RX_SRC_RATE" description="RX Sample Rate Converter Rate Selections">
        <Enum name="0" start="0b0" description="SRC is configured for a First Order Hold rate of 8/13." />
        <Enum name="1" start="0b1" description="SRC is configured for a Zero Order Hold rate of 12/13." />
      </BitField>
      <BitField start="18" size="1" name="RX_DMA_DTEST_EN" description="RX DMA and DTEST enable" />
      <BitField start="20" size="5" name="RX_DEC_FILT_GAIN" description="Decimation Filter Fractional Gain" />
      <BitField start="25" size="1" name="RX_DEC_FILT_HZD_CORR_DIS" description="Decimator filter hazard correction disable" />
      <BitField start="28" size="1" name="RX_DEC_FILT_HAZARD" description="Decimator output, hazard condition detected">
        <Enum name="0" start="0b0" description="A hazard condition has not been detected" />
        <Enum name="1" start="0b1" description="A hazard condition has been detected" />
      </BitField>
      <BitField start="29" size="1" name="RX_RSSI_FILT_HAZARD" description="Decimator output for RSSI, hazard condition detected">
        <Enum name="0" start="0b0" description="A hazard condition has not been detected" />
        <Enum name="1" start="0b1" description="A hazard condition has been detected" />
      </BitField>
      <BitField start="30" size="1" name="RX_DEC_FILT_SAT_I" description="Decimator output, saturation detected for I channel">
        <Enum name="0" start="0b0" description="A saturation condition has not occurred." />
        <Enum name="1" start="0b1" description="A saturation condition has occurred." />
      </BitField>
      <BitField start="31" size="1" name="RX_DEC_FILT_SAT_Q" description="Decimator output, saturation detected for Q channel">
        <Enum name="0" start="0b0" description="A saturation condition has not occurred." />
        <Enum name="1" start="0b1" description="A saturation condition has occurred." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="AGC_CTRL_0" access="Read/Write" description="AGC Control 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLOW_AGC_EN" description="Slow AGC Enable" />
      <BitField start="1" size="2" name="SLOW_AGC_SRC" description="Slow AGC Source Selection">
        <Enum name="0" start="0b00" description="Access Address match (for active protocol)" />
        <Enum name="1" start="0b01" description="Preamble Detect (for active protocol)" />
        <Enum name="2" start="0b10" description="Fast AGC expire timer" />
      </BitField>
      <BitField start="3" size="1" name="AGC_FREEZE_EN" description="AGC Freeze Enable" />
      <BitField start="4" size="1" name="AGC_FREEZE_PRE_OR_AA" description="AGC Freeze Source Selection">
        <Enum name="0" start="0b0" description="Access Address match (for active protocol)" />
        <Enum name="1" start="0b1" description="Preamble Detect (for active protocol)" />
      </BitField>
      <BitField start="6" size="1" name="AGC_UP_EN" description="AGC Up Enable" />
      <BitField start="7" size="1" name="AGC_UP_SRC" description="AGC Up Source">
        <Enum name="0" start="0b0" description="PDET LO" />
        <Enum name="1" start="0b1" description="RSSI" />
      </BitField>
      <BitField start="8" size="4" name="AGC_DOWN_BBA_STEP_SZ" description="AGC_DOWN_BBA_STEP_SZ" />
      <BitField start="12" size="4" name="AGC_DOWN_LNA_STEP_SZ" description="AGC_DOWN_LNA_STEP_SZ" />
      <BitField start="16" size="8" name="AGC_UP_RSSI_THRESH" description="AGC UP RSSI Threshold" />
      <BitField start="24" size="8" name="AGC_DOWN_RSSI_THRESH" description="AGC DOWN RSSI Threshold" />
    </Register>
    <Register start="+0x8" size="4" name="AGC_CTRL_1" access="Read/Write" description="AGC Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_ALT_CODE" description="BBA_ALT_CODE" />
      <BitField start="4" size="8" name="LNA_ALT_CODE" description="LNA_ALT_CODE" />
      <BitField start="12" size="4" name="LNA_USER_GAIN" description="LNA_USER_GAIN" />
      <BitField start="16" size="4" name="BBA_USER_GAIN" description="BBA_USER_GAIN" />
      <BitField start="20" size="1" name="USER_LNA_GAIN_EN" description="User LNA Gain Enable" />
      <BitField start="21" size="1" name="USER_BBA_GAIN_EN" description="User BBA Gain Enable" />
      <BitField start="22" size="1" name="PRESLOW_EN" description="Pre-slow Enable">
        <Enum name="0" start="0b0" description="Pre-slow is disabled." />
        <Enum name="1" start="0b1" description="Pre-slow is enabled." />
      </BitField>
      <BitField start="24" size="8" name="LNA_GAIN_SETTLE_TIME" description="LNA_GAIN_SETTLE_TIME" />
    </Register>
    <Register start="+0xC" size="4" name="AGC_CTRL_2" access="Read/Write" description="AGC Control 2" reset_value="0xA69000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BBA_PDET_RST" description="BBA PDET Reset" />
      <BitField start="1" size="1" name="TZA_PDET_RST" description="TZA PDET Reset" />
      <BitField start="2" size="1" name="MAN_PDET_RST" description="MAN PDET Reset">
        <Enum name="0" start="0b0" description="The peak detector reset signals are controlled automatically by the AGC." />
        <Enum name="1" start="0b1" description="The BBA_PDET_RST and TZA_PDET_RST are used to manually control the peak detector reset signals." />
      </BitField>
      <BitField start="4" size="8" name="BBA_GAIN_SETTLE_TIME" description="BBA Gain Settle Time" />
      <BitField start="12" size="3" name="BBA_PDET_SEL_LO" description="BBA PDET Threshold Low">
        <Enum name="000" start="0b000" description="0.600V" />
        <Enum name="001" start="0b001" description="0.615V" />
        <Enum name="010" start="0b010" description="0.630V" />
        <Enum name="011" start="0b011" description="0.645V" />
        <Enum name="100" start="0b100" description="0.660V" />
        <Enum name="101" start="0b101" description="0.675V" />
        <Enum name="110" start="0b110" description="0.690V" />
        <Enum name="111" start="0b111" description="0.705V" />
      </BitField>
      <BitField start="15" size="3" name="BBA_PDET_SEL_HI" description="BBA PDET Threshold High">
        <Enum name="000" start="0b000" description="0.600V" />
        <Enum name="001" start="0b001" description="0.795V" />
        <Enum name="010" start="0b010" description="0.900V" />
        <Enum name="011" start="0b011" description="0.945V" />
        <Enum name="100" start="0b100" description="1.005V" />
        <Enum name="101" start="0b101" description="1.050V" />
        <Enum name="110" start="0b110" description="1.095V" />
        <Enum name="111" start="0b111" description="1.155V" />
      </BitField>
      <BitField start="18" size="3" name="TZA_PDET_SEL_LO" description="TZA PDET Threshold Low">
        <Enum name="000" start="0b000" description="0.600V" />
        <Enum name="001" start="0b001" description="0.615V" />
        <Enum name="010" start="0b010" description="0.630V" />
        <Enum name="011" start="0b011" description="0.645V" />
        <Enum name="100" start="0b100" description="0.660V" />
        <Enum name="101" start="0b101" description="0.675V" />
        <Enum name="110" start="0b110" description="0.690V" />
        <Enum name="111" start="0b111" description="0.705V" />
      </BitField>
      <BitField start="21" size="3" name="TZA_PDET_SEL_HI" description="TZA PDET Threshold High">
        <Enum name="000" start="0b000" description="0.60V" />
        <Enum name="001" start="0b001" description="0.63V" />
        <Enum name="010" start="0b010" description="0.66V" />
        <Enum name="011" start="0b011" description="0.69V" />
        <Enum name="100" start="0b100" description="0.72V" />
        <Enum name="101" start="0b101" description="0.75V" />
        <Enum name="110" start="0b110" description="0.78V" />
        <Enum name="111" start="0b111" description="0.81V" />
      </BitField>
      <BitField start="24" size="6" name="AGC_FAST_EXPIRE" description="AGC Fast Expire" />
      <BitField start="30" size="1" name="LNA_LG_ON_OVR" description="LNA_LG_ON override" />
      <BitField start="31" size="1" name="LNA_HG_ON_OVR" description="LNA_HG_ON override" />
    </Register>
    <Register start="+0x10" size="4" name="AGC_CTRL_3" access="Read/Write" description="AGC Control 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="AGC_UNFREEZE_TIME" description="AGC Unfreeze Time" />
      <BitField start="13" size="3" name="AGC_PDET_LO_DLY" description="AGC Peak Detect Low Delay" />
      <BitField start="16" size="7" name="AGC_RSSI_DELT_H2S" description="AGC_RSSI_DELT_H2S" />
      <BitField start="23" size="5" name="AGC_H2S_STEP_SZ" description="AGC_H2S_STEP_SZ" />
      <BitField start="28" size="4" name="AGC_UP_STEP_SZ" description="AGC Up Step Size" />
    </Register>
    <Register start="+0x14" size="4" name="AGC_STAT" access="ReadOnly" description="AGC Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BBA_PDET_LO_STAT" description="BBA Peak Detector Low Status" />
      <BitField start="1" size="1" name="BBA_PDET_HI_STAT" description="BBA Peak Detector High Status" />
      <BitField start="2" size="1" name="TZA_PDET_LO_STAT" description="TZA Peak Detector Low Status" />
      <BitField start="3" size="1" name="TZA_PDET_HI_STAT" description="TZA Peak Detector High Status" />
      <BitField start="4" size="5" name="CURR_AGC_IDX" description="Current AGC Gain Index" />
      <BitField start="9" size="1" name="AGC_FROZEN" description="AGC Frozen Status">
        <Enum name="0" start="0b0" description="AGC is not frozen." />
        <Enum name="1" start="0b1" description="AGC is frozen." />
      </BitField>
      <BitField start="16" size="8" name="RSSI_ADC_RAW" description="ADC RAW RSSI Reading" />
    </Register>
    <Register start="+0x18" size="4" name="RSSI_CTRL_0" access="Read/Write" description="RSSI Control 0" reset_value="0x300000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RSSI_USE_VALS" description="RSSI Values Selection" />
      <BitField start="1" size="2" name="RSSI_HOLD_SRC" description="RSSI Hold Source Selection">
        <Enum name="00" start="0b00" description="Access Address match" />
        <Enum name="01" start="0b01" description="Preamble Detect" />
        <Enum name="11" start="0b11" description="802.15.4 LQI done (1=freeze, 0=run AGC)" />
      </BitField>
      <BitField start="3" size="1" name="RSSI_HOLD_EN" description="RSSI Hold Enable" />
      <BitField start="5" size="2" name="RSSI_IIR_CW_WEIGHT" description="RSSI IIR CW Weighting">
        <Enum name="0" start="0b00" description="Bypass" />
        <Enum name="1" start="0b01" description="1/8" />
        <Enum name="2" start="0b10" description="1/16" />
        <Enum name="3" start="0b11" description="1/32" />
      </BitField>
      <BitField start="8" size="2" name="RSSI_N_WINDOW_AVG" description="RSSI N Window Average">
        <Enum name="0" start="0b00" description="No averaging" />
        <Enum name="1" start="0b01" description="Averaging window length is 2 samples" />
        <Enum name="2" start="0b10" description="Averaging window length is 4 samples" />
        <Enum name="3" start="0b11" description="Averaging window length is 8 samples" />
      </BitField>
      <BitField start="10" size="6" name="RSSI_HOLD_DELAY" description="RSSI Hold Delay" />
      <BitField start="16" size="4" name="RSSI_IIR_WEIGHT" description="RSSI IIR Weighting">
        <Enum name="0" start="0b0000" description="Bypass" />
        <Enum name="1" start="0b0001" description="1/2" />
        <Enum name="2" start="0b0010" description="1/4" />
        <Enum name="3" start="0b0011" description="1/8" />
        <Enum name="4" start="0b0100" description="1/16" />
        <Enum name="5" start="0b0101" description="1/32" />
      </BitField>
      <BitField start="20" size="3" name="RSSI_VLD_SETTLE" description="RSSI Valid Settle" />
      <BitField start="24" size="8" name="RSSI_ADJ" description="RSSI Adjustment" />
    </Register>
    <Register start="+0x1C" size="4" name="RSSI_CTRL_1" access="ReadOnly" description="RSSI Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="RSSI_OUT" description="RSSI Reading" />
    </Register>
    <Register start="+0x20" size="4" name="RSSI_DFT" access="ReadOnly" description="RSSI DFT" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DFT_MAG" description="RSSI MAG" />
      <BitField start="16" size="13" name="DFT_NOISE" description="RSSI MAG" />
    </Register>
    <Register start="+0x24" size="4" name="DCOC_CTRL_0" access="Read/Write" description="DCOC Control 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCOC_MIDPWR_TRK_DIS" description="DCOC Mid Power Tracking Disable">
        <Enum name="0" start="0b0" description="Tracking corrections are enabled as determined by DCOC_CORRECT_SRC and DCOC_TRK_MIN_AGC_IDX." />
        <Enum name="1" start="0b1" description="Tracking corrections are disabled when either the TZA or BBA lo peak detector asserts." />
      </BitField>
      <BitField start="1" size="1" name="DCOC_MAN" description="DCOC Manual Override" />
      <BitField start="2" size="1" name="DCOC_TRK_EST_OVR" description="Override for the DCOC tracking estimator">
        <Enum name="0" start="0b0" description="The tracking estimator is enabled only as needed by the corrector" />
        <Enum name="1" start="0b1" description="The tracking estimator remains enabled whenever the DCOC is active" />
      </BitField>
      <BitField start="3" size="1" name="DCOC_CORRECT_SRC" description="DCOC Corrector Source">
        <Enum name="0" start="0b0" description="If correction is enabled, the DCOC will use only the DCOC calibration table to correct the DC offset." />
        <Enum name="1" start="0b1" description="If correction is enabled, the DCOC will use the DCOC calibration table and then the tracking estimator to correct the DC offset." />
      </BitField>
      <BitField start="4" size="1" name="DCOC_CORRECT_EN" description="DCOC Correction Enable">
        <Enum name="0" start="0b0" description="Correction disabled. The DCOC will not correct the DC offset." />
        <Enum name="1" start="0b1" description="Correction enabled. The DCOC will use the TZA and BBA DACs, and apply digital corrections (if DCOC_CORRECT_SRC=1) to correct the DC offset." />
      </BitField>
      <BitField start="5" size="1" name="TRACK_FROM_ZERO" description="Track from Zero">
        <Enum name="0" start="0b0" description="Track from current I/Q sample." />
        <Enum name="1" start="0b1" description="Track from zero." />
      </BitField>
      <BitField start="6" size="1" name="BBA_CORR_POL" description="BBA Correction Polarity">
        <Enum name="0" start="0b0" description="Normal polarity." />
        <Enum name="1" start="0b1" description="Negative polarity. This should be set if the ADC output is inverted, or if the BBA DACs were implemented with negative polarity." />
      </BitField>
      <BitField start="7" size="1" name="TZA_CORR_POL" description="TZA Correction Polarity">
        <Enum name="0" start="0b0" description="Normal polarity." />
        <Enum name="1" start="0b1" description="Negative polarity. This should be set if the ADC output is inverted, or if the TZA DACs were implemented with negative polarity." />
      </BitField>
      <BitField start="8" size="5" name="DCOC_CAL_DURATION" description="DCOC Calibration Duration" />
      <BitField start="16" size="5" name="DCOC_CORR_DLY" description="DCOC Correction Delay" />
      <BitField start="24" size="7" name="DCOC_CORR_HOLD_TIME" description="DCOC Correction Hold Time">
        <Enum name="127" start="0b1111111" description="The DC correction is not frozen." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="DCOC_CTRL_1" access="Read/Write" description="DCOC Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DCOC_SIGN_SCALE_IDX" description="DCOC Sign Scaling">
        <Enum name="00" start="0b00" description="1/8" />
        <Enum name="01" start="0b01" description="1/16" />
        <Enum name="10" start="0b10" description="1/32" />
        <Enum name="11" start="0b11" description="1/64" />
      </BitField>
      <BitField start="2" size="3" name="DCOC_ALPHAC_SCALE_IDX" description="DCOC Alpha-C Scaling">
        <Enum name="000" start="0b000" description="1/2" />
        <Enum name="001" start="0b001" description="1/4" />
        <Enum name="010" start="0b010" description="1/8" />
        <Enum name="011" start="0b011" description="1/16" />
        <Enum name="100" start="0b100" description="1/32" />
        <Enum name="101" start="0b101" description="1/64" />
      </BitField>
      <BitField start="5" size="3" name="DCOC_ALPHA_RADIUS_IDX" description="Alpha-R Scaling">
        <Enum name="000" start="0b000" description="1" />
        <Enum name="001" start="0b001" description="1/2" />
        <Enum name="010" start="0b010" description="1/4" />
        <Enum name="011" start="0b011" description="1/8" />
        <Enum name="100" start="0b100" description="1/16" />
        <Enum name="101" start="0b101" description="1/32" />
        <Enum name="110" start="0b110" description="1/64" />
      </BitField>
      <BitField start="12" size="3" name="DCOC_TRK_EST_GS_CNT" description="DCOC Tracking Estimator Gearshift Count" />
      <BitField start="16" size="2" name="DCOC_SIGN_SCALE_GS_IDX" description="DCOC Sign Scaling for Gearshift">
        <Enum name="00" start="0b00" description="1/8" />
        <Enum name="01" start="0b01" description="1/16" />
        <Enum name="10" start="0b10" description="1/32" />
        <Enum name="11" start="0b11" description="1/64" />
      </BitField>
      <BitField start="18" size="3" name="DCOC_ALPHAC_SCALE_GS_IDX" description="DCOC Alpha-C Scaling for Gearshift">
        <Enum name="000" start="0b000" description="1/2" />
        <Enum name="001" start="0b001" description="1/4" />
        <Enum name="010" start="0b010" description="1/8" />
        <Enum name="011" start="0b011" description="1/16" />
        <Enum name="100" start="0b100" description="1/32" />
        <Enum name="101" start="0b101" description="1/64" />
      </BitField>
      <BitField start="21" size="3" name="DCOC_ALPHA_RADIUS_GS_IDX" description="Alpha-R Scaling for Gearshift">
        <Enum name="000" start="0b000" description="1" />
        <Enum name="001" start="0b001" description="1/2" />
        <Enum name="010" start="0b010" description="1/4" />
        <Enum name="011" start="0b011" description="1/8" />
        <Enum name="100" start="0b100" description="1/16" />
        <Enum name="101" start="0b101" description="1/32" />
        <Enum name="110" start="0b110" description="1/64" />
      </BitField>
      <BitField start="24" size="5" name="DCOC_TRK_MIN_AGC_IDX" description="DCOC Tracking Minimum AGC Table Index" />
    </Register>
    <Register start="+0x2C" size="4" name="DCOC_DAC_INIT" access="Read/Write" description="DCOC DAC Initialization" reset_value="0x80802020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BBA_DCOC_INIT_I" description="DCOC BBA Init I" />
      <BitField start="8" size="6" name="BBA_DCOC_INIT_Q" description="DCOC BBA Init Q" />
      <BitField start="16" size="8" name="TZA_DCOC_INIT_I" description="DCOC TZA Init I" />
      <BitField start="24" size="8" name="TZA_DCOC_INIT_Q" description="DCOC TZA Init Q" />
    </Register>
    <Register start="+0x30" size="4" name="DCOC_DIG_MAN" access="Read/Write" description="DCOC Digital Correction Manual Override" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIG_DCOC_INIT_I" description="DCOC DIG Init I" />
      <BitField start="16" size="12" name="DIG_DCOC_INIT_Q" description="DCOC DIG Init Q" />
    </Register>
    <Register start="+0x34" size="4" name="DCOC_CAL_GAIN" access="Read/Write" description="DCOC Calibration Gain" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="DCOC_BBA_CAL_GAIN1" description="DCOC BBA Calibration Gain 1" />
      <BitField start="12" size="4" name="DCOC_LNA_CAL_GAIN1" description="DCOC LNA Calibration Gain 1" />
      <BitField start="16" size="4" name="DCOC_BBA_CAL_GAIN2" description="DCOC BBA Calibration Gain 2" />
      <BitField start="20" size="4" name="DCOC_LNA_CAL_GAIN2" description="DCOC LNA Calibration Gain 2" />
      <BitField start="24" size="4" name="DCOC_BBA_CAL_GAIN3" description="DCOC BBA Calibration Gain 3" />
      <BitField start="28" size="4" name="DCOC_LNA_CAL_GAIN3" description="DCOC LNA Calibration Gain 3" />
    </Register>
    <Register start="+0x38" size="4" name="DCOC_STAT" access="ReadOnly" description="DCOC Status" reset_value="0x80802020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BBA_DCOC_I" description="DCOC BBA DAC I" />
      <BitField start="8" size="6" name="BBA_DCOC_Q" description="DCOC BBA DAC Q" />
      <BitField start="16" size="8" name="TZA_DCOC_I" description="DCOC TZA DAC I" />
      <BitField start="24" size="8" name="TZA_DCOC_Q" description="DCOC TZA DAC Q" />
    </Register>
    <Register start="+0x3C" size="4" name="DCOC_DC_EST" access="ReadOnly" description="DCOC DC Estimate" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DC_EST_I" description="DCOC DC Estimate I" />
      <BitField start="16" size="12" name="DC_EST_Q" description="DCOC DC Estimate Q" />
    </Register>
    <Register start="+0x40" size="4" name="DCOC_CAL_RCP" access="Read/Write" description="DCOC Calibration Reciprocals" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DCOC_TMP_CALC_RECIP" description="DCOC Calculation Reciprocal" />
      <BitField start="16" size="11" name="ALPHA_CALC_RECIP" description="Alpha Calculation Reciprocal" />
    </Register>
    <Register start="+0x48" size="4" name="IQMC_CTRL" access="Read/Write" description="IQMC Control" reset_value="0x4008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IQMC_CAL_EN" description="IQ Mismatch Cal Enable" />
      <BitField start="8" size="8" name="IQMC_NUM_ITER" description="IQ Mismatch Cal Num Iter" />
      <BitField start="16" size="11" name="IQMC_DC_GAIN_ADJ" description="IQ Mismatch Correction DC Gain Coeff" />
    </Register>
    <Register start="+0x4C" size="4" name="IQMC_CAL" access="Read/Write" description="IQMC Calibration" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="IQMC_GAIN_ADJ" description="IQ Mismatch Correction Gain Coeff" />
      <BitField start="16" size="12" name="IQMC_PHASE_ADJ" description="IQ Mismatch Correction Phase Coeff" />
    </Register>
    <Register start="+0x50" size="4" name="LNA_GAIN_VAL_3_0" access="Read/Write" description="LNA_GAIN Step Values 3..0" reset_value="0x3809321D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LNA_GAIN_VAL_0" description="LNA_GAIN step 0" />
      <BitField start="8" size="8" name="LNA_GAIN_VAL_1" description="LNA_GAIN step 1" />
      <BitField start="16" size="8" name="LNA_GAIN_VAL_2" description="LNA_GAIN step 2" />
      <BitField start="24" size="8" name="LNA_GAIN_VAL_3" description="LNA_GAIN step 3" />
    </Register>
    <Register start="+0x54" size="4" name="LNA_GAIN_VAL_7_4" access="Read/Write" description="LNA_GAIN Step Values 7..4" reset_value="0x8B745D4F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LNA_GAIN_VAL_4" description="LNA_GAIN step 4" />
      <BitField start="8" size="8" name="LNA_GAIN_VAL_5" description="LNA_GAIN step 5" />
      <BitField start="16" size="8" name="LNA_GAIN_VAL_6" description="LNA_GAIN step 6" />
      <BitField start="24" size="8" name="LNA_GAIN_VAL_7" description="LNA_GAIN step 7" />
    </Register>
    <Register start="+0x58" size="4" name="LNA_GAIN_VAL_8" access="Read/Write" description="LNA_GAIN Step Values 8" reset_value="0xB6A1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LNA_GAIN_VAL_8" description="LNA_GAIN step 8" />
      <BitField start="8" size="8" name="LNA_GAIN_VAL_9" description="LNA_GAIN step 9" />
    </Register>
    <Register start="+0x5C" size="4" name="BBA_RES_TUNE_VAL_7_0" access="Read/Write" description="BBA Resistor Tune Values 7..0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_RES_TUNE_VAL_0" description="BBA Resistor Tune Step 0" />
      <BitField start="4" size="4" name="BBA_RES_TUNE_VAL_1" description="BBA Resistor Tune Step 1" />
      <BitField start="8" size="4" name="BBA_RES_TUNE_VAL_2" description="BBA Resistor Tune Step 2" />
      <BitField start="12" size="4" name="BBA_RES_TUNE_VAL_3" description="BBA Resistor Tune Step 3" />
      <BitField start="16" size="4" name="BBA_RES_TUNE_VAL_4" description="BBA Resistor Tune Step 4" />
      <BitField start="20" size="4" name="BBA_RES_TUNE_VAL_5" description="BBA Resistor Tune Step 5" />
      <BitField start="24" size="4" name="BBA_RES_TUNE_VAL_6" description="BBA Resistor Tune Step 6" />
      <BitField start="28" size="4" name="BBA_RES_TUNE_VAL_7" description="BBA Resistor Tune Step 7" />
    </Register>
    <Register start="+0x60" size="4" name="BBA_RES_TUNE_VAL_10_8" access="Read/Write" description="BBA Resistor Tune Values 10..8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_RES_TUNE_VAL_8" description="BBA Resistor Tune Step 8" />
      <BitField start="4" size="4" name="BBA_RES_TUNE_VAL_9" description="BBA Resistor Tune Step 9" />
      <BitField start="8" size="4" name="BBA_RES_TUNE_VAL_10" description="BBA Resistor Tune Step 10" />
    </Register>
    <Register start="+0x64" size="4" name="LNA_GAIN_LIN_VAL_2_0" access="Read/Write" description="LNA Linear Gain Values 2..0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="LNA_GAIN_LIN_VAL_0" description="LNA Linear Gain Step 0" />
      <BitField start="10" size="10" name="LNA_GAIN_LIN_VAL_1" description="LNA Linear Gain Step 1" />
      <BitField start="20" size="10" name="LNA_GAIN_LIN_VAL_2" description="LNA Linear Gain Step 2" />
    </Register>
    <Register start="+0x68" size="4" name="LNA_GAIN_LIN_VAL_5_3" access="Read/Write" description="LNA Linear Gain Values 5..3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="LNA_GAIN_LIN_VAL_3" description="LNA Linear Gain Step 3" />
      <BitField start="10" size="10" name="LNA_GAIN_LIN_VAL_4" description="LNA Linear Gain Step 4" />
      <BitField start="20" size="10" name="LNA_GAIN_LIN_VAL_5" description="LNA Linear Gain Step 5" />
    </Register>
    <Register start="+0x6C" size="4" name="LNA_GAIN_LIN_VAL_8_6" access="Read/Write" description="LNA Linear Gain Values 8..6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="LNA_GAIN_LIN_VAL_6" description="LNA Linear Gain Step 6" />
      <BitField start="10" size="10" name="LNA_GAIN_LIN_VAL_7" description="LNA Linear Gain Step 7" />
      <BitField start="20" size="10" name="LNA_GAIN_LIN_VAL_8" description="LNA Linear Gain Step 8" />
    </Register>
    <Register start="+0x70" size="4" name="LNA_GAIN_LIN_VAL_9" access="Read/Write" description="LNA Linear Gain Values 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="LNA_GAIN_LIN_VAL_9" description="LNA Linear Gain Step 9" />
    </Register>
    <Register start="+0x74" size="4" name="BBA_RES_TUNE_LIN_VAL_3_0" access="Read/Write" description="BBA Resistor Tune Values 3..0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BBA_RES_TUNE_LIN_VAL_0" description="BBA Resistor Tune Linear Gain Step 0" />
      <BitField start="8" size="8" name="BBA_RES_TUNE_LIN_VAL_1" description="BBA Resistor Tune Linear Gain Step 1" />
      <BitField start="16" size="8" name="BBA_RES_TUNE_LIN_VAL_2" description="BBA Resistor Tune Linear Gain Step 2" />
      <BitField start="24" size="8" name="BBA_RES_TUNE_LIN_VAL_3" description="BBA Resistor Tune Linear Gain Step 3" />
    </Register>
    <Register start="+0x78" size="4" name="BBA_RES_TUNE_LIN_VAL_7_4" access="Read/Write" description="BBA Resistor Tune Values 7..4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BBA_RES_TUNE_LIN_VAL_4" description="BBA Resistor Tune Linear Gain Step 4" />
      <BitField start="8" size="8" name="BBA_RES_TUNE_LIN_VAL_5" description="BBA Resistor Tune Linear Gain Step 5" />
      <BitField start="16" size="8" name="BBA_RES_TUNE_LIN_VAL_6" description="BBA Resistor Tune Linear Gain Step 6" />
      <BitField start="24" size="8" name="BBA_RES_TUNE_LIN_VAL_7" description="BBA Resistor Tune Linear Gain Step 7" />
    </Register>
    <Register start="+0x7C" size="4" name="BBA_RES_TUNE_LIN_VAL_10_8" access="Read/Write" description="BBA Resistor Tune Values 10..8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="BBA_RES_TUNE_LIN_VAL_8" description="BBA Resistor Tune Linear Gain Step 8" />
      <BitField start="10" size="10" name="BBA_RES_TUNE_LIN_VAL_9" description="BBA Resistor Tune Linear Gain Step 9" />
      <BitField start="20" size="10" name="BBA_RES_TUNE_LIN_VAL_10" description="BBA Resistor Tune Linear Gain Step 10" />
    </Register>
    <Register start="+0x80" size="4" name="AGC_GAIN_TBL_03_00" access="Read/Write" description="AGC Gain Tables Step 03..00" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_00" description="BBA Gain 00" />
      <BitField start="4" size="4" name="LNA_GAIN_00" description="LNA Gain 00" />
      <BitField start="8" size="4" name="BBA_GAIN_01" description="BBA Gain 01" />
      <BitField start="12" size="4" name="LNA_GAIN_01" description="LNA Gain 01" />
      <BitField start="16" size="4" name="BBA_GAIN_02" description="BBA Gain 02" />
      <BitField start="20" size="4" name="LNA_GAIN_02" description="LNA Gain 02" />
      <BitField start="24" size="4" name="BBA_GAIN_03" description="BBA Gain 03" />
      <BitField start="28" size="4" name="LNA_GAIN_03" description="LNA Gain 03" />
    </Register>
    <Register start="+0x84" size="4" name="AGC_GAIN_TBL_07_04" access="Read/Write" description="AGC Gain Tables Step 07..04" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_04" description="BBA Gain 04" />
      <BitField start="4" size="4" name="LNA_GAIN_04" description="LNA Gain 04" />
      <BitField start="8" size="4" name="BBA_GAIN_05" description="BBA Gain 05" />
      <BitField start="12" size="4" name="LNA_GAIN_05" description="LNA Gain 05" />
      <BitField start="16" size="4" name="BBA_GAIN_06" description="BBA Gain 06" />
      <BitField start="20" size="4" name="LNA_GAIN_06" description="LNA Gain 06" />
      <BitField start="24" size="4" name="BBA_GAIN_07" description="BBA Gain 07" />
      <BitField start="28" size="4" name="LNA_GAIN_07" description="LNA Gain 07" />
    </Register>
    <Register start="+0x88" size="4" name="AGC_GAIN_TBL_11_08" access="Read/Write" description="AGC Gain Tables Step 11..08" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_08" description="BBA Gain 08" />
      <BitField start="4" size="4" name="LNA_GAIN_08" description="LNA Gain 08" />
      <BitField start="8" size="4" name="BBA_GAIN_09" description="BBA Gain 09" />
      <BitField start="12" size="4" name="LNA_GAIN_09" description="LNA Gain 09" />
      <BitField start="16" size="4" name="BBA_GAIN_10" description="BBA Gain 10" />
      <BitField start="20" size="4" name="LNA_GAIN_10" description="LNA Gain 10" />
      <BitField start="24" size="4" name="BBA_GAIN_11" description="BBA Gain 11" />
      <BitField start="28" size="4" name="LNA_GAIN_11" description="LNA Gain 11" />
    </Register>
    <Register start="+0x8C" size="4" name="AGC_GAIN_TBL_15_12" access="Read/Write" description="AGC Gain Tables Step 15..12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_12" description="BBA Gain 12" />
      <BitField start="4" size="4" name="LNA_GAIN_12" description="LNA Gain 12" />
      <BitField start="8" size="4" name="BBA_GAIN_13" description="BBA Gain 13" />
      <BitField start="12" size="4" name="LNA_GAIN_13" description="LNA Gain 13" />
      <BitField start="16" size="4" name="BBA_GAIN_14" description="BBA Gain 14" />
      <BitField start="20" size="4" name="LNA_GAIN_14" description="LNA Gain 14" />
      <BitField start="24" size="4" name="BBA_GAIN_15" description="BBA Gain 15" />
      <BitField start="28" size="4" name="LNA_GAIN_15" description="LNA Gain 15" />
    </Register>
    <Register start="+0x90" size="4" name="AGC_GAIN_TBL_19_16" access="Read/Write" description="AGC Gain Tables Step 19..16" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_16" description="BBA Gain 16" />
      <BitField start="4" size="4" name="LNA_GAIN_16" description="LNA Gain 16" />
      <BitField start="8" size="4" name="BBA_GAIN_17" description="BBA Gain 17" />
      <BitField start="12" size="4" name="LNA_GAIN_17" description="LNA Gain 17" />
      <BitField start="16" size="4" name="BBA_GAIN_18" description="BBA Gain 18" />
      <BitField start="20" size="4" name="LNA_GAIN_18" description="LNA Gain 18" />
      <BitField start="24" size="4" name="BBA_GAIN_19" description="BBA Gain 193" />
      <BitField start="28" size="4" name="LNA_GAIN_19" description="LNA Gain 19" />
    </Register>
    <Register start="+0x94" size="4" name="AGC_GAIN_TBL_23_20" access="Read/Write" description="AGC Gain Tables Step 23..20" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_20" description="BBA Gain 20" />
      <BitField start="4" size="4" name="LNA_GAIN_20" description="LNA Gain 20" />
      <BitField start="8" size="4" name="BBA_GAIN_21" description="BBA Gain 21" />
      <BitField start="12" size="4" name="LNA_GAIN_21" description="LNA Gain 21" />
      <BitField start="16" size="4" name="BBA_GAIN_22" description="BBA Gain 22" />
      <BitField start="20" size="4" name="LNA_GAIN_22" description="LNA Gain 22" />
      <BitField start="24" size="4" name="BBA_GAIN_23" description="BBA Gain 23" />
      <BitField start="28" size="4" name="LNA_GAIN_23" description="LNA Gain 23" />
    </Register>
    <Register start="+0x98" size="4" name="AGC_GAIN_TBL_26_24" access="Read/Write" description="AGC Gain Tables Step 26..24" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_GAIN_24" description="BBA Gain 24" />
      <BitField start="4" size="4" name="LNA_GAIN_24" description="LNA Gain 24" />
      <BitField start="8" size="4" name="BBA_GAIN_25" description="BBA Gain 25" />
      <BitField start="12" size="4" name="LNA_GAIN_25" description="LNA Gain 25" />
      <BitField start="16" size="4" name="BBA_GAIN_26" description="BBA Gain 26" />
      <BitField start="20" size="4" name="LNA_GAIN_26" description="LNA Gain 26" />
    </Register>
    <Register start="+0xA0" size="4" name="DCOC_OFFSET_0" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xA4" size="4" name="DCOC_OFFSET_1" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xA8" size="4" name="DCOC_OFFSET_2" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xAC" size="4" name="DCOC_OFFSET_3" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xB0" size="4" name="DCOC_OFFSET_4" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xB4" size="4" name="DCOC_OFFSET_5" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xB8" size="4" name="DCOC_OFFSET_6" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xBC" size="4" name="DCOC_OFFSET_7" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xC0" size="4" name="DCOC_OFFSET_8" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xC4" size="4" name="DCOC_OFFSET_9" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xC8" size="4" name="DCOC_OFFSET_10" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xCC" size="4" name="DCOC_OFFSET_11" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xD0" size="4" name="DCOC_OFFSET_12" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xD4" size="4" name="DCOC_OFFSET_13" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xD8" size="4" name="DCOC_OFFSET_14" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xDC" size="4" name="DCOC_OFFSET_15" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xE0" size="4" name="DCOC_OFFSET_16" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xE4" size="4" name="DCOC_OFFSET_17" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xE8" size="4" name="DCOC_OFFSET_18" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xEC" size="4" name="DCOC_OFFSET_19" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xF0" size="4" name="DCOC_OFFSET_20" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xF4" size="4" name="DCOC_OFFSET_21" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xF8" size="4" name="DCOC_OFFSET_22" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0xFC" size="4" name="DCOC_OFFSET_23" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0x100" size="4" name="DCOC_OFFSET_24" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0x104" size="4" name="DCOC_OFFSET_25" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0x108" size="4" name="DCOC_OFFSET_26" access="Read/Write" description="DCOC Offset" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DCOC_BBA_OFFSET_I" description="DCOC BBA I-channel offset" />
      <BitField start="8" size="6" name="DCOC_BBA_OFFSET_Q" description="DCOC BBA Q-channel offset" />
      <BitField start="16" size="8" name="DCOC_TZA_OFFSET_I" description="DCOC TZA I-channel offset" />
      <BitField start="24" size="8" name="DCOC_TZA_OFFSET_Q" description="DCOC TZA Q-channel offset" />
    </Register>
    <Register start="+0x10C" size="4" name="DCOC_BBA_STEP" access="Read/Write" description="DCOC BBA DAC Step" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="BBA_DCOC_STEP_RECIP" description="DCOC BBA Reciprocal of Step Size" />
      <BitField start="16" size="9" name="BBA_DCOC_STEP" description="DCOC BBA Step Size" />
    </Register>
    <Register start="+0x110" size="4" name="DCOC_TZA_STEP_0" access="Read/Write" description="DCOC TZA DAC Step 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_0" description="DCOC_TZA_STEP_RCP_0" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_0" description="DCOC_TZA_STEP_GAIN_0" />
    </Register>
    <Register start="+0x114" size="4" name="DCOC_TZA_STEP_1" access="Read/Write" description="DCOC TZA DAC Step 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_1" description="DCOC_TZA_STEP_RCP_1" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_1" description="DCOC_TZA_STEP_GAIN_1" />
    </Register>
    <Register start="+0x118" size="4" name="DCOC_TZA_STEP_2" access="Read/Write" description="DCOC TZA DAC Step 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_2" description="DCOC_TZA_STEP_RCP_2" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_2" description="DCOC_TZA_STEP_GAIN_2" />
    </Register>
    <Register start="+0x11C" size="4" name="DCOC_TZA_STEP_3" access="Read/Write" description="DCOC TZA DAC Step 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_3" description="DCOC_TZA_STEP_RCP_3" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_3" description="DCOC_TZA_STEP_GAIN_3" />
    </Register>
    <Register start="+0x120" size="4" name="DCOC_TZA_STEP_4" access="Read/Write" description="DCOC TZA DAC Step 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_4" description="DCOC_TZA_STEP_RCP_4" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_4" description="DCOC_TZA_STEP_GAIN_4" />
    </Register>
    <Register start="+0x124" size="4" name="DCOC_TZA_STEP_5" access="Read/Write" description="DCOC TZA DAC Step 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_5" description="DCOC_TZA_STEP_RCP_5" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_5" description="DCOC_TZA_STEP_GAIN_5" />
    </Register>
    <Register start="+0x128" size="4" name="DCOC_TZA_STEP_6" access="Read/Write" description="DCOC TZA DAC Step 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_6" description="DCOC_TZA_STEP_RCP_6" />
      <BitField start="16" size="12" name="DCOC_TZA_STEP_GAIN_6" description="DCOC_TZA_STEP_GAIN_6" />
    </Register>
    <Register start="+0x12C" size="4" name="DCOC_TZA_STEP_7" access="Read/Write" description="DCOC TZA DAC Step 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_7" description="DCOC_TZA_STEP_RCP_7" />
      <BitField start="16" size="13" name="DCOC_TZA_STEP_GAIN_7" description="DCOC_TZA_STEP_GAIN_7" />
    </Register>
    <Register start="+0x130" size="4" name="DCOC_TZA_STEP_8" access="Read/Write" description="DCOC TZA DAC Step 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_8" description="DCOC_TZA_STEP_RCP_8" />
      <BitField start="16" size="13" name="DCOC_TZA_STEP_GAIN_8" description="DCOC_TZA_STEP_GAIN_8" />
    </Register>
    <Register start="+0x134" size="4" name="DCOC_TZA_STEP_9" access="Read/Write" description="DCOC TZA DAC Step 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_9" description="DCOC_TZA_STEP_RCP_9" />
      <BitField start="16" size="14" name="DCOC_TZA_STEP_GAIN_9" description="DCOC_TZA_STEP_GAIN_9" />
    </Register>
    <Register start="+0x138" size="4" name="DCOC_TZA_STEP_10" access="Read/Write" description="DCOC TZA DAC Step 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DCOC_TZA_STEP_RCP_10" description="DCOC_TZA_STEP_RCP_10" />
      <BitField start="16" size="14" name="DCOC_TZA_STEP_GAIN_10" description="DCOC_TZA_STEP_GAIN_10" />
    </Register>
    <Register start="+0x168" size="4" name="DCOC_CAL_ALPHA" access="ReadOnly" description="DCOC Calibration Alpha" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DCOC_CAL_ALPHA_I" description="DCOC Calibration I-channel ALPHA constant" />
      <BitField start="16" size="11" name="DCOC_CAL_ALPHA_Q" description="DCOC_CAL_ALPHA_Q" />
    </Register>
    <Register start="+0x16C" size="4" name="DCOC_CAL_BETA_Q" access="ReadOnly" description="DCOC Calibration Beta Q" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="DCOC_CAL_BETA_Q" description="DCOC_CAL_BETA_Q" />
    </Register>
    <Register start="+0x170" size="4" name="DCOC_CAL_BETA_I" access="ReadOnly" description="DCOC Calibration Beta I" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="DCOC_CAL_BETA_I" description="DCOC_CAL_BETA_I" />
    </Register>
    <Register start="+0x174" size="4" name="DCOC_CAL_GAMMA" access="ReadOnly" description="DCOC Calibration Gamma" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DCOC_CAL_GAMMA_I" description="DCOC_CAL_GAMMA_I" />
      <BitField start="16" size="16" name="DCOC_CAL_GAMMA_Q" description="DCOC_CAL_GAMMA_Q" />
    </Register>
    <Register start="+0x178" size="4" name="DCOC_CAL_IIR" access="Read/Write" description="DCOC Calibration IIR" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DCOC_CAL_IIR1A_IDX" description="DCOC Calibration IIR 1A Index">
        <Enum name="0" start="0b00" description="1/1" />
        <Enum name="1" start="0b01" description="1/4" />
        <Enum name="2" start="0b10" description="1/8" />
        <Enum name="3" start="0b11" description="1/16" />
      </BitField>
      <BitField start="2" size="2" name="DCOC_CAL_IIR2A_IDX" description="DCOC Calibration IIR 2A Index">
        <Enum name="0" start="0b00" description="1/1" />
        <Enum name="1" start="0b01" description="1/4" />
        <Enum name="2" start="0b10" description="1/8" />
        <Enum name="3" start="0b11" description="1/16" />
      </BitField>
      <BitField start="4" size="2" name="DCOC_CAL_IIR3A_IDX" description="DCOC Calibration IIR 3A Index">
        <Enum name="0" start="0b00" description="1/4" />
        <Enum name="1" start="0b01" description="1/8" />
        <Enum name="2" start="0b10" description="1/16" />
        <Enum name="3" start="0b11" description="1/32" />
      </BitField>
    </Register>
    <Register start="+0x180" size="4" name="DCOC_CAL1" access="ReadOnly" description="DCOC Calibration Result" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DCOC_CAL_RES_I" description="DCOC Calibration Result - I Channel" />
      <BitField start="16" size="12" name="DCOC_CAL_RES_Q" description="DCOC Calibration Result - Q Channel" />
    </Register>
    <Register start="+0x184" size="4" name="DCOC_CAL2" access="ReadOnly" description="DCOC Calibration Result" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DCOC_CAL_RES_I" description="DCOC Calibration Result - I Channel" />
      <BitField start="16" size="12" name="DCOC_CAL_RES_Q" description="DCOC Calibration Result - Q Channel" />
    </Register>
    <Register start="+0x188" size="4" name="DCOC_CAL3" access="ReadOnly" description="DCOC Calibration Result" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DCOC_CAL_RES_I" description="DCOC Calibration Result - I Channel" />
      <BitField start="16" size="12" name="DCOC_CAL_RES_Q" description="DCOC Calibration Result - Q Channel" />
    </Register>
    <Register start="+0x190" size="4" name="CCA_ED_LQI_CTRL_0" access="Read/Write" description="RX_DIG CCA ED LQI Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LQI_CORR_THRESH" description="LQI Correlation Threshold" />
      <BitField start="8" size="8" name="CORR_CNTR_THRESH" description="Correlation Count Threshold" />
      <BitField start="16" size="8" name="LQI_CNTR" description="LQI Counter" />
      <BitField start="24" size="6" name="SNR_ADJ" description="SNR calculation adjustment" />
    </Register>
    <Register start="+0x194" size="4" name="CCA_ED_LQI_CTRL_1" access="Read/Write" description="RX_DIG CCA ED LQI Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RSSI_NOISE_AVG_DELAY" description="RSSI Noise Averaging Delay" />
      <BitField start="6" size="3" name="RSSI_NOISE_AVG_FACTOR" description="RSSI Noise Averaging Factor">
        <Enum name="0" start="0b000" description="1" />
        <Enum name="1" start="0b001" description="64" />
        <Enum name="2" start="0b010" description="70" />
        <Enum name="3" start="0b011" description="128" />
        <Enum name="4" start="0b100" description="139" />
        <Enum name="5" start="0b101" description="256" />
        <Enum name="6" start="0b110" description="277" />
        <Enum name="7" start="0b111" description="512" />
      </BitField>
      <BitField start="9" size="3" name="LQI_RSSI_WEIGHT" description="LQI RSSI Weight">
        <Enum name="0" start="0b000" description="2.0" />
        <Enum name="1" start="0b001" description="2.125" />
        <Enum name="2" start="0b010" description="2.25" />
        <Enum name="3" start="0b011" description="2.375" />
        <Enum name="4" start="0b100" description="2.5" />
        <Enum name="5" start="0b101" description="2.625" />
        <Enum name="6" start="0b110" description="2.75" />
        <Enum name="7" start="0b111" description="2.875" />
      </BitField>
      <BitField start="12" size="4" name="LQI_RSSI_SENS" description="LQI RSSI Sensitivity" />
      <BitField start="16" size="1" name="SNR_LQI_DIS" description="SNR LQI Disable">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="The RX_DIG CCA/ED/LQI block ignores the AA match input which starts an LQI measurement." />
      </BitField>
      <BitField start="17" size="1" name="SEL_SNR_MODE" description="Select SNR Mode">
        <Enum name="0" start="0b0" description="SNR estimate" />
        <Enum name="1" start="0b1" description="Mapped correlation magnitude" />
      </BitField>
      <BitField start="18" size="1" name="MEAS_TRANS_TO_IDLE" description="Measurement Transition to IDLE">
        <Enum name="0" start="0b0" description="Module transitions to RSSI state" />
        <Enum name="1" start="0b1" description="Module transitions to IDLE state" />
      </BitField>
      <BitField start="19" size="1" name="CCA1_ED_EN_DIS" description="CCA1_ED_EN Disable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="CCA1_ED_EN input is disabled" />
      </BitField>
      <BitField start="20" size="1" name="MAN_MEAS_COMPLETE" description="Manual measurement complete">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Manually asserts the measurement complete signal for the RX_DIG CCA/ED/LQI blocks. Intended to be used only for debug." />
      </BitField>
      <BitField start="21" size="1" name="MAN_AA_MATCH" description="Manual AA Match">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Manually asserts the AA match signal for the RX_DIG CCA/ED/LQI and AGC blocks. Intended to be used only for debug." />
      </BitField>
      <BitField start="24" size="4" name="SNR_LQI_WEIGHT" description="SNR LQI Weight">
        <Enum name="0" start="0b0000" description="0.0" />
        <Enum name="1" start="0b0001" description="1.0" />
        <Enum name="2" start="0b0010" description="1.125" />
        <Enum name="3" start="0b0011" description="1.25" />
        <Enum name="4" start="0b0100" description="1.375" />
        <Enum name="5" start="0b0101" description="1.5" />
        <Enum name="6" start="0b0110" description="1.625" />
        <Enum name="7" start="0b0111" description="1.75" />
        <Enum name="8" start="0b1000" description="1.875" />
        <Enum name="9" start="0b1001" description="2.0" />
        <Enum name="10" start="0b1010" description="2.125" />
        <Enum name="11" start="0b1011" description="2.25" />
        <Enum name="12" start="0b1100" description="2.375" />
        <Enum name="13" start="0b1101" description="2.5" />
        <Enum name="14" start="0b1110" description="2.625" />
        <Enum name="15" start="0b1111" description="2.75" />
      </BitField>
      <BitField start="28" size="4" name="LQI_BIAS" description="LQI Bias." />
    </Register>
    <Register start="+0x198" size="4" name="CCA_ED_LQI_STAT_0" access="ReadOnly" description="RX_DIG CCA ED LQI Status Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LQI_OUT" description="LQI output" />
      <BitField start="8" size="8" name="ED_OUT" description="ED output" />
      <BitField start="16" size="8" name="SNR_OUT" description="SNR output" />
      <BitField start="24" size="1" name="CCA1_STATE" description="CCA1 State" />
      <BitField start="25" size="1" name="MEAS_COMPLETE" description="Measurement Complete" />
    </Register>
    <Register start="+0x1A0" size="4" name="RX_CHF_COEF_0" access="Read/Write" description="Receive Channel Filter Coefficient 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RX_CH_FILT_H0" description="RX Channel Filter Coefficient 0" />
    </Register>
    <Register start="+0x1A4" size="4" name="RX_CHF_COEF_1" access="Read/Write" description="Receive Channel Filter Coefficient 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RX_CH_FILT_H1" description="RX Channel Filter Coefficient 1" />
    </Register>
    <Register start="+0x1A8" size="4" name="RX_CHF_COEF_2" access="Read/Write" description="Receive Channel Filter Coefficient 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="RX_CH_FILT_H2" description="RX Channel Filter Coefficient 2" />
    </Register>
    <Register start="+0x1AC" size="4" name="RX_CHF_COEF_3" access="Read/Write" description="Receive Channel Filter Coefficient 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="RX_CH_FILT_H3" description="RX Channel Filter Coefficient 3" />
    </Register>
    <Register start="+0x1B0" size="4" name="RX_CHF_COEF_4" access="Read/Write" description="Receive Channel Filter Coefficient 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="RX_CH_FILT_H4" description="RX Channel Filter Coefficient 4" />
    </Register>
    <Register start="+0x1B4" size="4" name="RX_CHF_COEF_5" access="Read/Write" description="Receive Channel Filter Coefficient 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="RX_CH_FILT_H5" description="RX Channel Filter Coefficient 5" />
    </Register>
    <Register start="+0x1B8" size="4" name="RX_CHF_COEF_6" access="Read/Write" description="Receive Channel Filter Coefficient 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_CH_FILT_H6" description="RX Channel Filter Coefficient 6" />
    </Register>
    <Register start="+0x1BC" size="4" name="RX_CHF_COEF_7" access="Read/Write" description="Receive Channel Filter Coefficient 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_CH_FILT_H7" description="RX Channel Filter Coefficient 7" />
    </Register>
    <Register start="+0x1C0" size="4" name="RX_CHF_COEF_8" access="Read/Write" description="Receive Channel Filter Coefficient 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RX_CH_FILT_H8" description="RX Channel Filter Coefficient 8" />
    </Register>
    <Register start="+0x1C4" size="4" name="RX_CHF_COEF_9" access="Read/Write" description="Receive Channel Filter Coefficient 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RX_CH_FILT_H9" description="RX Channel Filter Coefficient 9" />
    </Register>
    <Register start="+0x1C8" size="4" name="RX_CHF_COEF_10" access="Read/Write" description="Receive Channel Filter Coefficient 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RX_CH_FILT_H10" description="RX Channel Filter Coefficient 10" />
    </Register>
    <Register start="+0x1CC" size="4" name="RX_CHF_COEF_11" access="Read/Write" description="Receive Channel Filter Coefficient 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RX_CH_FILT_H11" description="RX Channel Filter Coefficient 11" />
    </Register>
    <Register start="+0x1D0" size="4" name="AGC_MAN_AGC_IDX" access="Read/Write" description="AGC Manual AGC Index" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="5" name="AGC_MAN_IDX" description="AGC Manual Index" />
      <BitField start="24" size="1" name="AGC_MAN_IDX_EN" description="AGC Manual Index Enable" />
      <BitField start="25" size="1" name="AGC_DCOC_START_PT" description="AGC DCOC Start Point" />
    </Register>
    <Register start="+0x1D4" size="4" name="DC_RESID_CTRL" access="Read/Write" description="DC Residual Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DC_RESID_NWIN" description="DC Residual NWIN" />
      <BitField start="8" size="4" name="DC_RESID_ITER_FREEZE" description="DC Residual Iteration Freeze" />
      <BitField start="12" size="3" name="DC_RESID_ALPHA" description="DC Residual Alpha" />
      <BitField start="16" size="3" name="DC_RESID_DLY" description="DC Residual Delay" />
      <BitField start="20" size="1" name="DC_RESID_EXT_DC_EN" description="DC Residual External DC Enable" />
      <BitField start="24" size="5" name="DC_RESID_MIN_AGC_IDX" description="DC Residual Minimum AGC Table Index" />
    </Register>
    <Register start="+0x1D8" size="4" name="DC_RESID_EST" access="ReadOnly" description="DC Residual Estimate" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="DC_RESID_OFFSET_I" description="DC Residual Offset I" />
      <BitField start="16" size="13" name="DC_RESID_OFFSET_Q" description="DC Residual Offset Q" />
    </Register>
    <Register start="+0x1DC" size="4" name="RX_RCCAL_CTRL0" access="Read/Write" description="RX RC Calibration Control0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BBA_RCCAL_OFFSET" description="BBA RC Calibration value offset" />
      <BitField start="4" size="5" name="BBA_RCCAL_MANUAL" description="BBA RC Calibration manual value" />
      <BitField start="9" size="1" name="BBA_RCCAL_DIS" description="BBA RC Calibration Disable">
        <Enum name="0" start="0b0" description="BBA RC Calibration is enabled" />
        <Enum name="1" start="0b1" description="BBA RC Calibration is disabled" />
      </BitField>
      <BitField start="12" size="2" name="RCCAL_SMP_DLY" description="RC Calibration Sample Delay">
        <Enum name="00" start="0b00" description="The comp_out signal is sampled 0 clk cycle after sample signal is deasserted" />
        <Enum name="01" start="0b01" description="The comp_out signal is sampled 1 clk cycle after sample signal is deasserted" />
        <Enum name="10" start="0b10" description="The comp_out signal is sampled 2 clk cycle after sample signal is deasserted" />
        <Enum name="11" start="0b11" description="The comp_out signal is sampled 3 clk cycle after sample signal is deasserted" />
      </BitField>
      <BitField start="15" size="1" name="RCCAL_COMP_INV" description="RC Calibration comp_out Invert">
        <Enum name="0" start="0b0" description="The comp_out signal polarity is NOT inverted" />
        <Enum name="1" start="0b1" description="The comp_out signal polarity is inverted" />
      </BitField>
      <BitField start="16" size="4" name="TZA_RCCAL_OFFSET" description="TZA RC Calibration value offset" />
      <BitField start="20" size="5" name="TZA_RCCAL_MANUAL" description="TZA RC Calibration manual value" />
      <BitField start="25" size="1" name="TZA_RCCAL_DIS" description="TZA RC Calibration Disable">
        <Enum name="0" start="0b0" description="TZA RC Calibration is enabled" />
        <Enum name="1" start="0b1" description="TZA RC Calibration is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1E0" size="4" name="RX_RCCAL_CTRL1" access="Read/Write" description="RX RC Calibration Control1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC_RCCAL_OFFSET" description="ADC RC Calibration value offset" />
      <BitField start="4" size="5" name="ADC_RCCAL_MANUAL" description="ADC RC Calibration manual value" />
      <BitField start="9" size="1" name="ADC_RCCAL_DIS" description="ADC RC Calibration Disable">
        <Enum name="0" start="0b0" description="ADC RC Calibration is enabled" />
        <Enum name="1" start="0b1" description="ADC RC Calibration is disabled" />
      </BitField>
      <BitField start="16" size="4" name="BBA2_RCCAL_OFFSET" description="BBA2 RC Calibration value offset" />
      <BitField start="20" size="5" name="BBA2_RCCAL_MANUAL" description="BBA2 RC Calibration manual value" />
      <BitField start="25" size="1" name="BBA2_RCCAL_DIS" description="BBA2 RC Calibration Disable">
        <Enum name="0" start="0b0" description="BBA2 RC Calibration is enabled" />
        <Enum name="1" start="0b1" description="BBA2 RC Calibration is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1E4" size="4" name="RX_RCCAL_STAT" access="ReadOnly" description="RX RC Calibration Status" reset_value="0x2104210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RCCAL_CODE" description="RC Calibration code" />
      <BitField start="5" size="5" name="ADC_RCCAL" description="ADC RC Calibration" />
      <BitField start="10" size="5" name="BBA2_RCCAL" description="BBA2 RC Calibration" />
      <BitField start="16" size="5" name="BBA_RCCAL" description="BBA RC Calibration" />
      <BitField start="21" size="5" name="TZA_RCCAL" description="TZA RC Calibration" />
    </Register>
    <Register start="+0x1E8" size="4" name="AUXPLL_FCAL_CTRL" access="Read/Write" description="Aux PLL Frequency Calibration Control" reset_value="0x400000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DAC_CAL_ADJUST_MANUAL" description="Aux PLL Frequency DAC Calibration Adjust Manual value" />
      <BitField start="7" size="1" name="AUXPLL_DAC_CAL_ADJUST_DIS" description="Aux PLL Frequency Calibration Disable">
        <Enum name="0" start="0b0" description="Calibration is enabled" />
        <Enum name="1" start="0b1" description="Calibration is disabled" />
      </BitField>
      <BitField start="8" size="1" name="FCAL_RUN_CNT" description="Aux PLL Frequency Calibration Run Count">
        <Enum name="0" start="0b0" description="Run count is 256 clock cycles" />
        <Enum name="1" start="0b1" description="Run count is 512 clock cycles" />
      </BitField>
      <BitField start="9" size="1" name="FCAL_COMP_INV" description="Aux PLL Frequency Calibration Comparison Invert">
        <Enum name="0" start="0b0" description="(Default) The comparison associated with the count is not inverted." />
        <Enum name="1" start="0b1" description="The comparison associated with the count is inverted" />
      </BitField>
      <BitField start="10" size="2" name="FCAL_SMP_DLY" description="Aux PLL Frequency Calibration Sample Delay">
        <Enum name="00" start="0b00" description="The count signal is sampled 1 clk cycle after fcal_run signal is deasserted" />
        <Enum name="01" start="0b01" description="The count signal is sampled 2 clk cycle after fcal_run signal is deasserted" />
        <Enum name="10" start="0b10" description="The count signal is sampled 3 clk cycle after fcal_run signal is deasserted" />
        <Enum name="11" start="0b11" description="The count signal is sampled 4 clk cycle after fcal_run signal is deasserted" />
      </BitField>
      <BitField start="16" size="7" name="DAC_CAL_ADJUST" description="Aux PLL DAC Calibration Adjust value" />
    </Register>
    <Register start="+0x1EC" size="4" name="AUXPLL_FCAL_CNT6" access="ReadOnly" description="Aux PLL Frequency Calibration Count 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="FCAL_COUNT_6" description="Aux PLL Frequency Calibration Count 6" />
      <BitField start="16" size="10" name="FCAL_BESTDIFF" description="Aux PLL Frequency Calibration Best Difference" />
    </Register>
    <Register start="+0x1F0" size="4" name="AUXPLL_FCAL_CNT5_4" access="ReadOnly" description="Aux PLL Frequency Calibration Count 5 and 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="FCAL_COUNT_4" description="Aux PLL Frequency Calibration Count 4" />
      <BitField start="16" size="10" name="FCAL_COUNT_5" description="Aux PLL Frequency Calibration Count 5" />
    </Register>
    <Register start="+0x1F4" size="4" name="AUXPLL_FCAL_CNT3_2" access="ReadOnly" description="Aux PLL Frequency Calibration Count 3 and 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="FCAL_COUNT_2" description="Aux PLL Frequency Calibration Count 2" />
      <BitField start="16" size="10" name="FCAL_COUNT_3" description="Aux PLL Frequency Calibration Count 3" />
    </Register>
    <Register start="+0x1F8" size="4" name="AUXPLL_FCAL_CNT1_0" access="ReadOnly" description="Aux PLL Frequency Calibration Count 1 and 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="FCAL_COUNT_0" description="Frequency Calibration Count 0" />
      <BitField start="16" size="10" name="FCAL_COUNT_1" description="Frequency Calibration Count 1" />
    </Register>
    <Register start="+0x1FC" size="4" name="RXDIG_DFT" access="Read/Write" description="RXDIG DFT" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DFT_TONE_FREQ" description="DFT Tone Generator Frequency">
        <Enum name="0" start="0b000" description="1/64 of the ref osc frequency (500kHz for 32MHz ref osc)" />
        <Enum name="1" start="0b001" description="1/128 of the ref osc frequency (250kHz for 32MHz ref osc)" />
        <Enum name="2" start="0b010" description="1/256 of the ref osc frequency (125kHz for 32MHz ref osc)" />
        <Enum name="3" start="0b011" description="1/512 of the ref osc frequency (62.5kHz for 32MHz ref osc)" />
        <Enum name="4" start="0b100" description="1/1024 of the ref osc frequency (31.25kHz for 32MHz ref osc)" />
      </BitField>
      <BitField start="3" size="1" name="DFT_TONE_SCALE" description="DFT Tone Generator Scale">
        <Enum name="0" start="0b0" description="The DFT tone generator uses 3/4 of the DC offset correction DAC range." />
        <Enum name="1" start="0b1" description="The DFT tone generator uses 1/2 of the DC offset correction DAC range." />
      </BitField>
      <BitField start="4" size="1" name="DFT_TONE_TZA_EN" description="DFT Tone Generator TZA Enable">
        <Enum name="0" start="0b0" description="The DCOC controls the TZA DC offset correction DACs" />
        <Enum name="1" start="0b1" description="A tone is generated using the TZA DC offset correction DACs." />
      </BitField>
      <BitField start="5" size="1" name="DFT_TONE_BBA_EN" description="DFT Tone Generator BBA Enable">
        <Enum name="0" start="0b0" description="The DCOC controls the BBA DC offset correction DACs" />
        <Enum name="1" start="0b1" description="A tone is generated using the BBA DC offset correction DACs." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_TX_DIG" start="0x4005C200" description="XCVR_TX_DIG">
    <Register start="+0" size="4" name="CTRL" access="Read/Write" description="TX Digital Control" reset_value="0x140" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RADIO_DFT_MODE" description="Radio DFT Modes">
        <Enum name="0000" start="0b0000" description="Normal Radio Operation, DFT not engaged." />
        <Enum name="0001" start="0b0001" description="Carrier Frequency Only" />
        <Enum name="0010" start="0b0010" description="Pattern Register GFSK" />
        <Enum name="0011" start="0b0011" description="LFSR GFSK" />
        <Enum name="0100" start="0b0100" description="Pattern Register FSK" />
        <Enum name="0101" start="0b0101" description="LFSR FSK" />
        <Enum name="0110" start="0b0110" description="Pattern Register O-QPSK" />
        <Enum name="0111" start="0b0111" description="LFSR O-QPSK" />
        <Enum name="1000" start="0b1000" description="LFSR 802.15.4 Symbols" />
        <Enum name="1001" start="0b1001" description="PLL Modulation from RAM" />
        <Enum name="1010" start="0b1010" description="PLL Coarse Tune BIST" />
        <Enum name="1011" start="0b1011" description="PLL Frequency Synthesizer BIST" />
        <Enum name="1100" start="0b1100" description="High Port DAC BIST" />
        <Enum name="1101" start="0b1101" description="VCO Frequency Meter" />
      </BitField>
      <BitField start="4" size="3" name="LFSR_LENGTH" description="LFSR Length">
        <Enum name="000" start="0b000" description="LFSR 9, tap mask 100010000" />
        <Enum name="001" start="0b001" description="LFSR 10, tap mask 1001000000" />
        <Enum name="010" start="0b010" description="LFSR 11, tap mask 11101000000" />
        <Enum name="011" start="0b011" description="LFSR 13, tap mask 1101100000000" />
        <Enum name="100" start="0b100" description="LFSR 15, tap mask 111010000000000" />
        <Enum name="101" start="0b101" description="LFSR 17, tap mask 11110000000000000" />
      </BitField>
      <BitField start="7" size="1" name="LFSR_EN" description="LFSR Enable" />
      <BitField start="8" size="3" name="DFT_CLK_SEL" description="DFT Clock Selection">
        <Enum name="000" start="0b000" description="62.5 kHz" />
        <Enum name="001" start="0b001" description="125 kHz" />
        <Enum name="010" start="0b010" description="250 kHz" />
        <Enum name="011" start="0b011" description="500 kHz" />
        <Enum name="100" start="0b100" description="1 MHz" />
        <Enum name="101" start="0b101" description="2 MHz" />
        <Enum name="110" start="0b110" description="4 MHz" />
        <Enum name="111" start="0b111" description="RF OSC Clock" />
      </BitField>
      <BitField start="11" size="1" name="TX_DFT_EN" description="DFT Modulation Enable" />
      <BitField start="12" size="2" name="SOC_TEST_SEL" description="Radio Clock Selector for SoC RF Clock Tests">
        <Enum name="00" start="0b00" description="No Clock Selected" />
        <Enum name="01" start="0b01" description="PLL Sigma Delta Clock, divided by 2" />
        <Enum name="10" start="0b10" description="Auxiliary PLL Clock, divided by 2" />
        <Enum name="11" start="0b11" description="RF Ref Osc clock, divided by 2" />
      </BitField>
      <BitField start="16" size="1" name="TX_CAPTURE_POL" description="Polarity of the Input Data for the Transmitter" />
      <BitField start="22" size="10" name="FREQ_WORD_ADJ" description="Frequency Word Adjustment" />
    </Register>
    <Register start="+0x4" size="4" name="DATA_PADDING" access="Read/Write" description="TX Data Padding" reset_value="0x7FFF55AA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_PADDING_PAT_0" description="Data Padding Pattern 0" />
      <BitField start="8" size="8" name="DATA_PADDING_PAT_1" description="Data Padding Pattern 1" />
      <BitField start="16" size="15" name="DFT_LFSR_OUT" description="LFSR Output" />
      <BitField start="31" size="1" name="LRM" description="LFSR Reset Mask" />
    </Register>
    <Register start="+0x8" size="4" name="GFSK_CTRL" access="Read/Write" description="TX GFSK Modulator Control" reset_value="0x3014000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GFSK_MULTIPLY_TABLE_MANUAL" description="Manual GFSK Multiply Lookup Table Value" />
      <BitField start="16" size="2" name="GFSK_MI" description="GFSK Modulation Index">
        <Enum name="00" start="0b00" description="0.32" />
        <Enum name="01" start="0b01" description="0.50" />
        <Enum name="10" start="0b10" description="0.70" />
        <Enum name="11" start="0b11" description="1.00" />
      </BitField>
      <BitField start="20" size="1" name="GFSK_MLD" description="Disable GFSK Multiply Lookup Table" />
      <BitField start="21" size="1" name="GFSK_FLD" description="Disable GFSK Filter Lookup Table" />
      <BitField start="24" size="3" name="GFSK_MOD_INDEX_SCALING" description="GFSK Modulation Index Scaling Factor">
        <Enum name="000" start="0b000" description="1" />
        <Enum name="001" start="0b001" description="1 + 1/32" />
        <Enum name="010" start="0b010" description="1 + 1/16" />
        <Enum name="011" start="0b011" description="1 + 1/8" />
        <Enum name="100" start="0b100" description="1 - 1/32" />
        <Enum name="101" start="0b101" description="1 - 1/16" />
        <Enum name="110" start="0b110" description="1 - 1/8" />
      </BitField>
      <BitField start="28" size="1" name="TX_IMAGE_FILTER_OVRD_EN" description="TX Image Filter Override Enable" />
      <BitField start="29" size="1" name="TX_IMAGE_FILTER_0_OVRD" description="TX Image Filter 0 Override Control" />
      <BitField start="30" size="1" name="TX_IMAGE_FILTER_1_OVRD" description="TX Image Filter 1 Override Control" />
      <BitField start="31" size="1" name="TX_IMAGE_FILTER_2_OVRD" description="TX Image Filter 2 Override Control" />
    </Register>
    <Register start="+0xC" size="4" name="GFSK_COEFF2" access="Read/Write" description="TX GFSK Filter Coefficients 2" reset_value="0xC0630401" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GFSK_FILTER_COEFF_MANUAL2" description="GFSK Manual Filter Coefficients[63:32]" />
    </Register>
    <Register start="+0x10" size="4" name="GFSK_COEFF1" access="Read/Write" description="TX GFSK Filter Coefficients 1" reset_value="0xBB29960D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GFSK_FILTER_COEFF_MANUAL1" description="GFSK Manual Filter Coefficient [31:0]" />
    </Register>
    <Register start="+0x14" size="4" name="FSK_SCALE" access="Read/Write" description="TX FSK Modulation Levels" reset_value="0x8001800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="FSK_MODULATION_SCALE_0" description="FSK Modulation Scale for a data 0" />
      <BitField start="16" size="13" name="FSK_MODULATION_SCALE_1" description="FSK Modulation Scale for a data 1" />
    </Register>
    <Register start="+0x18" size="4" name="DFT_PATTERN" access="Read/Write" description="TX DFT Modulation Pattern" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFT_MOD_PATTERN" description="DFT Modulation Pattern" />
    </Register>
    <Register start="+0x1C" size="4" name="RF_DFT_BIST_1" access="Read/Write" description="TX DFT Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTUNE_BIST_GO" description="Start the Coarse Tune BIST" />
      <BitField start="1" size="1" name="CTUNE_BIST_FINISHED" description="Coarse Tune BIST has finished Tuning all Channels" />
      <BitField start="2" size="1" name="CTUNE_BIST_RESULT" description="Coarse Tune BIST Result" />
      <BitField start="4" size="4" name="CTUNE_BIST_THRSHLD" description="Maximum Difference Threshold for Coarse Tune BIST" />
      <BitField start="8" size="8" name="CTUNE_MAX_DIFF" description="Maximum Frequency Count Difference found by the Coarse Tune BIST" />
      <BitField start="16" size="7" name="CTUNE_MAX_DIFF_CH" description="Maximum Frequency Count Difference Radio Channel" />
      <BitField start="24" size="3" name="PA_AM_MOD_FREQ" description="RF Power Amplifier Amplitude Modulation Frequency">
        <Enum name="000" start="0b000" description="4 MHz" />
        <Enum name="001" start="0b001" description="2 MHz" />
        <Enum name="010" start="0b010" description="1 MHz" />
        <Enum name="011" start="0b011" description="500 kHz" />
        <Enum name="100" start="0b100" description="250 kHz" />
        <Enum name="101" start="0b101" description="125 kHz" />
        <Enum name="110" start="0b110" description="62.5 kHz" />
      </BitField>
      <BitField start="28" size="3" name="PA_AM_MOD_ENTRIES" description="RF Power Amplifier Amplitude Modulation Table Entries">
        <Enum name="001" start="0b001" description="2 entries" />
        <Enum name="010" start="0b010" description="3 entries" />
        <Enum name="011" start="0b011" description="4 entries" />
        <Enum name="100" start="0b100" description="5 entries" />
        <Enum name="101" start="0b101" description="6 entries" />
        <Enum name="110" start="0b110" description="7 entries" />
        <Enum name="111" start="0b111" description="8 entries" />
      </BitField>
      <BitField start="31" size="1" name="PA_AM_MOD_EN" description="RF Power Amplifier Amplitude Modulation Enable" />
    </Register>
    <Register start="+0x20" size="4" name="RF_DFT_BIST_2" access="Read/Write" description="TX DFT Control 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYN_BIST_GO" description="Start the PLL Frequency Synthesizer BIST" />
      <BitField start="1" size="1" name="SYN_BIST_FINISHED" description="PLL Frequency Synthesizer BIST has finished trying to lock to Radio Channels" />
      <BitField start="2" size="1" name="SYN_BIST_RESULT" description="PLL Frequency Synthesizer BIST Result" />
      <BitField start="3" size="1" name="SYN_BIST_ALL_CHANNELS" description="PLL Frequency Synthesizer BIST All Channels" />
      <BitField start="4" size="8" name="FREQ_COUNT_THRESHOLD" description="Frequency Meter Count Difference Threshold" />
      <BitField start="12" size="1" name="HPM_INL_BIST_GO" description="Start the High Port Modulator DAC INL BIST" />
      <BitField start="13" size="1" name="HPM_INL_BIST_FINISHED" description="High Port Modulator DAC INL BIST has finished measuring the INL of the HPM DAC" />
      <BitField start="14" size="1" name="HPM_INL_BIST_RESULT" description="High Port Modulator DAC INL BIST Result" />
      <BitField start="16" size="1" name="HPM_DNL_BIST_GO" description="Start the High Port Modulator DAC DNL BIST" />
      <BitField start="17" size="1" name="HPM_DNL_BIST_FINISHED" description="High Port Modulator DAC DNL BIST has finished measuring the DNL of the HPM DAC" />
      <BitField start="18" size="1" name="HPM_DNL_BIST_RESULT" description="High Port Modulator DAC DNL BIST Result" />
      <BitField start="20" size="9" name="DFT_MAX_RAM_SIZE" description="Maximum RAM Address to use as Modulation" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_PLL_DIG" start="0x4005C224" description="XCVR_PLL_DIG">
    <Register start="+0" size="4" name="HPM_BUMP" access="Read/Write" description="PLL HPM Analog Bump Control" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="HPM_VCM_TX" description="rfctrl_tx_dac_bump_vcm[2:0] during Transmission">
        <Enum name="000" start="0b000" description="432 mV" />
        <Enum name="001" start="0b001" description="328 mV" />
        <Enum name="010" start="0b010" description="456 mV" />
        <Enum name="011" start="0b011" description="473 mV" />
        <Enum name="100" start="0b100" description="488 mV" />
        <Enum name="101" start="0b101" description="408 mV" />
        <Enum name="110" start="0b110" description="392 mV" />
        <Enum name="111" start="0b111" description="376 mV" />
      </BitField>
      <BitField start="4" size="3" name="HPM_VCM_CAL" description="rfctrl_tx_dac_bump_vcm[2:0] during Calibration">
        <Enum name="000" start="0b000" description="432 mV" />
        <Enum name="001" start="0b001" description="328 mV" />
        <Enum name="010" start="0b010" description="456 mV" />
        <Enum name="011" start="0b011" description="473 mV" />
        <Enum name="100" start="0b100" description="488 mV" />
        <Enum name="101" start="0b101" description="408 mV" />
        <Enum name="110" start="0b110" description="392 mV" />
        <Enum name="111" start="0b111" description="376 mV" />
      </BitField>
      <BitField start="8" size="2" name="HPM_FDB_RES_TX" description="rfctrl_tx_dac_bump_fdb_res[1:0] during Transmission">
        <Enum name="00" start="0b00" description="29 kohms" />
        <Enum name="01" start="0b01" description="58 kohms(gain of 2)" />
        <Enum name="10" start="0b10" description="13 kohms" />
        <Enum name="11" start="0b11" description="23.7 kohms" />
      </BitField>
      <BitField start="12" size="2" name="HPM_FDB_RES_CAL" description="rfctrl_tx_dac_bump_fdb_res[1:0] during Calibration">
        <Enum name="00" start="0b00" description="29 kohms" />
        <Enum name="01" start="0b01" description="58 kohms(gain of 2)" />
        <Enum name="10" start="0b10" description="13 kohms" />
        <Enum name="11" start="0b11" description="23.7 kohms" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="MOD_CTRL" access="Read/Write" description="PLL Modulation Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="MODULATION_WORD_MANUAL" description="Manual Modulation Word" />
      <BitField start="15" size="1" name="MOD_DISABLE" description="Disable Modulation Word" />
      <BitField start="16" size="8" name="HPM_MOD_MANUAL" description="Manual HPM Modulation" />
      <BitField start="27" size="1" name="HPM_MOD_DISABLE" description="Disable HPM Modulation" />
      <BitField start="28" size="2" name="HPM_SDM_OUT_MANUAL" description="Manual HPM SDM out" />
      <BitField start="31" size="1" name="HPM_SDM_OUT_DISABLE" description="Disable HPM SDM out" />
    </Register>
    <Register start="+0x8" size="4" name="CHAN_MAP" access="Read/Write" description="PLL Channel Mapping" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CHANNEL_NUM" description="Protocol specific Channel Number for PLL Frequency Mapping" />
      <BitField start="8" size="1" name="BOC" description="BLE Channel Number Override">
        <Enum name="0" start="0b0" description="BLE channel number comes from the BLE Link Layer" />
        <Enum name="1" start="0b1" description="BLE channel number comes from the CHANNEL_NUM register (BLE protocols 0 and 2)" />
      </BitField>
      <BitField start="9" size="1" name="BMR" description="BLE MBAN Channel Remap">
        <Enum name="0" start="0b0" description="BLE channel 39 is mapped to BLE channel 39, 2.480 GHz" />
        <Enum name="1" start="0b1" description="BLE channel 39 is mapped to MBAN channel 39, 2.399 GHz" />
      </BitField>
      <BitField start="10" size="1" name="ZOC" description="802.15.4 Channel Number Override">
        <Enum name="0" start="0b0" description="802.15.4 channel number comes from the 802.15.4 Link Layer." />
        <Enum name="1" start="0b1" description="802.15.4 channel number comes from the CHANNEL_NUM register (802.15.4 protocols 4 and 5)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LOCK_DETECT" access="Read/Write" description="PLL Lock Detect Control" reset_value="0x606800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CT_FAIL" description="Real time status of Coarse Tune Fail signal" />
      <BitField start="1" size="1" name="CTFF" description="CTUNE Failure Flag, held until cleared" />
      <BitField start="2" size="1" name="CS_FAIL" description="Real time status of Cycle Slip circuit" />
      <BitField start="3" size="1" name="CSFF" description="Cycle Slip Failure Flag, held until cleared" />
      <BitField start="4" size="1" name="FT_FAIL" description="Real time status of Frequency Target Failure" />
      <BitField start="5" size="1" name="FTFF" description="Frequency Target Failure Flag" />
      <BitField start="7" size="1" name="TAFF" description="TSM Abort Failure Flag" />
      <BitField start="8" size="4" name="CTUNE_LDF_LEV" description="CTUNE Lock Detect Fail Level" />
      <BitField start="12" size="6" name="FTF_RX_THRSH" description="RX Frequency Target Fail Threshold" />
      <BitField start="19" size="1" name="FTW_RX" description="RX Frequency Target Window time select">
        <Enum name="0" start="0b0" description="4 us" />
        <Enum name="1" start="0b1" description="8 us" />
      </BitField>
      <BitField start="20" size="6" name="FTF_TX_THRSH" description="TX Frequency Target Fail Threshold" />
      <BitField start="27" size="1" name="FTW_TX" description="TX Frequency Target Window time select">
        <Enum name="0" start="0b0" description="4 us" />
        <Enum name="1" start="0b1" description="8 us" />
      </BitField>
      <BitField start="28" size="1" name="FREQ_COUNT_GO" description="Start the Frequency Meter" />
      <BitField start="29" size="1" name="FREQ_COUNT_FINISHED" description="Frequency Meter has finished the Count Time" />
      <BitField start="30" size="2" name="FREQ_COUNT_TIME" description="Frequency Meter Count Time">
        <Enum name="00" start="0b00" description="10 us" />
        <Enum name="01" start="0b01" description="25 us" />
        <Enum name="10" start="0b10" description="50 us" />
        <Enum name="11" start="0b11" description="100 us" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="HPM_CTRL" access="Read/Write" description="PLL High Port Modulator Control" reset_value="0x90840000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="HPM_SDM_IN_MANUAL" description="Manual High Port SDM Fractional value" />
      <BitField start="13" size="1" name="HPFF" description="HPM SDM Invalid Flag" />
      <BitField start="14" size="1" name="HPM_SDM_OUT_INVERT" description="Invert HPM SDM Output" />
      <BitField start="15" size="1" name="HPM_SDM_IN_DISABLE" description="Disable HPM SDM Input" />
      <BitField start="16" size="3" name="HPM_LFSR_SIZE" description="HPM LFSR Length">
        <Enum name="000" start="0b000" description="LFSR 9, tap mask 100010000" />
        <Enum name="001" start="0b001" description="LFSR 10, tap mask 1001000000" />
        <Enum name="010" start="0b010" description="LFSR 11, tap mask 11101000000" />
        <Enum name="011" start="0b011" description="LFSR 13, tap mask 1101100000000" />
        <Enum name="100" start="0b100" description="LFSR 15, tap mask 111010000000000" />
        <Enum name="101" start="0b101" description="LFSR 17, tap mask 11110000000000000" />
      </BitField>
      <BitField start="20" size="1" name="HPM_DTH_SCL" description="HPM Dither Scale" />
      <BitField start="23" size="1" name="HPM_DTH_EN" description="Dither Enable for HPM LFSR" />
      <BitField start="24" size="2" name="HPM_INTEGER_SCALE" description="High Port Modulation Integer Scale">
        <Enum name="00" start="0b00" description="No Scaling" />
        <Enum name="01" start="0b01" description="Multiply by 2" />
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="27" size="1" name="HPM_INTEGER_INVERT" description="Invert High Port Modulation Integer" />
      <BitField start="28" size="1" name="HPM_CAL_INVERT" description="Invert High Port Modulator Calibration" />
      <BitField start="31" size="1" name="HPM_MOD_IN_INVERT" description="Invert High Port Modulation" />
    </Register>
    <Register start="+0x14" size="4" name="HPMCAL_CTRL" access="Read/Write" description="PLL High Port Calibration Control" reset_value="0x40000221" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="HPM_CAL_FACTOR" description="High Port Modulation Calibration Factor" />
      <BitField start="13" size="1" name="HPM_CAL_NOT_BUMPED" description="HPM_CAL_NOT_BUMPED" />
      <BitField start="14" size="1" name="HPM_CAL_COUNT_SCALE" description="HPM_CAL_COUNT_SCALE" />
      <BitField start="15" size="1" name="HP_CAL_DISABLE" description="Disable HPM Manual Calibration" />
      <BitField start="16" size="13" name="HPM_CAL_FACTOR_MANUAL" description="Manual HPM Calibration Factor" />
      <BitField start="30" size="1" name="HPM_CAL_ARRAY_SIZE" description="High Port Modulation Calibration Array Size">
        <Enum name="0" start="0b0" description="128" />
        <Enum name="1" start="0b1" description="256" />
      </BitField>
      <BitField start="31" size="1" name="HPM_CAL_TIME" description="High Port Modulation Calibration Time">
        <Enum name="0" start="0b0" description="25 us" />
        <Enum name="1" start="0b1" description="50 us" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="HPM_CAL1" access="Read/Write" description="PLL High Port Calibration Result 1" reset_value="0x44300000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="HPM_COUNT_1" description="High Port Modulation Counter Value 1" />
      <BitField start="20" size="3" name="CS_WT" description="Cycle Slip Wait Time">
        <Enum name="000" start="0b000" description="128 us" />
        <Enum name="001" start="0b001" description="256 us" />
        <Enum name="010" start="0b010" description="384 us" />
        <Enum name="011" start="0b011" description="512 us" />
        <Enum name="100" start="0b100" description="640 us" />
        <Enum name="101" start="0b101" description="768 us" />
        <Enum name="110" start="0b110" description="896 us" />
        <Enum name="111" start="0b111" description="1024 us" />
      </BitField>
      <BitField start="24" size="3" name="CS_FW" description="Cycle Slip Flag Window">
        <Enum name="000" start="0b000" description="8 us" />
        <Enum name="001" start="0b001" description="16 us" />
        <Enum name="010" start="0b010" description="24 us" />
        <Enum name="011" start="0b011" description="32 us" />
        <Enum name="100" start="0b100" description="64 us" />
        <Enum name="101" start="0b101" description="96 us" />
        <Enum name="110" start="0b110" description="128 us" />
        <Enum name="111" start="0b111" description="256 us" />
      </BitField>
      <BitField start="28" size="4" name="CS_FCNT" description="Cycle Slip Flag Count" />
    </Register>
    <Register start="+0x1C" size="4" name="HPM_CAL2" access="Read/Write" description="PLL High Port Calibration Result 2" reset_value="0x2100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="HPM_COUNT_2" description="High Port Modulation Counter Value 2" />
      <BitField start="20" size="1" name="CS_RC" description="Cycle Slip Recycle" />
      <BitField start="24" size="5" name="CS_FT" description="Cycle Slip Flag Timeout" />
    </Register>
    <Register start="+0x20" size="4" name="HPM_SDM_RES" access="Read/Write" description="PLL High Port Sigma Delta Results" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="HPM_NUM_SELECTED" description="High Port Modulator SDM Numerator" />
      <BitField start="16" size="10" name="HPM_DENOM" description="High Port Modulator SDM Denominator" />
      <BitField start="28" size="4" name="HPM_COUNT_ADJUST" description="HPM_COUNT_ADJUST" />
    </Register>
    <Register start="+0x24" size="4" name="LPM_CTRL" access="Read/Write" description="PLL Low Port Modulator Control" reset_value="0x8080000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLL_LD_MANUAL" description="Manual PLL Loop Divider value" />
      <BitField start="11" size="1" name="PLL_LD_DISABLE" description="Disable PLL Loop Divider" />
      <BitField start="13" size="1" name="LPFF" description="LPM SDM Invalid Flag" />
      <BitField start="14" size="1" name="LPM_SDM_INV" description="Invert LPM SDM" />
      <BitField start="15" size="1" name="LPM_DISABLE" description="Disable LPM SDM" />
      <BitField start="16" size="4" name="LPM_DTH_SCL" description="LPM Dither Scale">
        <Enum name="0101" start="0b0101" description="-128 to 96" />
        <Enum name="0110" start="0b0110" description="-256 to 192" />
        <Enum name="0111" start="0b0111" description="-512 to 384" />
        <Enum name="1000" start="0b1000" description="-1024 to 768" />
        <Enum name="1001" start="0b1001" description="-2048 to 1536" />
        <Enum name="1010" start="0b1010" description="-4096 to 3072" />
        <Enum name="1011" start="0b1011" description="-8192 to 6144" />
      </BitField>
      <BitField start="22" size="1" name="LPM_D_CTRL" description="LPM Dither Control in Override Mode" />
      <BitField start="23" size="1" name="LPM_D_OVRD" description="LPM Dither Override Mode Select" />
      <BitField start="24" size="4" name="LPM_SCALE" description="LPM Scale Factor">
        <Enum name="0000" start="0b0000" description="No Scaling" />
        <Enum name="0001" start="0b0001" description="Multiply by 2" />
        <Enum name="0010" start="0b0010" description="Multiply by 4" />
        <Enum name="0011" start="0b0011" description="Multiply by 8" />
        <Enum name="0100" start="0b0100" description="Multiply by 16" />
        <Enum name="0101" start="0b0101" description="Multiply by 32" />
        <Enum name="0110" start="0b0110" description="Multiply by 64" />
        <Enum name="0111" start="0b0111" description="Multiply by 128" />
        <Enum name="1000" start="0b1000" description="Multiply by 256" />
        <Enum name="1001" start="0b1001" description="Multiply by 512" />
        <Enum name="1010" start="0b1010" description="Multiply by 1024" />
        <Enum name="1011" start="0b1011" description="Multiply by 2048" />
      </BitField>
      <BitField start="31" size="1" name="LPM_SDM_USE_NEG" description="Use the Negedge of the Sigma Delta clock" />
    </Register>
    <Register start="+0x28" size="4" name="LPM_SDM_CTRL1" access="Read/Write" description="PLL Low Port Sigma Delta Control 1" reset_value="0x260026" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="LPM_INTG_SELECTED" description="Low Port Modulation Integer Value Selected" />
      <BitField start="8" size="7" name="HPM_ARRAY_BIAS" description="Bias value for High Port DAC Array Midpoint" />
      <BitField start="16" size="7" name="LPM_INTG" description="Manual Low Port Modulation Integer Value" />
      <BitField start="31" size="1" name="SDM_MAP_DISABLE" description="Disable SDM Mapping" />
    </Register>
    <Register start="+0x2C" size="4" name="LPM_SDM_CTRL2" access="Read/Write" description="PLL Low Port Sigma Delta Control 2" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="LPM_NUM" description="Low Port Modulation Numerator" />
    </Register>
    <Register start="+0x30" size="4" name="LPM_SDM_CTRL3" access="Read/Write" description="PLL Low Port Sigma Delta Control 3" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="LPM_DENOM" description="Low Port Modulation Denominator" />
    </Register>
    <Register start="+0x34" size="4" name="LPM_SDM_RES1" access="ReadOnly" description="PLL Low Port Sigma Delta Result 1" reset_value="0xE200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="LPM_NUM_SELECTED" description="Low Port Modulation Numerator Applied" />
    </Register>
    <Register start="+0x38" size="4" name="LPM_SDM_RES2" access="ReadOnly" description="PLL Low Port Sigma Delta Result 2" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="LPM_DENOM_SELECTED" description="Low Port Modulation Denominator Selected" />
    </Register>
    <Register start="+0x3C" size="4" name="DELAY_MATCH" access="Read/Write" description="PLL Delay Matching" reset_value="0x204" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="LPM_SDM_DELAY" description="Low Port SDM Delay Matching" />
      <BitField start="8" size="4" name="HPM_SDM_DELAY" description="High Port SDM Delay Matching" />
      <BitField start="16" size="4" name="HPM_INTEGER_DELAY" description="High Port Integer Delay Matching" />
    </Register>
    <Register start="+0x40" size="4" name="CTUNE_CTRL" access="Read/Write" description="PLL Coarse Tune Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CTUNE_TARGET_MANUAL" description="Manual Coarse Tune Target" />
      <BitField start="15" size="1" name="CTUNE_TARGET_DISABLE" description="Disable Coarse Tune Target" />
      <BitField start="16" size="4" name="CTUNE_ADJUST" description="Coarse Tune Count Adjustment" />
      <BitField start="24" size="7" name="CTUNE_MANUAL" description="Manual Coarse Tune Setting" />
      <BitField start="31" size="1" name="CTUNE_DISABLE" description="Coarse Tune Disable" />
    </Register>
    <Register start="+0x44" size="4" name="CTUNE_CNT6" access="ReadOnly" description="PLL Coarse Tune Count 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CTUNE_COUNT_6" description="CTUNE Count 6" />
    </Register>
    <Register start="+0x48" size="4" name="CTUNE_CNT5_4" access="ReadOnly" description="PLL Coarse Tune Counts 5 and 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CTUNE_COUNT_4" description="CTUNE Count 4" />
      <BitField start="16" size="13" name="CTUNE_COUNT_5" description="CTUNE Count 5" />
    </Register>
    <Register start="+0x4C" size="4" name="CTUNE_CNT3_2" access="ReadOnly" description="PLL Coarse Tune Counts 3 and 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CTUNE_COUNT_2" description="CTUNE Count 2" />
      <BitField start="16" size="13" name="CTUNE_COUNT_3" description="CTUNE Count 3" />
    </Register>
    <Register start="+0x50" size="4" name="CTUNE_CNT1_0" access="ReadOnly" description="PLL Coarse Tune Counts 1 and 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CTUNE_COUNT_0" description="CTUNE Count 0" />
      <BitField start="16" size="13" name="CTUNE_COUNT_1" description="CTUNE Count 1" />
    </Register>
    <Register start="+0x54" size="4" name="CTUNE_RES" access="ReadOnly" description="PLL Coarse Tune Results" reset_value="0x9620040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CTUNE_SELECTED" description="Coarse Tune Setting to VCO" />
      <BitField start="8" size="8" name="CTUNE_BEST_DIFF" description="Coarse Tune Absolute Best Difference" />
      <BitField start="16" size="12" name="CTUNE_FREQ_SELECTED" description="Coarse Tune Frequency Selected" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_MISC" start="0x4005C280" description="XCVR_MISC">
    <Register start="+0" size="4" name="XCVR_CTRL" access="Read/Write" description="TRANSCEIVER CONTROL" reset_value="0x101000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PROTOCOL" description="Radio Protocol Selection">
        <Enum name="0000" start="0b0000" description="BLE" />
        <Enum name="0001" start="0b0001" description="BLE in MBAN" />
        <Enum name="0010" start="0b0010" description="BLE overlap MBAN" />
        <Enum name="0011" start="0b0011" description="ANT" />
        <Enum name="0100" start="0b0100" description="Zigbee" />
        <Enum name="0101" start="0b0101" description="802.15.4j" />
        <Enum name="0110" start="0b0110" description="128 Channel FSK" />
        <Enum name="0111" start="0b0111" description="128 Channel GFSK" />
        <Enum name="1000" start="0b1000" description="Generic FSK" />
        <Enum name="1001" start="0b1001" description="MSK" />
      </BitField>
      <BitField start="4" size="3" name="TGT_PWR_SRC" description="Target Power Source" />
      <BitField start="8" size="2" name="REF_CLK_FREQ" description="Radio Reference Clock Frequency">
        <Enum name="00" start="0b00" description="32 MHz" />
        <Enum name="01" start="0b01" description="26 MHz" />
      </BitField>
      <BitField start="11" size="1" name="SOC_RF_OSC_CLK_GATE_EN" description="SOC_RF_OSC_CLK_GATE_EN" />
      <BitField start="12" size="2" name="DEMOD_SEL" description="Demodulator Selector">
        <Enum name="00" start="0b00" description="No demodulator selected" />
        <Enum name="01" start="0b01" description="Use Freescale Constant Envelope demodulator" />
        <Enum name="10" start="0b10" description="Use Legacy 802.15.4 demodulator" />
      </BitField>
      <BitField start="16" size="3" name="RADIO0_IRQ_SEL" description="RADIO0_IRQ_SEL">
        <Enum name="000" start="0b000" description="Assign Radio #0 Interrupt to BLE" />
        <Enum name="001" start="0b001" description="Assign Radio #0 Interrupt to 802.15.4" />
        <Enum name="010" start="0b010" description="Assign Radio #0 Interrupt to ANT" />
        <Enum name="011" start="0b011" description="Assign Radio #0 Interrupt to GENERIC_FSK" />
        <Enum name="100" start="0b100" description="Radio #0 Interrupt unassigned" />
        <Enum name="101" start="0b101" description="Radio #0 Interrupt unassigned" />
        <Enum name="110" start="0b110" description="Radio #0 Interrupt unassigned" />
        <Enum name="111" start="0b111" description="Radio #0 Interrupt unassigned" />
      </BitField>
      <BitField start="20" size="3" name="RADIO1_IRQ_SEL" description="RADIO1_IRQ_SEL">
        <Enum name="000" start="0b000" description="Assign Radio #1 Interrupt to BLE" />
        <Enum name="001" start="0b001" description="Assign Radio #1 Interrupt to 802.15.4" />
        <Enum name="010" start="0b010" description="Assign Radio #1 Interrupt to ANT" />
        <Enum name="011" start="0b011" description="Assign Radio #1 Interrupt to GENERIC_FSK" />
        <Enum name="100" start="0b100" description="Radio #1 Interrupt unassigned" />
        <Enum name="101" start="0b101" description="Radio #1 Interrupt unassigned" />
        <Enum name="110" start="0b110" description="Radio #1 Interrupt unassigned" />
        <Enum name="111" start="0b111" description="Radio #1 Interrupt unassigned" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="XCVR_STATUS" access="Read/Write" description="TRANSCEIVER STATUS" reset_value="0" reset_mask="0xFFF0C000">
      <BitField start="0" size="8" name="TSM_COUNT" description="TSM_COUNT" />
      <BitField start="8" size="4" name="PLL_SEQ_STATE" description="PLL Sequence State">
        <Enum name="0" start="0b0000" description="PLL OFF" />
        <Enum name="2" start="0b0010" description="CTUNE" />
        <Enum name="3" start="0b0011" description="CTUNE_SETTLE" />
        <Enum name="6" start="0b0110" description="HPMCAL1" />
        <Enum name="8" start="0b1000" description="HPMCAL1_SETTLE" />
        <Enum name="10" start="0b1010" description="HPMCAL2" />
        <Enum name="12" start="0b1100" description="HPMCAL2_SETTLE" />
        <Enum name="15" start="0b1111" description="PLLREADY" />
      </BitField>
      <BitField start="12" size="1" name="RX_MODE" description="Receive Mode" />
      <BitField start="13" size="1" name="TX_MODE" description="Transmit Mode" />
      <BitField start="16" size="1" name="BTLE_SYSCLK_REQ" description="BTLE System Clock Request" />
      <BitField start="17" size="1" name="RIF_LL_ACTIVE" description="Link Layer Active Indication" />
      <BitField start="18" size="1" name="XTAL_READY" description="RF Osciallator Xtal Ready">
        <Enum name="0" start="0b0" description="Indicates that the RF Oscillator is disabled or has not completed its warmup." />
        <Enum name="1" start="0b1" description="Indicates that the RF Oscillator has completed its warmup count and is ready for use." />
      </BitField>
      <BitField start="19" size="1" name="SOC_USING_RF_OSC_CLK" description="SOC Using RF Clock Indication" />
      <BitField start="24" size="1" name="TSM_IRQ0" description="TSM Interrupt #0">
        <Enum name="0" start="0b0" description="TSM Interrupt #0 is not asserted." />
        <Enum name="1" start="0b1" description="TSM Interrupt #0 is asserted. Write '1' to this bit to clear it." />
      </BitField>
      <BitField start="25" size="1" name="TSM_IRQ1" description="TSM Interrupt #1">
        <Enum name="0" start="0b0" description="TSM Interrupt #1 is not asserted." />
        <Enum name="1" start="0b1" description="TSM Interrupt #1 is asserted. Write '1' to this bit to clear it." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="BLE_ARB_CTRL" access="Read/Write" description="BLE ARBITRATION CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BLE_RELINQUISH" description="BLE Relinquish Control" />
      <BitField start="1" size="1" name="XCVR_BUSY" description="Transceiver Busy Status Bit">
        <Enum name="0" start="0b0" description="RF Channel in available (TSM is idle)" />
        <Enum name="1" start="0b1" description="RF Channel in use (TSM is busy)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="OVERWRITE_VER" access="Read/Write" description="OVERWRITE VERSION" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OVERWRITE_VER" description="Overwrite Version Number." />
    </Register>
    <Register start="+0x14" size="4" name="DMA_CTRL" access="Read/Write" description="TRANSCEIVER DMA CONTROL" reset_value="0x300" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DMA_PAGE" description="Transceiver DMA Page Selector">
        <Enum name="0000" start="0b0000" description="DMA Idle" />
        <Enum name="0001" start="0b0001" description="RX_DIG I and Q" />
        <Enum name="0010" start="0b0010" description="RX_DIG I Only" />
        <Enum name="0011" start="0b0011" description="RX_DIG Q Only" />
        <Enum name="0100" start="0b0100" description="RAW ADC I and Q" />
        <Enum name="0101" start="0b0101" description="RAW ADC I Only" />
        <Enum name="0110" start="0b0110" description="RAW ADC Q only" />
        <Enum name="0111" start="0b0111" description="DC Estimator I and Q" />
        <Enum name="1000" start="0b1000" description="DC Estimator I Only" />
        <Enum name="1001" start="0b1001" description="DC Estimator Q only" />
        <Enum name="1010" start="0b1010" description="RX_DIG Phase Output" />
        <Enum name="1011" start="0b1011" description="Demodulator Hard Decision" />
        <Enum name="1100" start="0b1100" description="Demodulator Soft Decision" />
        <Enum name="1101" start="0b1101" description="Demodulator Data Output" />
        <Enum name="1110" start="0b1110" description="Demodulator CFO Phase Output" />
      </BitField>
      <BitField start="4" size="1" name="SINGLE_REQ_MODE" description="DMA Single Request Mode">
        <Enum name="0" start="0b0" description="Disable Single Request Mode. The transceiver will assert ipd_req_radio_rx whenever it has a new sample ready for transfer." />
        <Enum name="1" start="0b1" description="Enable Single Request Mode. A single initial request by the transceiver will transfer the entire DMA block of data" />
      </BitField>
      <BitField start="5" size="1" name="BYPASS_DMA_SYNC" description="Bypass External DMA Synchronization">
        <Enum name="0" start="0b0" description="Don't Bypass External Synchronization. Use this setting if SINGLE_REQ_MODE=1." />
        <Enum name="1" start="0b1" description="Bypass External Synchronization. This setting is mandatory if SINGLE_REQ_MODE=0." />
      </BitField>
      <BitField start="6" size="1" name="DMA_TRIGGERRED" description="DMA TRIGGERRED" />
      <BitField start="7" size="1" name="DMA_TIMED_OUT" description="DMA Transfer Timed Out">
        <Enum name="0" start="0b0" description="A DMA timeout has not occurred" />
        <Enum name="1" start="0b1" description="A DMA timeout has occurred in Single Request Mode since the last time this bit was cleared" />
      </BitField>
      <BitField start="8" size="4" name="DMA_TIMEOUT" description="DMA Timeout" />
    </Register>
    <Register start="+0x18" size="4" name="DMA_DATA" access="ReadOnly" description="TRANSCEIVER DMA DATA" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMA_DATA" description="DMA Data Register" />
    </Register>
    <Register start="+0x1C" size="4" name="DTEST_CTRL" access="Read/Write" description="DIGITAL TEST MUX CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTEST_PAGE" description="DTEST Page Selector" />
      <BitField start="7" size="1" name="DTEST_EN" description="DTEST Enable">
        <Enum name="0" start="0b0" description="Disables DTEST. The DTEST pins assume their mission function." />
        <Enum name="1" start="0b1" description="Enables DTEST. The contents of the selected page (DTEST_PAGE) will appear on the DTEST output pins." />
      </BitField>
      <BitField start="8" size="4" name="GPIO0_OVLAY_PIN" description="GPIO 0 Overlay Pin" />
      <BitField start="12" size="4" name="GPIO1_OVLAY_PIN" description="GPIO 1 Overlay Pin" />
      <BitField start="16" size="2" name="TSM_GPIO_OVLAY" description="TSM GPIO Overlay Pin Control">
        <Enum name="00" start="0b00" description="there is no overlay, and the DTEST Page Table dictates the node that appears on each DTEST pin." />
        <Enum name="01" start="0b01" description="the register GPIO0_OVLAY_PIN[3:0] selects the DTEST pin on which GPIO0_TRIG_EN will appear." />
      </BitField>
      <BitField start="24" size="3" name="DTEST_SHFT" description="DTEST Shift Control" />
      <BitField start="28" size="1" name="RAW_MODE_I" description="DTEST Raw Mode Enable for I Channel" />
      <BitField start="29" size="1" name="RAW_MODE_Q" description="DTEST Raw Mode Enable for Q Channel" />
    </Register>
    <Register start="+0x20" size="4" name="PACKET_RAM_CTRL" access="Read/Write" description="PACKET RAM CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DBG_PAGE" description="Packet RAM Debug Page Selector">
        <Enum name="0000" start="0b0000" description="Packet RAM Debug Mode Idle" />
        <Enum name="0001" start="0b0001" description="RX_DIG I and Q" />
        <Enum name="0100" start="0b0100" description="RAW ADC I and Q" />
        <Enum name="0111" start="0b0111" description="DC Estimator I and Q" />
        <Enum name="1010" start="0b1010" description="RX_DIG Phase Output" />
        <Enum name="1011" start="0b1011" description="Demodulator Hard Decision" />
        <Enum name="1100" start="0b1100" description="Demodulator Soft Decision" />
        <Enum name="1101" start="0b1101" description="Demodulator Data Output" />
        <Enum name="1110" start="0b1110" description="Demodulator CFO Phase Output" />
      </BitField>
      <BitField start="4" size="1" name="PB_PROTECT" description="Packet Buffer Protect">
        <Enum name="0" start="0b0" description="Incoming received packets overwrite Packet Buffer RX contents (default)" />
        <Enum name="1" start="0b1" description="Incoming received packets are blocked from overwriting Packet Buffer RX contents" />
      </BitField>
      <BitField start="5" size="1" name="XCVR_RAM_ALLOW" description="Allow Packet RAM Transceiver Access">
        <Enum name="0" start="0b0" description="Protocol Engines, and associated IPS busses, have exclusive access to Packet RAM (mission mode)" />
        <Enum name="1" start="0b1" description="Transceiver-space access to Packet RAM, including Packet RAM debug mode, are allowed" />
      </BitField>
      <BitField start="6" size="1" name="ALL_PROTOCOLS_ALLOW" description="Allow IPS bus access to Packet RAM for any protocol at any time.">
        <Enum name="0" start="0b0" description="IPS bus access to Packet RAM is restricted to the protocol engine currently selected by XCVR_CTRL[PROTOCOL]." />
        <Enum name="1" start="0b1" description="All IPS bus access to Packet RAM permitted, regardless of XCVR_CTRL[PROTOCOL] setting" />
      </BitField>
      <BitField start="7" size="1" name="DBG_TRIGGERRED" description="DBG_TRIGGERRED" />
      <BitField start="8" size="2" name="DBG_RAM_FULL" description="DBG_RAM_FULL[1:0]">
        <Enum name="00" start="0b00" description="Neither Packet RAM0 nor RAM1 is full" />
      </BitField>
      <BitField start="10" size="1" name="RAM0_CLK_ON_OVRD_EN" description="Override control for RAM0 Clock Gate Enable">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RAM0_CLK_ON_OVRD to override the RAM0 Clock Gate Enable." />
      </BitField>
      <BitField start="11" size="1" name="RAM0_CLK_ON_OVRD" description="Override value for RAM0 Clock Gate Enable" />
      <BitField start="12" size="1" name="RAM1_CLK_ON_OVRD_EN" description="Override control for RAM1 Clock Gate Enable">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RAM1_CLK_ON_OVRD to override the RAM1 Clock Gate Enable." />
      </BitField>
      <BitField start="13" size="1" name="RAM1_CLK_ON_OVRD" description="Override value for RAM1 Clock Gate Enable" />
      <BitField start="14" size="1" name="RAM0_CE_ON_OVRD_EN" description="Override control for RAM0 CE (Chip Enable)">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RAM0_CE_ON_OVRD to override the RAM0 CE." />
      </BitField>
      <BitField start="15" size="1" name="RAM0_CE_ON_OVRD" description="Override value for RAM0 CE (Chip Enable)" />
      <BitField start="16" size="1" name="RAM1_CE_ON_OVRD_EN" description="Override control for RAM1 CE (Chip Enable)">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RAM1_CE_ON_OVRD to override the RAM1 CE." />
      </BitField>
      <BitField start="17" size="1" name="RAM1_CE_ON_OVRD" description="Override value for RAM1 CE (Chip Enable)" />
    </Register>
    <Register start="+0x24" size="4" name="FAD_CTRL" access="Read/Write" description="FAD CONTROL" reset_value="0xF080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAD_EN" description="Fast Antenna Diversity Enable">
        <Enum name="0" start="0b0" description="Fast Antenna Diversity disabled" />
        <Enum name="1" start="0b1" description="Fast Antenna Diversity enabled for 802.15.4" />
      </BitField>
      <BitField start="1" size="1" name="ANTX" description="Antenna Selection State" />
      <BitField start="4" size="2" name="ANTX_EN" description="FAD Antenna Controls Enable">
        <Enum name="00" start="0b00" description="all disabled (held low)" />
        <Enum name="01" start="0b01" description="only RX/TX_SWITCH enabled" />
        <Enum name="10" start="0b10" description="only ANT_A/B enabled" />
        <Enum name="11" start="0b11" description="all enabled" />
      </BitField>
      <BitField start="6" size="1" name="ANTX_HZ" description="FAD PAD Tristate Control">
        <Enum name="0" start="0b0" description="ANT_A, ANT_B, RX_SWITCH and TX_SWITCH are actively driven outputs." />
        <Enum name="1" start="0b1" description="Antenna controls high impedance- Set ANT_A, ANT_B, RX_SWITCH and TX_SWITCH in high impedance." />
      </BitField>
      <BitField start="7" size="1" name="ANTX_CTRLMODE" description="Antenna Diversity Control Mode" />
      <BitField start="8" size="4" name="ANTX_POL" description="FAD Antenna Controls Polarity" />
      <BitField start="12" size="4" name="FAD_NOT_GPIO" description="FAD versus GPIO Mode Selector" />
    </Register>
    <Register start="+0x28" size="4" name="LPPS_CTRL" access="Read/Write" description="LOW POWER PREAMBLE SEARCH CONTROL" reset_value="0x64260000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPPS_ENABLE" description="LPPS_ENABLE" />
      <BitField start="1" size="1" name="LPPS_TZA_ALLOW" description="LPPS_TZA_ALLOW" />
      <BitField start="2" size="1" name="LPPS_BBA_ALLOW" description="LPPS_BBA_ALLOW" />
      <BitField start="3" size="1" name="LPPS_ADC_ALLOW" description="LPPS_ADC_ALLOW" />
      <BitField start="4" size="1" name="LPPS_DCOC_ALLOW" description="LPPS_DCOC_ALLOW" />
      <BitField start="5" size="1" name="LPPS_PDET_ALLOW" description="LPPS_PDET_ALLOW" />
      <BitField start="6" size="1" name="LPPS_SY_LO_ALLOW" description="LPPS_SY_LO_ALLOW" />
      <BitField start="7" size="1" name="LPPS_SY_LO_BUF_ALLOW" description="LPPS_SY_LO_BUF_ALLOW" />
      <BitField start="8" size="1" name="LPPS_RX_DIG_ALLOW" description="LPPS_RX_DIG_ALLOW" />
      <BitField start="9" size="1" name="LPPS_DCOC_DIG_ALLOW" description="LPPS_DCOC_DIG_ALLOW" />
      <BitField start="16" size="8" name="LPPS_START_RX" description="LPPS Fast TSM RX Warmup &quot;Jump-from&quot; Point" />
      <BitField start="24" size="8" name="LPPS_DEST_RX" description="LPPS Fast TSM RX Warmup &quot;Jump-to&quot; Point" />
    </Register>
    <Register start="+0x2C" size="4" name="RF_NOT_ALLOWED_CTRL" access="Read/Write" description="WIFI COEXISTENCE CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF_NOT_ALLOWED_NO_TX" description="RF_NOT_ALLOWED_NO_TX">
        <Enum name="0" start="0b0" description="Assertion on RF_NOT_ALLOWED has no effect on TX" />
        <Enum name="1" start="0b1" description="Assertion on RF_NOT_ALLOWED can abort TX" />
      </BitField>
      <BitField start="1" size="1" name="RF_NOT_ALLOWED_NO_RX" description="RF_NOT_ALLOWED_NO_RX">
        <Enum name="0" start="0b0" description="Assertion on RF_NOT_ALLOWED has no effect on RX" />
        <Enum name="1" start="0b1" description="Assertion on RF_NOT_ALLOWED can abort RX" />
      </BitField>
      <BitField start="2" size="1" name="RF_NOT_ALLOWED_ASSERTED" description="RF_NOT_ALLOWED_ASSERTED">
        <Enum name="0" start="0b0" description="Assertion on RF_NOT_ALLOWED has not occurred" />
        <Enum name="1" start="0b1" description="Assertion on RF_NOT_ALLOWED has occurred since the last time this bit was cleared" />
      </BitField>
      <BitField start="3" size="1" name="RF_NOT_ALLOWED_TX_ABORT" description="RF_NOT_ALLOWED_TX_ABORT">
        <Enum name="0" start="0b0" description="A TX abort due to assertion on RF_NOT_ALLOWED has not occurred" />
        <Enum name="1" start="0b1" description="A TX abort due to assertion on RF_NOT_ALLOWED has occurred since the last time this bit was cleared" />
      </BitField>
      <BitField start="4" size="1" name="RF_NOT_ALLOWED_RX_ABORT" description="RF_NOT_ALLOWED_RX_ABORT">
        <Enum name="0" start="0b0" description="A RX abort due to assertion on RF_NOT_ALLOWED has not occurred" />
        <Enum name="1" start="0b1" description="A RX abort due to assertion on RF_NOT_ALLOWED has occurred since the last time this bit was cleared" />
      </BitField>
      <BitField start="5" size="1" name="RF_NOT_ALLOWED" description="RF_NOT_ALLOWED" />
    </Register>
    <Register start="+0x30" size="4" name="CRCW_CFG" access="Read/Write" description="CRC/WHITENER CONTROL" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRCW_EN" description="CRC calculation enable" />
      <BitField start="1" size="1" name="CRC_ZERO" description="CRC zero" />
      <BitField start="2" size="1" name="CRC_EARLY_FAIL" description="CRC error correction fail" />
      <BitField start="3" size="1" name="CRC_RES_OUT_VLD" description="CRC result output valid" />
      <BitField start="16" size="11" name="CRC_EC_OFFSET" description="CRC error correction offset" />
      <BitField start="28" size="1" name="CRC_EC_DONE" description="CRC error correction done" />
      <BitField start="29" size="1" name="CRC_EC_FAIL" description="CRC error correction fail" />
    </Register>
    <Register start="+0x34" size="4" name="CRC_EC_MASK" access="ReadOnly" description="CRC ERROR CORRECTION MASK" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_EC_MASK" description="CRC error correction mask" />
    </Register>
    <Register start="+0x38" size="4" name="CRC_RES_OUT" access="ReadOnly" description="CRC RESULT" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_RES_OUT" description="CRC result output" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_TSM" start="0x4005C2C0" description="XCVR_TSM">
    <Register start="+0" size="4" name="CTRL" access="Read/Write" description="TRANSCEIVER SEQUENCE MANAGER CONTROL" reset_value="0xFF004000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="FORCE_TX_EN" description="Force Transmit Enable">
        <Enum name="0" start="0b0" description="TSM Idle" />
        <Enum name="1" start="0b1" description="TSM executes a TX sequence" />
      </BitField>
      <BitField start="3" size="1" name="FORCE_RX_EN" description="Force Receive Enable">
        <Enum name="0" start="0b0" description="TSM Idle" />
        <Enum name="1" start="0b1" description="TSM executes a RX sequence" />
      </BitField>
      <BitField start="4" size="2" name="PA_RAMP_SEL" description="PA Ramp Selection" />
      <BitField start="6" size="2" name="DATA_PADDING_EN" description="Data Padding Enable">
        <Enum name="00" start="0b00" description="Disable TX Data Padding" />
        <Enum name="01" start="0b01" description="Enable TX Data Padding" />
      </BitField>
      <BitField start="8" size="1" name="TSM_IRQ0_EN" description="TSM_IRQ0 Enable/Disable bit">
        <Enum name="0" start="0b0" description="TSM_IRQ0 is disabled" />
        <Enum name="1" start="0b1" description="TSM_IRQ0 is enabled" />
      </BitField>
      <BitField start="9" size="1" name="TSM_IRQ1_EN" description="TSM_IRQ1 Enable/Disable bit">
        <Enum name="0" start="0b0" description="TSM_IRQ1 is disabled" />
        <Enum name="1" start="0b1" description="TSM_IRQ1 is enabled" />
      </BitField>
      <BitField start="12" size="4" name="RAMP_DN_DELAY" description="PA Ramp Down Delay" />
      <BitField start="16" size="1" name="TX_ABORT_DIS" description="Transmit Abort Disable" />
      <BitField start="17" size="1" name="RX_ABORT_DIS" description="Receive Abort Disable" />
      <BitField start="18" size="1" name="ABORT_ON_CTUNE" description="Abort On Coarse Tune Lock Detect Failure">
        <Enum name="0" start="0b0" description="don't allow TSM abort on Coarse Tune Unlock Detect" />
        <Enum name="1" start="0b1" description="allow TSM abort on Coarse Tune Unlock Detect" />
      </BitField>
      <BitField start="19" size="1" name="ABORT_ON_CYCLE_SLIP" description="Abort On Cycle Slip Lock Detect Failure">
        <Enum name="0" start="0b0" description="don't allow TSM abort on Cycle Slip Unlock Detect" />
        <Enum name="1" start="0b1" description="allow TSM abort on Cycle Slip Unlock Detect" />
      </BitField>
      <BitField start="20" size="1" name="ABORT_ON_FREQ_TARG" description="Abort On Frequency Target Lock Detect Failure">
        <Enum name="0" start="0b0" description="don't allow TSM abort on Frequency Target Unlock Detect" />
        <Enum name="1" start="0b1" description="allow TSM abort on Frequency Target Unlock Detect" />
      </BitField>
      <BitField start="24" size="8" name="BKPT" description="TSM Breakpoint" />
    </Register>
    <Register start="+0x4" size="4" name="END_OF_SEQ" access="Read/Write" description="TSM END OF SEQUENCE" reset_value="0x67666A63" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="END_OF_TX_WU" description="End of TX Warmup" />
      <BitField start="8" size="8" name="END_OF_TX_WD" description="End of TX Warmdown" />
      <BitField start="16" size="8" name="END_OF_RX_WU" description="End of RX Warmup" />
      <BitField start="24" size="8" name="END_OF_RX_WD" description="End of RX Warmdown" />
    </Register>
    <Register start="+0x8" size="4" name="OVRD0" access="Read/Write" description="TSM OVERRIDE REGISTER 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BB_LDO_HF_EN_OVRD_EN" description="Override control for BB_LDO_HF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_HF_EN_OVRD to override the signal &quot;bb_ldo_hf_en&quot;." />
      </BitField>
      <BitField start="1" size="1" name="BB_LDO_HF_EN_OVRD" description="Override value for BB_LDO_HF_EN" />
      <BitField start="2" size="1" name="BB_LDO_ADCDAC_EN_OVRD_EN" description="Override control for BB_LDO_ADCDAC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_ADCDAC_EN_OVRD to override the signal &quot;bb_ldo_adcdac_en&quot;." />
      </BitField>
      <BitField start="3" size="1" name="BB_LDO_ADCDAC_EN_OVRD" description="Override value for BB_LDO_ADCDAC_EN" />
      <BitField start="4" size="1" name="BB_LDO_BBA_EN_OVRD_EN" description="Override control for BB_LDO_BBA_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_BBA_EN_OVRD to override the signal &quot;bb_ldo_bba_en&quot;." />
      </BitField>
      <BitField start="5" size="1" name="BB_LDO_BBA_EN_OVRD" description="Override value for BB_LDO_BBA_EN" />
      <BitField start="6" size="1" name="BB_LDO_PD_EN_OVRD_EN" description="Override control for BB_LDO_PD_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_PD_EN_OVRD to override the signal &quot;bb_ldo_pd_en&quot;." />
      </BitField>
      <BitField start="7" size="1" name="BB_LDO_PD_EN_OVRD" description="Override value for BB_LDO_PD_EN" />
      <BitField start="8" size="1" name="BB_LDO_FDBK_EN_OVRD_EN" description="Override control for BB_LDO_FDBK_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_FDBK_EN_OVRD to override the signal &quot;bb_ldo_fdbk_en&quot;." />
      </BitField>
      <BitField start="9" size="1" name="BB_LDO_FDBK_EN_OVRD" description="Override value for BB_LDO_FDBK_EN" />
      <BitField start="10" size="1" name="BB_LDO_VCOLO_EN_OVRD_EN" description="Override control for BB_LDO_VCOLO_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_VCOLO_EN_OVRD to override the signal &quot;bb_ldo_vcolo_en&quot;." />
      </BitField>
      <BitField start="11" size="1" name="BB_LDO_VCOLO_EN_OVRD" description="Override value for BB_LDO_VCOLO_EN" />
      <BitField start="12" size="1" name="BB_LDO_VTREF_EN_OVRD_EN" description="Override control for BB_LDO_VTREF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_VTREF_EN_OVRD to override the signal &quot;bb_ldo_vtref_en&quot;." />
      </BitField>
      <BitField start="13" size="1" name="BB_LDO_VTREF_EN_OVRD" description="Override value for BB_LDO_VTREF_EN" />
      <BitField start="14" size="1" name="BB_LDO_FDBK_BLEED_EN_OVRD_EN" description="Override control for BB_LDO_FDBK_BLEED_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_FDBK_BLEED_EN_OVRD to override the signal &quot;bb_ldo_fdbk_bleed_en&quot;." />
      </BitField>
      <BitField start="15" size="1" name="BB_LDO_FDBK_BLEED_EN_OVRD" description="Override value for BB_LDO_FDBK_BLEED_EN" />
      <BitField start="16" size="1" name="BB_LDO_VCOLO_BLEED_EN_OVRD_EN" description="Override control for BB_LDO_VCOLO_BLEED_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_VCOLO_BLEED_EN_OVRD to override the signal &quot;bb_ldo_vcolo_bleed_en&quot;." />
      </BitField>
      <BitField start="17" size="1" name="BB_LDO_VCOLO_BLEED_EN_OVRD" description="Override value for BB_LDO_VCOLO_BLEED_EN" />
      <BitField start="18" size="1" name="BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN" description="Override control for BB_LDO_VCOLO_FASTCHARGE_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_LDO_VCOLO_FASTCHARGE_EN_OVRD to override the signal &quot;bb_ldo_vcolo_fastcharge_en&quot;." />
      </BitField>
      <BitField start="19" size="1" name="BB_LDO_VCOLO_FASTCHARGE_EN_OVRD" description="Override value for BB_LDO_VCOLO_FASTCHARGE_EN" />
      <BitField start="20" size="1" name="BB_XTAL_PLL_REF_CLK_EN_OVRD_EN" description="Override control for BB_XTAL_PLL_REF_CLK_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_XTAL_PLL_REF_CLK_EN_OVRD to override the signal &quot;bb_xtal_pll_ref_clk_en&quot;." />
      </BitField>
      <BitField start="21" size="1" name="BB_XTAL_PLL_REF_CLK_EN_OVRD" description="Override value for BB_XTAL_PLL_REF_CLK_EN" />
      <BitField start="22" size="1" name="BB_XTAL_DAC_REF_CLK_EN_OVRD_EN" description="Override control for BB_XTAL_DAC_REF_CLK_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_XTAL_DAC_REF_CLK_EN_OVRD to override the signal &quot;bb_xtal_dac_ref_clk_en&quot;." />
      </BitField>
      <BitField start="23" size="1" name="BB_XTAL_DAC_REF_CLK_EN_OVRD" description="Override value for BB_XTAL_DAC_REF_CLK_EN" />
      <BitField start="24" size="1" name="BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN" description="Override control for BB_XTAL_AUXPLL_REF_CLK_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of BB_XTAL_AUXPLL_REF_CLK_EN_OVRD to override the signal &quot;bb_xtal_auxpll_ref_clk_en&quot;." />
      </BitField>
      <BitField start="25" size="1" name="BB_XTAL_AUXPLL_REF_CLK_EN_OVRD" description="Override value for BB_XTAL_AUXPLL_REF_CLK_EN" />
      <BitField start="26" size="1" name="SY_VCO_AUTOTUNE_EN_OVRD_EN" description="Override control for SY_VCO_AUTOTUNE_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_VCO_AUTOTUNE_EN_OVRD to override the signal &quot;sy_vco_autotune_en&quot;." />
      </BitField>
      <BitField start="27" size="1" name="SY_VCO_AUTOTUNE_EN_OVRD" description="Override value for SY_VCO_AUTOTUNE_EN" />
      <BitField start="28" size="1" name="SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN" description="Override control for SY_PD_CYCLE_SLIP_LD_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_PD_CYCLE_SLIP_LD_EN_OVRD to override the signal &quot;sy_pd_cycle_slip_ld_en&quot;." />
      </BitField>
      <BitField start="29" size="1" name="SY_PD_CYCLE_SLIP_LD_EN_OVRD" description="Override value for SY_PD_CYCLE_SLIP_LD_EN" />
      <BitField start="30" size="1" name="SY_VCO_EN_OVRD_EN" description="Override control for SY_VCO_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_VCO_EN_OVRD to override the signal &quot;sy_vco_en&quot;." />
      </BitField>
      <BitField start="31" size="1" name="SY_VCO_EN_OVRD" description="Override value for SY_VCO_EN" />
    </Register>
    <Register start="+0xC" size="4" name="OVRD1" access="Read/Write" description="TSM OVERRIDE REGISTER 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SY_LO_RX_BUF_EN_OVRD_EN" description="Override control for SY_LO_RX_BUF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_LO_RX_BUF_EN_OVRD to override the signal &quot;sy_lo_rx_buf_en&quot;." />
      </BitField>
      <BitField start="1" size="1" name="SY_LO_RX_BUF_EN_OVRD" description="Override value for SY_LO_RX_BUF_EN" />
      <BitField start="2" size="1" name="SY_LO_TX_BUF_EN_OVRD_EN" description="Override control for SY_LO_TX_BUF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_LO_TX_BUF_EN_OVRD to override the signal &quot;sy_lo_tx_buf_en&quot;." />
      </BitField>
      <BitField start="3" size="1" name="SY_LO_TX_BUF_EN_OVRD" description="Override value for SY_LO_TX_BUF_EN" />
      <BitField start="4" size="1" name="SY_DIVN_EN_OVRD_EN" description="Override control for SY_DIVN_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_DIVN_EN_OVRD to override the signal &quot;sy_divn_en&quot;." />
      </BitField>
      <BitField start="5" size="1" name="SY_DIVN_EN_OVRD" description="Override value for SY_DIVN_EN" />
      <BitField start="6" size="1" name="SY_PD_FILTER_CHARGE_EN_OVRD_EN" description="Override control for SY_PD_FILTER_CHARGE_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_PD_FILTER_CHARGE_EN_OVRD to override the signal &quot;sy_pd_filter_charge_en&quot;." />
      </BitField>
      <BitField start="7" size="1" name="SY_PD_FILTER_CHARGE_EN_OVRD" description="Override value for SY_PD_FILTER_CHARGE_EN" />
      <BitField start="8" size="1" name="SY_PD_EN_OVRD_EN" description="Override control for SY_PD_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_PD_EN_OVRD to override the signal &quot;sy_pd_en&quot;." />
      </BitField>
      <BitField start="9" size="1" name="SY_PD_EN_OVRD" description="Override value for SY_PD_EN" />
      <BitField start="10" size="1" name="SY_LO_DIVN_EN_OVRD_EN" description="Override control for SY_LO_DIVN_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_LO_DIVN_EN_OVRD to override the signal &quot;sy_lo_divn_en&quot;." />
      </BitField>
      <BitField start="11" size="1" name="SY_LO_DIVN_EN_OVRD" description="Override value for SY_LO_DIVN_EN" />
      <BitField start="12" size="1" name="SY_LO_RX_EN_OVRD_EN" description="Override control for SY_LO_RX_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_LO_RX_EN_OVRD to override the signal &quot;sy_lo_rx_en&quot;." />
      </BitField>
      <BitField start="13" size="1" name="SY_LO_RX_EN_OVRD" description="Override value for SY_LO_RX_EN" />
      <BitField start="14" size="1" name="SY_LO_TX_EN_OVRD_EN" description="Override control for SY_LO_TX_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_LO_TX_EN_OVRD to override the signal &quot;sy_lo_tx_en&quot;." />
      </BitField>
      <BitField start="15" size="1" name="SY_LO_TX_EN_OVRD" description="Override value for SY_LO_TX_EN" />
      <BitField start="16" size="1" name="SY_DIVN_CAL_EN_OVRD_EN" description="Override control for SY_DIVN_CAL_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SY_DIVN_CAL_EN_OVRD to override the signal &quot;sy_divn_cal_en&quot;." />
      </BitField>
      <BitField start="17" size="1" name="SY_DIVN_CAL_EN_OVRD" description="Override value for SY_DIVN_CAL_EN" />
      <BitField start="18" size="1" name="RX_MIXER_EN_OVRD_EN" description="Override control for RX_MIXER_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_MIXER_EN_OVRD to override the signal &quot;rx_mixer_en&quot;." />
      </BitField>
      <BitField start="19" size="1" name="RX_MIXER_EN_OVRD" description="Override value for RX_MIXER_EN" />
      <BitField start="20" size="1" name="TX_PA_EN_OVRD_EN" description="Override control for TX_PA_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TX_PA_EN_OVRD to override the signal &quot;tx_pa_en&quot;." />
      </BitField>
      <BitField start="21" size="1" name="TX_PA_EN_OVRD" description="Override value for TX_PA_EN" />
      <BitField start="22" size="1" name="RX_ADC_I_EN_OVRD_EN" description="Override control for RX_ADC_I_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_ADC_I_EN_OVRD to override the signal &quot;rx_adc_i_en&quot;." />
      </BitField>
      <BitField start="23" size="1" name="RX_ADC_I_EN_OVRD" description="Override value for RX_ADC_I_EN" />
      <BitField start="24" size="1" name="RX_ADC_Q_EN_OVRD_EN" description="Override control for RX_ADC_Q_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_ADC_Q_EN_OVRD to override the signal &quot;rx_adc_q_en&quot;." />
      </BitField>
      <BitField start="25" size="1" name="RX_ADC_Q_EN_OVRD" description="Override value for RX_ADC_Q_EN" />
      <BitField start="26" size="1" name="RX_ADC_RESET_EN_OVRD_EN" description="Override control for RX_ADC_RESET_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_ADC_RESET_EN_OVRD to override the signal &quot;rx_adc_reset_en&quot;." />
      </BitField>
      <BitField start="27" size="1" name="RX_ADC_RESET_EN_OVRD" description="Override value for RX_ADC_RESET_EN" />
      <BitField start="28" size="1" name="RX_BBA_I_EN_OVRD_EN" description="Override control for RX_BBA_I_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_BBA_I_EN_OVRD to override the signal &quot;rx_bba_i_en&quot;." />
      </BitField>
      <BitField start="29" size="1" name="RX_BBA_I_EN_OVRD" description="Override value for RX_BBA_I_EN" />
      <BitField start="30" size="1" name="RX_BBA_Q_EN_OVRD_EN" description="Override control for RX_BBA_Q_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_BBA_Q_EN_OVRD to override the signal &quot;rx_bba_q_en&quot;." />
      </BitField>
      <BitField start="31" size="1" name="RX_BBA_Q_EN_OVRD" description="Override value for RX_BBA_Q_EN" />
    </Register>
    <Register start="+0x10" size="4" name="OVRD2" access="Read/Write" description="TSM OVERRIDE REGISTER 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_BBA_PDET_EN_OVRD_EN" description="Override control for RX_BBA_PDET_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_BBA_PDET_EN_OVRD to override the signal &quot;rx_bba_pdet_en&quot;." />
      </BitField>
      <BitField start="1" size="1" name="RX_BBA_PDET_EN_OVRD" description="Override value for RX_BBA_PDET_EN" />
      <BitField start="2" size="1" name="RX_BBA_DCOC_EN_OVRD_EN" description="Override control for RX_BBA_DCOC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_BBA_DCOC_EN_OVRD to override the signal &quot;rx_bba_dcoc_en&quot;." />
      </BitField>
      <BitField start="3" size="1" name="RX_BBA_DCOC_EN_OVRD" description="Override value for RX_BBA_DCOC_EN" />
      <BitField start="4" size="1" name="RX_LNA_EN_OVRD_EN" description="Override control for RX_LNA_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_LNA_EN_OVRD to override the signal &quot;rx_lna_en&quot;." />
      </BitField>
      <BitField start="5" size="1" name="RX_LNA_EN_OVRD" description="Override value for RX_LNA_EN" />
      <BitField start="6" size="1" name="RX_TZA_I_EN_OVRD_EN" description="Override control for RX_TZA_I_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_TZA_I_EN_OVRD to override the signal &quot;rx_tza_i_en&quot;." />
      </BitField>
      <BitField start="7" size="1" name="RX_TZA_I_EN_OVRD" description="Override value for RX_TZA_I_EN" />
      <BitField start="8" size="1" name="RX_TZA_Q_EN_OVRD_EN" description="Override control for RX_TZA_Q_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_TZA_Q_EN_OVRD to override the signal &quot;rx_tza_q_en&quot;." />
      </BitField>
      <BitField start="9" size="1" name="RX_TZA_Q_EN_OVRD" description="Override value for RX_TZA_Q_EN" />
      <BitField start="10" size="1" name="RX_TZA_PDET_EN_OVRD_EN" description="Override control for RX_TZA_PDET_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_TZA_PDET_EN_OVRD to override the signal &quot;rx_tza_pdet_en&quot;." />
      </BitField>
      <BitField start="11" size="1" name="RX_TZA_PDET_EN_OVRD" description="Override value for RX_TZA_PDET_EN" />
      <BitField start="12" size="1" name="RX_TZA_DCOC_EN_OVRD_EN" description="Override control for RX_TZA_DCOC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_TZA_DCOC_EN_OVRD to override the signal &quot;rx_tza_dcoc_en&quot;." />
      </BitField>
      <BitField start="13" size="1" name="RX_TZA_DCOC_EN_OVRD" description="Override control for RX_TZA_DCOC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_TZA_DCOC_EN_OVRD to override the signal &quot;rx_tza_dcoc_en&quot;." />
      </BitField>
      <BitField start="14" size="1" name="PLL_DIG_EN_OVRD_EN" description="Override control for PLL_DIG_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of PLL_DIG_EN_OVRD to override the signal &quot;pll_dig_en&quot;." />
      </BitField>
      <BitField start="15" size="1" name="PLL_DIG_EN_OVRD" description="Override value for PLL_DIG_EN" />
      <BitField start="16" size="1" name="TX_DIG_EN_OVRD_EN" description="Override control for TX_DIG_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TX_DIG_EN_OVRD to override the signal &quot;tx_dig_en&quot;." />
      </BitField>
      <BitField start="17" size="1" name="TX_DIG_EN_OVRD" description="Override value for TX_DIG_EN" />
      <BitField start="18" size="1" name="RX_DIG_EN_OVRD_EN" description="Override control for RX_DIG_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_DIG_EN_OVRD to override the signal &quot;rx_dig_en&quot;." />
      </BitField>
      <BitField start="19" size="1" name="RX_DIG_EN_OVRD" description="Override value for RX_DIG_EN" />
      <BitField start="20" size="1" name="RX_INIT_OVRD_EN" description="Override control for RX_INIT">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_INIT_OVRD to override the signal &quot;rx_init&quot;." />
      </BitField>
      <BitField start="21" size="1" name="RX_INIT_OVRD" description="Override value for RX_INIT" />
      <BitField start="22" size="1" name="SIGMA_DELTA_EN_OVRD_EN" description="Override control for SIGMA_DELTA_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of SIGMA_DELTA_EN_OVRD to override the signal &quot;sigma_delta_en&quot;." />
      </BitField>
      <BitField start="23" size="1" name="SIGMA_DELTA_EN_OVRD" description="Override value for SIGMA_DELTA_EN" />
      <BitField start="24" size="1" name="RX_PHY_EN_OVRD_EN" description="Override control for RX_PHY_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_PHY_EN_OVRD to override the signal &quot;rx_phy_en&quot;." />
      </BitField>
      <BitField start="25" size="1" name="RX_PHY_EN_OVRD" description="Override value for RX_PHY_EN" />
      <BitField start="26" size="1" name="DCOC_EN_OVRD_EN" description="Override control for DCOC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of DCOC_EN_OVRD to override the signal &quot;dcoc_en&quot;." />
      </BitField>
      <BitField start="27" size="1" name="DCOC_EN_OVRD" description="Override value for DCOC_EN" />
      <BitField start="28" size="1" name="DCOC_INIT_OVRD_EN" description="Override control for DCOC_INIT">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of DCOC_INIT_OVRD to override the signal &quot;dcoc_init&quot;." />
      </BitField>
      <BitField start="29" size="1" name="DCOC_INIT_OVRD" description="Override value for DCOC_INIT" />
      <BitField start="30" size="1" name="FREQ_TARG_LD_EN_OVRD_EN" description="Override control for FREQ_TARG_LD_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of FREQ_TARG_LD_EN_OVRD to override the signal &quot;freq_targ_ld_en&quot;." />
      </BitField>
      <BitField start="31" size="1" name="FREQ_TARG_LD_EN_OVRD" description="Override value for FREQ_TARG_LD_EN" />
    </Register>
    <Register start="+0x14" size="4" name="OVRD3" access="Read/Write" description="TSM OVERRIDE REGISTER 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSM_SPARE0_EN_OVRD_EN" description="Override control for TSM_SPARE0_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TSM_SPARE0_EN_OVRD to override the signal &quot;tsm_spare0_en&quot;." />
      </BitField>
      <BitField start="1" size="1" name="TSM_SPARE0_EN_OVRD" description="Override value for TSM_SPARE0_EN" />
      <BitField start="2" size="1" name="TSM_SPARE1_EN_OVRD_EN" description="Override control for TSM_SPARE1_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TSM_SPARE1_EN_OVRD to override the signal &quot;tsm_spare1_en&quot;." />
      </BitField>
      <BitField start="3" size="1" name="TSM_SPARE1_EN_OVRD" description="Override value for TSM_SPARE1_EN" />
      <BitField start="4" size="1" name="TSM_SPARE2_EN_OVRD_EN" description="Override control for TSM_SPARE2_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TSM_SPARE2_EN_OVRD to override the signal &quot;tsm_spare2_en&quot;." />
      </BitField>
      <BitField start="5" size="1" name="TSM_SPARE2_EN_OVRD" description="Override value for TSM_SPARE2_EN" />
      <BitField start="6" size="1" name="TSM_SPARE3_EN_OVRD_EN" description="Override control for TSM_SPARE3_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TSM_SPARE3_EN_OVRD to override the signal &quot;tsm_spare3_en&quot;." />
      </BitField>
      <BitField start="7" size="1" name="TSM_SPARE3_EN_OVRD" description="Override value for TSM_SPARE3_EN" />
      <BitField start="8" size="1" name="RXTX_AUXPLL_BIAS_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_BIAS_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_BIAS_EN_OVRD to override the signal &quot;rxtx_auxpll_bias_en&quot;." />
      </BitField>
      <BitField start="9" size="1" name="RXTX_AUXPLL_BIAS_EN_OVRD" description="Override value for RXTX_AUXPLL_BIAS_EN" />
      <BitField start="10" size="1" name="RXTX_AUXPLL_VCO_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_VCO_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_VCO_EN_OVRD to override the signal &quot;rxtx_auxpll_vco_en&quot;." />
      </BitField>
      <BitField start="11" size="1" name="RXTX_AUXPLL_VCO_EN_OVRD" description="Override value for RXTX_AUXPLL_VCO_EN" />
      <BitField start="12" size="1" name="RXTX_AUXPLL_FCAL_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_FCAL_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_FCAL_EN_OVRD to override the signal &quot;rxtx_auxpll_fcal_en&quot;." />
      </BitField>
      <BitField start="13" size="1" name="RXTX_AUXPLL_FCAL_EN_OVRD" description="Override value for RXTX_AUXPLL_FCAL_EN" />
      <BitField start="14" size="1" name="RXTX_AUXPLL_LF_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_LF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_LF_EN_OVRD to override the signal &quot;rxtx_auxpll_lf_en&quot;." />
      </BitField>
      <BitField start="15" size="1" name="RXTX_AUXPLL_LF_EN_OVRD" description="Override value for RXTX_AUXPLL_LF_EN" />
      <BitField start="16" size="1" name="RXTX_AUXPLL_PD_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_PD_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_PD_EN_OVRD to override the signal &quot;rxtx_auxpll_pd_en&quot;." />
      </BitField>
      <BitField start="17" size="1" name="RXTX_AUXPLL_PD_EN_OVRD" description="Override value for RXTX_AUXPLL_PD_EN" />
      <BitField start="18" size="1" name="RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD to override the signal &quot;rxtx_auxpll_pd_lf_filter_charge_en&quot;." />
      </BitField>
      <BitField start="19" size="1" name="RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD" description="Override value for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN" />
      <BitField start="20" size="1" name="RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_ADC_BUF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_ADC_BUF_EN_OVRD to override the signal &quot;rxtx_auxpll_adc_buf_en&quot;." />
      </BitField>
      <BitField start="21" size="1" name="RXTX_AUXPLL_ADC_BUF_EN_OVRD" description="Override value for RXTX_AUXPLL_ADC_BUF_EN" />
      <BitField start="22" size="1" name="RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN" description="Override control for RXTX_AUXPLL_DIG_BUF_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_AUXPLL_DIG_BUF_EN_OVRD to override the signal &quot;rxtx_auxpll_dig_buf_en&quot;." />
      </BitField>
      <BitField start="23" size="1" name="RXTX_AUXPLL_DIG_BUF_EN_OVRD" description="Override value for RXTX_AUXPLL_DIG_BUF_EN" />
      <BitField start="24" size="1" name="RXTX_RCCAL_EN_OVRD_EN" description="Override control for RXTX_RCCAL_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RXTX_RCCAL_EN_OVRD to override the signal &quot;rxtx_rccal_en&quot;." />
      </BitField>
      <BitField start="25" size="1" name="RXTX_RCCAL_EN_OVRD" description="Override value for RXTX_RCCAL_EN" />
      <BitField start="26" size="1" name="TX_HPM_DAC_EN_OVRD_EN" description="Override control for TX_HPM_DAC_EN">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TX_HPM_DAC_EN_OVRD to override the signal &quot;tx_hpm_dac_en&quot;." />
      </BitField>
      <BitField start="27" size="1" name="TX_HPM_DAC_EN_OVRD" description="Override value for TX_HPM_DAC_EN" />
      <BitField start="28" size="1" name="TX_MODE_OVRD_EN" description="Override control for TX_MODE">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of TX_MODE_OVRD to override the signal &quot;tx_mode&quot;." />
      </BitField>
      <BitField start="29" size="1" name="TX_MODE_OVRD" description="Override value for TX_MODE" />
      <BitField start="30" size="1" name="RX_MODE_OVRD_EN" description="Override control for RX_MODE">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Use the state of RX_MODE_OVRD to override the signal &quot;rx_mode&quot;." />
      </BitField>
      <BitField start="31" size="1" name="RX_MODE_OVRD" description="Override value for RX_MODE" />
    </Register>
    <Register start="+0x18" size="4" name="PA_POWER" access="Read/Write" description="PA POWER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PA_POWER" description="PA POWER" />
    </Register>
    <Register start="+0x1C" size="4" name="PA_RAMP_TBL0" access="Read/Write" description="PA RAMP TABLE 0" reset_value="0x10080402" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PA_RAMP0" description="PA_RAMP0" />
      <BitField start="8" size="6" name="PA_RAMP1" description="PA_RAMP1" />
      <BitField start="16" size="6" name="PA_RAMP2" description="PA_RAMP2" />
      <BitField start="24" size="6" name="PA_RAMP3" description="PA_RAMP3" />
    </Register>
    <Register start="+0x20" size="4" name="PA_RAMP_TBL1" access="Read/Write" description="PA RAMP TABLE 1" reset_value="0x3A342A1C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PA_RAMP4" description="PA_RAMP4" />
      <BitField start="8" size="6" name="PA_RAMP5" description="PA_RAMP5" />
      <BitField start="16" size="6" name="PA_RAMP6" description="PA_RAMP6" />
      <BitField start="24" size="6" name="PA_RAMP7" description="PA_RAMP7" />
    </Register>
    <Register start="+0x24" size="4" name="RECYCLE_COUNT" access="Read/Write" description="TSM RECYCLE COUNT" reset_value="0x1A0464" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RECYCLE_COUNT0" description="TSM RX Recycle Count 0" />
      <BitField start="8" size="8" name="RECYCLE_COUNT1" description="TSM RX Recycle Count 1" />
      <BitField start="16" size="8" name="RECYCLE_COUNT2" description="TSM RX Recycle Count 2" />
    </Register>
    <Register start="+0x28" size="4" name="FAST_CTRL1" access="Read/Write" description="TSM FAST WARMUP CONTROL REGISTER 1" reset_value="0xFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAST_TX_WU_EN" description="Fast TSM TX Warmup Enable">
        <Enum name="0" start="0b0" description="Fast TSM TX Warmups are disabled" />
        <Enum name="1" start="0b1" description="Fast TSM TX Warmups are enabled, if the RF channel has not changed since the last TX warmup, and for BLE mode, the RF channel is not an advertising channel." />
      </BitField>
      <BitField start="1" size="1" name="FAST_RX_WU_EN" description="Fast TSM RX Warmup Enable">
        <Enum name="0" start="0b0" description="Fast TSM RX Warmups are disabled" />
        <Enum name="1" start="0b1" description="Fast TSM RX Warmups are enabled, if the RF channel has not changed since the last RX warmup, and for BLE mode, the RF channel is not an advertising channel." />
      </BitField>
      <BitField start="2" size="1" name="FAST_RX2TX_EN" description="Fast TSM RX-to-TX Transition Enable" />
      <BitField start="3" size="1" name="FAST_WU_CLEAR" description="Fast TSM Warmup Clear State" />
      <BitField start="8" size="8" name="FAST_RX2TX_START" description="TSM &quot;Jump-to&quot; point for a Fast TSM RX-to-TX Transition." />
    </Register>
    <Register start="+0x2C" size="4" name="FAST_CTRL2" access="Read/Write" description="TSM FAST WARMUP CONTROL REGISTER 2" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FAST_START_TX" description="Fast TSM TX &quot;Jump-from&quot; Point" />
      <BitField start="8" size="8" name="FAST_DEST_TX" description="Fast TSM TX &quot;Jump-to&quot; Point" />
      <BitField start="16" size="8" name="FAST_START_RX" description="Fast TSM RX &quot;Jump-from&quot; Point" />
      <BitField start="24" size="8" name="FAST_DEST_RX" description="Fast TSM RX &quot;Jump-to&quot; Point" />
    </Register>
    <Register start="+0x30" size="4" name="TIMING00" access="Read/Write" description="TSM_TIMING00" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_HF_EN_TX_HI" description="Assertion time setting for BB_LDO_HF_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_HF_EN_TX_LO" description="De-assertion time setting for BB_LDO_HF_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_HF_EN_RX_HI" description="Assertion time setting for BB_LDO_HF_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_HF_EN_RX_LO" description="De-assertion time setting for BB_LDO_HF_EN (RX)" />
    </Register>
    <Register start="+0x34" size="4" name="TIMING01" access="Read/Write" description="TSM_TIMING01" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_ADCDAC_EN_TX_HI" description="Assertion time setting for BB_LDO_ADCDAC_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_ADCDAC_EN_TX_LO" description="De-assertion time setting for BB_LDO_ADCDAC_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_ADCDAC_EN_RX_HI" description="Assertion time setting for BB_LDO_ADCDAC_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_ADCDAC_EN_RX_LO" description="De-assertion time setting for BB_LDO_ADCDAC_EN (RX)" />
    </Register>
    <Register start="+0x38" size="4" name="TIMING02" access="Read/Write" description="TSM_TIMING02" reset_value="0x6700FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="BB_LDO_BBA_EN_RX_HI" description="Assertion time setting for BB_LDO_BBA_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_BBA_EN_RX_LO" description="De-assertion time setting for BB_LDO_BBA_EN (RX)" />
    </Register>
    <Register start="+0x3C" size="4" name="TIMING03" access="Read/Write" description="TSM_TIMING03" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_PD_EN_TX_HI" description="Assertion time setting for BB_LDO_PD_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_PD_EN_TX_LO" description="De-assertion time setting for BB_LDO_PD_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_PD_EN_RX_HI" description="Assertion time setting for BB_LDO_PD_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_PD_EN_RX_LO" description="De-assertion time setting for BB_LDO_PD_EN (RX)" />
    </Register>
    <Register start="+0x40" size="4" name="TIMING04" access="Read/Write" description="TSM_TIMING04" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_FDBK_EN_TX_HI" description="Assertion time setting for BB_LDO_FDBK_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_FDBK_EN_TX_LO" description="De-assertion time setting for BB_LDO_FDBK_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_FDBK_EN_RX_HI" description="Assertion time setting for BB_LDO_FDBK_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_FDBK_EN_RX_LO" description="De-assertion time setting for BB_LDO_FDBK_EN (RX)" />
    </Register>
    <Register start="+0x44" size="4" name="TIMING05" access="Read/Write" description="TSM_TIMING05" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_VCOLO_EN_TX_HI" description="Assertion time setting for BB_LDO_VCOLO_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_VCOLO_EN_TX_LO" description="De-assertion time setting for BB_LDO_VCOLO_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_VCOLO_EN_RX_HI" description="Assertion time setting for BB_LDO_VCOLO_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_VCOLO_EN_RX_LO" description="De-assertion time setting for BB_LDO_VCOLO_EN (RX)" />
    </Register>
    <Register start="+0x48" size="4" name="TIMING06" access="Read/Write" description="TSM_TIMING06" reset_value="0x67006A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_VTREF_EN_TX_HI" description="Assertion time setting for BB_LDO_VTREF_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_VTREF_EN_TX_LO" description="De-assertion time setting for BB_LDO_VTREF_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_VTREF_EN_RX_HI" description="Assertion time setting for BB_LDO_VTREF_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_VTREF_EN_RX_LO" description="De-assertion time setting for BB_LDO_VTREF_EN (RX)" />
    </Register>
    <Register start="+0x4C" size="4" name="TIMING07" access="Read/Write" description="TSM_TIMING07" reset_value="0x5000500" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_FDBK_BLEED_EN_TX_HI" description="Assertion time setting for BB_LDO_FDBK_BLEED_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_FDBK_BLEED_EN_TX_LO" description="De-assertion time setting for BB_LDO_FDBK_BLEED_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_FDBK_BLEED_EN_RX_HI" description="Assertion time setting for BB_LDO_FDBK_BLEED_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_FDBK_BLEED_EN_RX_LO" description="De-assertion time setting for BB_LDO_FDBK_BLEED_EN (RX)" />
    </Register>
    <Register start="+0x50" size="4" name="TIMING08" access="Read/Write" description="TSM_TIMING08" reset_value="0x3000300" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_VCOLO_BLEED_EN_TX_HI" description="Assertion time setting for BB_LDO_VCOLO_BLEED_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_VCOLO_BLEED_EN_TX_LO" description="De-assertion time setting for BB_LDO_VCOLO_BLEED_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_VCOLO_BLEED_EN_RX_HI" description="Assertion time setting for BB_LDO_VCOLO_BLEED_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_VCOLO_BLEED_EN_RX_LO" description="De-assertion time setting for BB_LDO_VCOLO_BLEED_EN (RX)" />
    </Register>
    <Register start="+0x54" size="4" name="TIMING09" access="Read/Write" description="TSM_TIMING09" reset_value="0x3000300" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI" description="Assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (TX)" />
      <BitField start="8" size="8" name="BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO" description="De-assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (TX)" />
      <BitField start="16" size="8" name="BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI" description="Assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (RX)" />
      <BitField start="24" size="8" name="BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO" description="De-assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (RX)" />
    </Register>
    <Register start="+0x58" size="4" name="TIMING10" access="Read/Write" description="TSM_TIMING10" reset_value="0x67036A03" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_XTAL_PLL_REF_CLK_EN_TX_HI" description="Assertion time setting for BB_XTAL_PLL_REF_CLK_EN (TX)" />
      <BitField start="8" size="8" name="BB_XTAL_PLL_REF_CLK_EN_TX_LO" description="De-assertion time setting for BB_XTAL_PLL_REF_CLK_EN (TX)" />
      <BitField start="16" size="8" name="BB_XTAL_PLL_REF_CLK_EN_RX_HI" description="Assertion time setting for BB_XTAL_PLL_REF_CLK_EN (RX)" />
      <BitField start="24" size="8" name="BB_XTAL_PLL_REF_CLK_EN_RX_LO" description="De-assertion time setting for BB_XTAL_PLL_REF_CLK_EN (RX)" />
    </Register>
    <Register start="+0x5C" size="4" name="TIMING11" access="Read/Write" description="TSM_TIMING11" reset_value="0xFFFF6A03" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BB_XTAL_DAC_REF_CLK_EN_TX_HI" description="Assertion time setting for BB_XTAL_DAC_REF_CLK_EN (TX)" />
      <BitField start="8" size="8" name="BB_XTAL_DAC_REF_CLK_EN_TX_LO" description="De-assertion time setting for BB_XTAL_DAC_REF_CLK_EN (TX)" />
    </Register>
    <Register start="+0x60" size="4" name="TIMING12" access="Read/Write" description="TSM_TIMING12" reset_value="0x6703FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_VCO_REF_CLK_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_VCO_REF_CLK_EN (RX)" />
    </Register>
    <Register start="+0x64" size="4" name="TIMING13" access="Read/Write" description="TSM_TIMING13" reset_value="0x16004A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_VCO_AUTOTUNE_EN_TX_HI" description="Assertion time setting for SY_VCO_AUTOTUNE_EN (TX)" />
      <BitField start="8" size="8" name="SY_VCO_AUTOTUNE_EN_TX_LO" description="De-assertion time setting for SY_VCO_AUTOTUNE_EN (TX)" />
      <BitField start="16" size="8" name="SY_VCO_AUTOTUNE_EN_RX_HI" description="Assertion time setting for SY_VCO_AUTOTUNE_EN (RX)" />
      <BitField start="24" size="8" name="SY_VCO_AUTOTUNE_EN_RX_LO" description="De-assertion time setting for SY_VCO_AUTOTUNE_EN (RX)" />
    </Register>
    <Register start="+0x68" size="4" name="TIMING14" access="Read/Write" description="TSM_TIMING14" reset_value="0x672F645F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI" description="Assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (TX)" />
      <BitField start="8" size="8" name="SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO" description="De-assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (TX)" />
      <BitField start="16" size="8" name="SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI" description="Assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (RX)" />
      <BitField start="24" size="8" name="SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO" description="De-assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (RX)" />
    </Register>
    <Register start="+0x6C" size="4" name="TIMING15" access="Read/Write" description="TSM_TIMING15" reset_value="0x67036A03" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_VCO_EN_TX_HI" description="Assertion time setting for SY_VCO_EN (TX)" />
      <BitField start="8" size="8" name="SY_VCO_EN_TX_LO" description="De-assertion time setting for SY_VCO_EN (TX)" />
      <BitField start="16" size="8" name="SY_VCO_EN_RX_HI" description="Assertion time setting for SY_VCO_EN (RX)" />
      <BitField start="24" size="8" name="SY_VCO_EN_RX_LO" description="De-assertion time setting for SY_VCO_EN (RX)" />
    </Register>
    <Register start="+0x70" size="4" name="TIMING16" access="Read/Write" description="TSM_TIMING16" reset_value="0x671AFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="SY_LO_RX_BUF_EN_RX_HI" description="Assertion time setting for SY_LO_RX_BUF_EN (RX)" />
      <BitField start="24" size="8" name="SY_LO_RX_BUF_EN_RX_LO" description="De-assertion time setting for SY_LO_RX_BUF_EN (RX)" />
    </Register>
    <Register start="+0x74" size="4" name="TIMING17" access="Read/Write" description="TSM_TIMING17" reset_value="0xFFFF6A5A" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_LO_TX_BUF_EN_TX_HI" description="Assertion time setting for SY_LO_TX_BUF_EN (TX)" />
      <BitField start="8" size="8" name="SY_LO_TX_BUF_EN_TX_LO" description="De-assertion time setting for SY_LO_TX_BUF_EN (TX)" />
    </Register>
    <Register start="+0x78" size="4" name="TIMING18" access="Read/Write" description="TSM_TIMING18" reset_value="0x67056A05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_DIVN_EN_TX_HI" description="Assertion time setting for SY_DIVN_EN (TX)" />
      <BitField start="8" size="8" name="SY_DIVN_EN_TX_LO" description="De-assertion time setting for SY_DIVN_EN (TX)" />
      <BitField start="16" size="8" name="SY_DIVN_EN_RX_HI" description="Assertion time setting for SY_DIVN_EN (RX)" />
      <BitField start="24" size="8" name="SY_DIVN_EN_RX_LO" description="De-assertion time setting for SY_DIVN_EN (RX)" />
    </Register>
    <Register start="+0x7C" size="4" name="TIMING19" access="Read/Write" description="TSM_TIMING19" reset_value="0x16054A05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_PD_FILTER_CHARGE_EN_TX_HI" description="Assertion time setting for SY_PD_FILTER_CHARGE_EN (TX)" />
      <BitField start="8" size="8" name="SY_PD_FILTER_CHARGE_EN_TX_LO" description="De-assertion time setting for SY_PD_FILTER_CHARGE_EN (TX)" />
      <BitField start="16" size="8" name="SY_PD_FILTER_CHARGE_EN_RX_HI" description="Assertion time setting for SY_PD_FILTER_CHARGE_EN (RX)" />
      <BitField start="24" size="8" name="SY_PD_FILTER_CHARGE_EN_RX_LO" description="De-assertion time setting for SY_PD_FILTER_CHARGE_EN (RX)" />
    </Register>
    <Register start="+0x80" size="4" name="TIMING20" access="Read/Write" description="TSM_TIMING20" reset_value="0x67056A05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_PD_EN_TX_HI" description="Assertion time setting for SY_PD_EN (TX)" />
      <BitField start="8" size="8" name="SY_PD_EN_TX_LO" description="De-assertion time setting for SY_PD_EN (TX)" />
      <BitField start="16" size="8" name="SY_PD_EN_RX_HI" description="Assertion time setting for SY_PD_EN (RX)" />
      <BitField start="24" size="8" name="SY_PD_EN_RX_LO" description="De-assertion time setting for SY_PD_EN (RX)" />
    </Register>
    <Register start="+0x84" size="4" name="TIMING21" access="Read/Write" description="TSM_TIMING21" reset_value="0x67046A04" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_LO_DIVN_EN_TX_HI" description="Assertion time setting for SY_LO_DIVN_EN (TX)" />
      <BitField start="8" size="8" name="SY_LO_DIVN_EN_TX_LO" description="De-assertion time setting for SY_LO_DIVN_EN (TX)" />
      <BitField start="16" size="8" name="SY_LO_DIVN_EN_RX_HI" description="Assertion time setting for SY_LO_DIVN_EN (RX)" />
      <BitField start="24" size="8" name="SY_LO_DIVN_EN_RX_LO" description="De-assertion time setting for SY_LO_DIVN_EN (RX)" />
    </Register>
    <Register start="+0x88" size="4" name="TIMING22" access="Read/Write" description="TSM_TIMING22" reset_value="0x6704FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="SY_LO_RX_EN_RX_HI" description="Assertion time setting for SY_LO_RX_EN (RX)" />
      <BitField start="24" size="8" name="SY_LO_RX_EN_RX_LO" description="De-assertion time setting for SY_LO_RX_EN (RX)" />
    </Register>
    <Register start="+0x8C" size="4" name="TIMING23" access="Read/Write" description="TSM_TIMING23" reset_value="0xFFFF6A04" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_LO_TX_EN_TX_HI" description="Assertion time setting for SY_LO_TX_EN (TX)" />
      <BitField start="8" size="8" name="SY_LO_TX_EN_TX_LO" description="De-assertion time setting for SY_LO_TX_EN (TX)" />
    </Register>
    <Register start="+0x90" size="4" name="TIMING24" access="Read/Write" description="TSM_TIMING24" reset_value="0x16004A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SY_DIVN_CAL_EN_TX_HI" description="Assertion time setting for SY_DIVN_CAL_EN (TX)" />
      <BitField start="8" size="8" name="SY_DIVN_CAL_EN_TX_LO" description="De-assertion time setting for SY_DIVN_CAL_EN (TX)" />
      <BitField start="16" size="8" name="SY_DIVN_CAL_EN_RX_HI" description="Assertion time setting for SY_DIVN_CAL_EN (RX)" />
      <BitField start="24" size="8" name="SY_DIVN_CAL_EN_RX_LO" description="De-assertion time setting for SY_DIVN_CAL_EN (RX)" />
    </Register>
    <Register start="+0x94" size="4" name="TIMING25" access="Read/Write" description="TSM_TIMING25" reset_value="0x671BFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_LNA_MIXER_EN_RX_HI" description="Assertion time setting for RX_LNA_MIXER_EN (RX)" />
      <BitField start="24" size="8" name="RX_LNA_MIXER_EN_RX_LO" description="De-assertion time setting for RX_LNA_MIXER_EN (RX)" />
    </Register>
    <Register start="+0x98" size="4" name="TIMING26" access="Read/Write" description="TSM_TIMING26" reset_value="0xFFFF6A5A" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_PA_EN_TX_HI" description="Assertion time setting for TX_PA_EN (TX)" />
      <BitField start="8" size="8" name="TX_PA_EN_TX_LO" description="De-assertion time setting for TX_PA_EN (TX)" />
    </Register>
    <Register start="+0x9C" size="4" name="TIMING27" access="Read/Write" description="TSM_TIMING27" reset_value="0x671EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_ADC_I_Q_EN_RX_HI" description="Assertion time setting for RX_ADC_I_Q_EN (RX)" />
      <BitField start="24" size="8" name="RX_ADC_I_Q_EN_RX_LO" description="De-assertion time setting for RX_ADC_I_Q_EN (RX)" />
    </Register>
    <Register start="+0xA0" size="4" name="TIMING28" access="Read/Write" description="TSM_TIMING28" reset_value="0x1F1EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_ADC_RESET_EN_RX_HI" description="Assertion time setting for RX_ADC_RESET_EN (RX)" />
      <BitField start="24" size="8" name="RX_ADC_RESET_EN_RX_LO" description="De-assertion time setting for RX_ADC_RESET_EN (RX)" />
    </Register>
    <Register start="+0xA4" size="4" name="TIMING29" access="Read/Write" description="TSM_TIMING29" reset_value="0x671CFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_BBA_I_Q_EN_RX_HI" description="Assertion time setting for RX_BBA_I_Q_EN (RX)" />
      <BitField start="24" size="8" name="RX_BBA_I_Q_EN_RX_LO" description="De-assertion time setting for RX_BBA_I_Q_EN (RX)" />
    </Register>
    <Register start="+0xA8" size="4" name="TIMING30" access="Read/Write" description="TSM_TIMING30" reset_value="0x671EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_BBA_PDET_EN_RX_HI" description="Assertion time setting for RX_BBA_PDET_EN (RX)" />
      <BitField start="24" size="8" name="RX_BBA_PDET_EN_RX_LO" description="De-assertion time setting for RX_BBA_PDET_EN (RX)" />
    </Register>
    <Register start="+0xAC" size="4" name="TIMING31" access="Read/Write" description="TSM_TIMING31" reset_value="0x671DFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_BBA_TZA_DCOC_EN_RX_HI" description="Assertion time setting for RX_BBA_TZA_DCOC_EN (RX)" />
      <BitField start="24" size="8" name="RX_BBA_TZA_DCOC_EN_RX_LO" description="De-assertion time setting for RX_BBA_TZA_DCOC_EN (RX)" />
    </Register>
    <Register start="+0xB0" size="4" name="TIMING32" access="Read/Write" description="TSM_TIMING32" reset_value="0x671BFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_TZA_I_Q_EN_RX_HI" description="Assertion time setting for RX_TZA_I_Q_EN (RX)" />
      <BitField start="24" size="8" name="RX_TZA_I_Q_EN_RX_LO" description="De-assertion time setting for RX_TZA_I_Q_EN (RX)" />
    </Register>
    <Register start="+0xB4" size="4" name="TIMING33" access="Read/Write" description="TSM_TIMING33" reset_value="0x671EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_TZA_PDET_EN_RX_HI" description="Assertion time setting for RX_TZA_PDET_EN (RX)" />
      <BitField start="24" size="8" name="RX_TZA_PDET_EN_RX_LO" description="De-assertion time setting for RX_TZA_PDET_EN (RX)" />
    </Register>
    <Register start="+0xB8" size="4" name="TIMING34" access="Read/Write" description="TSM_TIMING34" reset_value="0x67056A05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PLL_DIG_EN_TX_HI" description="Assertion time setting for PLL_DIG_EN (TX)" />
      <BitField start="8" size="8" name="PLL_DIG_EN_TX_LO" description="De-assertion time setting for PLL_DIG_EN (TX)" />
      <BitField start="16" size="8" name="PLL_DIG_EN_RX_HI" description="Assertion time setting for PLL_DIG_EN (RX)" />
      <BitField start="24" size="8" name="PLL_DIG_EN_RX_LO" description="De-assertion time setting for PLL_DIG_EN (RX)" />
    </Register>
    <Register start="+0xBC" size="4" name="TIMING35" access="Read/Write" description="TSM_TIMING35" reset_value="0xFFFF6A5D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_DIG_EN_TX_HI" description="Assertion time setting for TX_DIG_EN (TX)" />
      <BitField start="8" size="8" name="TX_DIG_EN_TX_LO" description="De-assertion time setting for TX_DIG_EN (TX)" />
    </Register>
    <Register start="+0xC0" size="4" name="TIMING36" access="Read/Write" description="TSM_TIMING36" reset_value="0x6764FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_DIG_EN_RX_HI" description="Assertion time setting for RX_DIG_EN (RX)" />
      <BitField start="24" size="8" name="RX_DIG_EN_RX_LO" description="De-assertion time setting for RX_DIG_EN (RX)" />
    </Register>
    <Register start="+0xC4" size="4" name="TIMING37" access="Read/Write" description="TSM_TIMING37" reset_value="0x6564FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_INIT_RX_HI" description="Assertion time setting for RX_INIT (RX)" />
      <BitField start="24" size="8" name="RX_INIT_RX_LO" description="De-assertion time setting for RX_INIT (RX)" />
    </Register>
    <Register start="+0xC8" size="4" name="TIMING38" access="Read/Write" description="TSM_TIMING38" reset_value="0x670C6A40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SIGMA_DELTA_EN_TX_HI" description="Assertion time setting for SIGMA_DELTA_EN (TX)" />
      <BitField start="8" size="8" name="SIGMA_DELTA_EN_TX_LO" description="De-assertion time setting for SIGMA_DELTA_EN (TX)" />
      <BitField start="16" size="8" name="SIGMA_DELTA_EN_RX_HI" description="Assertion time setting for SIGMA_DELTA_EN (RX)" />
      <BitField start="24" size="8" name="SIGMA_DELTA_EN_RX_LO" description="De-assertion time setting for SIGMA_DELTA_EN (RX)" />
    </Register>
    <Register start="+0xCC" size="4" name="TIMING39" access="Read/Write" description="TSM_TIMING39" reset_value="0x6764FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RX_PHY_EN_RX_HI" description="Assertion time setting for RX_PHY_EN (RX)" />
      <BitField start="24" size="8" name="RX_PHY_EN_RX_LO" description="De-assertion time setting for RX_PHY_EN (RX)" />
    </Register>
    <Register start="+0xD0" size="4" name="TIMING40" access="Read/Write" description="TSM_TIMING40" reset_value="0x6724FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="DCOC_EN_RX_HI" description="Assertion time setting for DCOC_EN (RX)" />
      <BitField start="24" size="8" name="DCOC_EN_RX_LO" description="De-assertion time setting for DCOC_EN (RX)" />
    </Register>
    <Register start="+0xD4" size="4" name="TIMING41" access="Read/Write" description="TSM_TIMING41" reset_value="0x2524FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="DCOC_INIT_RX_HI" description="Assertion time setting for DCOC_INIT (RX)" />
      <BitField start="24" size="8" name="DCOC_INIT_RX_LO" description="De-assertion time setting for DCOC_INIT (RX)" />
    </Register>
    <Register start="+0xD8" size="4" name="TIMING42" access="Read/Write" description="TSM_TIMING42" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SAR_ADC_TRIG_EN_TX_HI" description="Assertion time setting for SAR_ADC_TRIG_EN (TX)" />
      <BitField start="8" size="8" name="SAR_ADC_TRIG_EN_TX_LO" description="De-assertion time setting for SAR_ADC_TRIG_EN (TX)" />
      <BitField start="16" size="8" name="SAR_ADC_TRIG_EN_RX_HI" description="Assertion time setting for SAR_ADC_TRIG_EN (RX)" />
      <BitField start="24" size="8" name="SAR_ADC_TRIG_EN_RX_LO" description="De-assertion time setting for SAR_ADC_TRIG_EN (RX)" />
    </Register>
    <Register start="+0xDC" size="4" name="TIMING43" access="Read/Write" description="TSM_TIMING43" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSM_SPARE0_EN_TX_HI" description="Assertion time setting for TSM_SPARE0_EN (TX)" />
      <BitField start="8" size="8" name="TSM_SPARE0_EN_TX_LO" description="De-assertion time setting for TSM_SPARE0_EN (TX)" />
      <BitField start="16" size="8" name="TSM_SPARE0_EN_RX_HI" description="Assertion time setting for TSM_SPARE0_EN (RX)" />
      <BitField start="24" size="8" name="TSM_SPARE0_EN_RX_LO" description="De-assertion time setting for TSM_SPARE0_EN (RX)" />
    </Register>
    <Register start="+0xE0" size="4" name="TIMING44" access="Read/Write" description="TSM_TIMING44" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSM_SPARE1_EN_TX_HI" description="Assertion time setting for TSM_SPARE1_EN (TX)" />
      <BitField start="8" size="8" name="TSM_SPARE1_EN_TX_LO" description="De-assertion time setting for TSM_SPARE1_EN (TX)" />
      <BitField start="16" size="8" name="TSM_SPARE1_EN_RX_HI" description="Assertion time setting for TSM_SPARE1_EN (RX)" />
      <BitField start="24" size="8" name="TSM_SPARE1_EN_RX_LO" description="De-assertion time setting for TSM_SPARE1_EN (RX)" />
    </Register>
    <Register start="+0xE4" size="4" name="TIMING45" access="Read/Write" description="TSM_TIMING45" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSM_SPARE2_EN_TX_HI" description="Assertion time setting for TSM_SPARE2_EN (TX)" />
      <BitField start="8" size="8" name="TSM_SPARE2_EN_TX_LO" description="De-assertion time setting for TSM_SPARE2_EN (TX)" />
      <BitField start="16" size="8" name="TSM_SPARE2_EN_RX_HI" description="Assertion time setting for TSM_SPARE2_EN (RX)" />
      <BitField start="24" size="8" name="TSM_SPARE2_EN_RX_LO" description="De-assertion time setting for TSM_SPARE2_EN (RX)" />
    </Register>
    <Register start="+0xE8" size="4" name="TIMING46" access="Read/Write" description="TSM_TIMING46" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSM_SPARE3_EN_TX_HI" description="Assertion time setting for TSM_SPARE3_EN (TX)" />
      <BitField start="8" size="8" name="TSM_SPARE3_EN_TX_LO" description="De-assertion time setting for TSM_SPARE3_EN (TX)" />
      <BitField start="16" size="8" name="TSM_SPARE3_EN_RX_HI" description="Assertion time setting for TSM_SPARE3_EN (RX)" />
      <BitField start="24" size="8" name="TSM_SPARE3_EN_RX_LO" description="De-assertion time setting for TSM_SPARE3_EN (RX)" />
    </Register>
    <Register start="+0xEC" size="4" name="TIMING47" access="Read/Write" description="TSM_TIMING47" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GPIO0_TRIG_EN_TX_HI" description="Assertion time setting for GPIO0_TRIG_EN (TX)" />
      <BitField start="8" size="8" name="GPIO0_TRIG_EN_TX_LO" description="De-assertion time setting for GPIO0_TRIG_EN (TX)" />
      <BitField start="16" size="8" name="GPIO0_TRIG_EN_RX_HI" description="Assertion time setting for GPIO0_TRIG_EN (RX)" />
      <BitField start="24" size="8" name="GPIO0_TRIG_EN_RX_LO" description="De-assertion time setting for GPIO0_TRIG_EN (RX)" />
    </Register>
    <Register start="+0xF0" size="4" name="TIMING48" access="Read/Write" description="TSM_TIMING48" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GPIO1_TRIG_EN_TX_HI" description="Assertion time setting for GPIO1_TRIG_EN (TX)" />
      <BitField start="8" size="8" name="GPIO1_TRIG_EN_TX_LO" description="De-assertion time setting for GPIO1_TRIG_EN (TX)" />
      <BitField start="16" size="8" name="GPIO1_TRIG_EN_RX_HI" description="Assertion time setting for GPIO1_TRIG_EN (RX)" />
      <BitField start="24" size="8" name="GPIO1_TRIG_EN_RX_LO" description="De-assertion time setting for GPIO1_TRIG_EN (RX)" />
    </Register>
    <Register start="+0xF4" size="4" name="TIMING49" access="Read/Write" description="TSM_TIMING49" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GPIO2_TRIG_EN_TX_HI" description="Assertion time setting for GPIO2_TRIG_EN (TX)" />
      <BitField start="8" size="8" name="GPIO2_TRIG_EN_TX_LO" description="De-assertion time setting for GPIO2_TRIG_EN (TX)" />
      <BitField start="16" size="8" name="GPIO2_TRIG_EN_RX_HI" description="Assertion time setting for GPIO2_TRIG_EN (RX)" />
      <BitField start="24" size="8" name="GPIO2_TRIG_EN_RX_LO" description="De-assertion time setting for GPIO2_TRIG_EN (RX)" />
    </Register>
    <Register start="+0xF8" size="4" name="TIMING50" access="Read/Write" description="TSM_TIMING50" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GPIO3_TRIG_EN_TX_HI" description="Assertion time setting for GPIO3_TRIG_EN (TX)" />
      <BitField start="8" size="8" name="GPIO3_TRIG_EN_TX_LO" description="De-assertion time setting for GPIO3_TRIG_EN (TX)" />
      <BitField start="16" size="8" name="GPIO3_TRIG_EN_RX_HI" description="Assertion time setting for GPIO3_TRIG_EN (RX)" />
      <BitField start="24" size="8" name="GPIO3_TRIG_EN_RX_LO" description="De-assertion time setting for GPIO3_TRIG_EN (RX)" />
    </Register>
    <Register start="+0xFC" size="4" name="TIMING51" access="Read/Write" description="TSM_TIMING51" reset_value="0x6703FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_BIAS_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_BIAS_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_BIAS_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_BIAS_EN (RX)" />
    </Register>
    <Register start="+0x100" size="4" name="TIMING52" access="Read/Write" description="TSM_TIMING52" reset_value="0x1504FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_FCAL_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_FCAL_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_FCAL_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_FCAL_EN (RX)" />
    </Register>
    <Register start="+0x104" size="4" name="TIMING53" access="Read/Write" description="TSM_TIMING53" reset_value="0x6704FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_LF_PD_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_LF_PD_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_LF_PD_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_LF_PD_EN (RX)" />
    </Register>
    <Register start="+0x108" size="4" name="TIMING54" access="Read/Write" description="TSM_TIMING54" reset_value="0x1504FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN (RX)" />
    </Register>
    <Register start="+0x10C" size="4" name="TIMING55" access="Read/Write" description="TSM_TIMING55" reset_value="0x671EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_ADC_BUF_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_ADC_BUF_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_ADC_BUF_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_ADC_BUF_EN (RX)" />
    </Register>
    <Register start="+0x110" size="4" name="TIMING56" access="Read/Write" description="TSM_TIMING56" reset_value="0x671EFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_AUXPLL_DIG_BUF_EN_RX_HI" description="Assertion time setting for RXTX_AUXPLL_DIG_BUF_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_AUXPLL_DIG_BUF_EN_RX_LO" description="De-assertion time setting for RXTX_AUXPLL_DIG_BUF_EN (RX)" />
    </Register>
    <Register start="+0x114" size="4" name="TIMING57" access="Read/Write" description="TSM_TIMING57" reset_value="0x1A03FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="RXTX_RCCAL_EN_RX_HI" description="Assertion time setting for RXTX_RCCAL_EN (RX)" />
      <BitField start="24" size="8" name="RXTX_RCCAL_EN_RX_LO" description="De-assertion time setting for RXTX_RCCAL_EN (RX)" />
    </Register>
    <Register start="+0x118" size="4" name="TIMING58" access="Read/Write" description="TSM_TIMING58" reset_value="0xFFFF6A03" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_HPM_DAC_EN_TX_HI" description="Assertion time setting for TX_HPM_DAC_EN (TX)" />
      <BitField start="8" size="8" name="TX_HPM_DAC_EN_TX_LO" description="De-assertion time setting for TX_HPM_DAC_EN (TX)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_PHY" start="0x4005C400" description="XCVR_PHY">
    <Register start="+0" size="4" name="PHY_PRE_REF0" access="Read/Write" description="PREAMBLE REFERENCE WAVEFORM 0" reset_value="0xFDDDEB39" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FSK_PREAMBLE_REF0" description="Base preamble reference waveform containing sixteen 5-bit phase values" />
    </Register>
    <Register start="+0x4" size="4" name="PRE_REF1" access="Read/Write" description="PREAMBLE REFERENCE WAVEFORM 1" reset_value="0xBEFBFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FSK_PREAMBLE_REF1" description="Base preamble reference waveform containing sixteen 5-bit phase values" />
    </Register>
    <Register start="+0x8" size="4" name="PRE_REF2" access="Read/Write" description="PREAMBLE REFERENCE WAVEFORM 2" reset_value="0xCE75" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FSK_PREAMBLE_REF2" description="Base preamble reference waveform containing sixteen 5-bit phase values" />
    </Register>
    <Register start="+0x20" size="4" name="CFG1" access="Read/Write" description="PHY CONFIGURATION REGISTER 1" reset_value="0x1070CD16" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="AA_PLAYBACK" description="Access Address Playback" />
      <BitField start="2" size="1" name="AA_OUTPUT_SEL" description="Access Address Output Select">
        <Enum name="0" start="0b0" description="demodulated" />
        <Enum name="1" start="0b1" description="matched" />
      </BitField>
      <BitField start="3" size="1" name="FSK_BIT_INVERT" description="FSK Bit Invert" />
      <BitField start="4" size="1" name="RFU00" description="Reserved for future use." />
      <BitField start="5" size="1" name="BSM_EN_BLE" description="BLE Bit Streaming Mode Enable bit">
        <Enum name="0" start="0b0" description="BSM for BLE disabled" />
        <Enum name="1" start="0b1" description="BSM for BLE enabled" />
      </BitField>
      <BitField start="6" size="2" name="DEMOD_CLK_MODE" description="Demodulator Clock Mode">
        <Enum name="0" start="0b00" description="Normal" />
        <Enum name="1" start="0b01" description="Demodulate all samples" />
      </BitField>
      <BitField start="8" size="8" name="CTS_THRESH" description="CTS (Coarse Timing Search) Correlation Threshold" />
      <BitField start="20" size="3" name="FSK_FTS_TIMEOUT" description="FSK FTS Timeout">
        <Enum name="0" start="0b000" description="4 symbols" />
        <Enum name="1" start="0b001" description="5 symbols" />
        <Enum name="2" start="0b010" description="6 symbols" />
        <Enum name="3" start="0b011" description="7 symbols" />
        <Enum name="4" start="0b100" description="8 symbols" />
        <Enum name="5" start="0b101" description="9 symbols" />
        <Enum name="6" start="0b110" description="10 symbols" />
        <Enum name="7" start="0b111" description="11 symbols" />
      </BitField>
      <BitField start="24" size="1" name="RFU01" description="Reserved for future use." />
      <BitField start="25" size="1" name="RFU02" description="Reserved for future use." />
      <BitField start="28" size="3" name="BLE_NTW_ADR_THR" description="BLE Network Address Match Bit Error Threshold" />
    </Register>
    <Register start="+0x24" size="4" name="CFG2" access="Read/Write" description="PHY CONFIGURATION REGISTER 2" reset_value="0x1000A48" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PHY_FIFO_PRECHG" description="PHY FIFO Precharge Level" />
      <BitField start="4" size="1" name="RFU03" description="Reserved for future use." />
      <BitField start="5" size="1" name="RFU04" description="Reserved for future use." />
      <BitField start="6" size="1" name="RFU05" description="Reserved for future use." />
      <BitField start="7" size="1" name="RFU06" description="Reserved for future use." />
      <BitField start="8" size="4" name="X2_DEMOD_GAIN" description="X2_DEMOD_GAIN" />
      <BitField start="16" size="1" name="RFU07" description="Reserved for future use." />
      <BitField start="17" size="1" name="RFU08" description="Reserved for future use." />
      <BitField start="18" size="1" name="RFU09" description="Reserved for future use." />
      <BitField start="19" size="1" name="RFU10" description="Reserved for future use." />
      <BitField start="20" size="1" name="RFU11" description="Reserved for future use." />
      <BitField start="21" size="1" name="RFU12" description="Reserved for future use." />
      <BitField start="22" size="1" name="RFU13" description="Reserved for future use." />
      <BitField start="23" size="1" name="RFU14" description="Reserved for future use." />
      <BitField start="24" size="1" name="RFU15" description="Reserved for future use." />
      <BitField start="25" size="1" name="RFU16" description="Reserved for future use." />
      <BitField start="31" size="1" name="PHY_CLK_ON" description="Force PHY Clock On (testmode)">
        <Enum name="0" start="0b0" description="PHY clock is enabled by TSM output: rx_phy_en" />
        <Enum name="1" start="0b1" description="PHY clock is forced on at all times" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EL_CFG" access="Read/Write" description="PHY EARLY/LATE CONFIGURATION REGISTER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EL_ENABLE" description="EL_ENABLE">
        <Enum name="0" start="0b0" description="Disable Early/Late" />
        <Enum name="1" start="0b1" description="Enable Early/Late" />
      </BitField>
      <BitField start="1" size="1" name="EL_ZB_ENABLE" description="EL_ZB_ENABLE">
        <Enum name="0" start="0b0" description="Disable Early/Late" />
        <Enum name="1" start="0b1" description="Enable Early/Late" />
      </BitField>
      <BitField start="2" size="1" name="EL_ZB_WIN_SIZE" description="EL_ZB_WIN_SIZE">
        <Enum name="0" start="0b0" description="2 symbols" />
        <Enum name="1" start="0b1" description="3 symbols" />
      </BitField>
      <BitField start="8" size="4" name="EL_WIN_SIZE" description="EL_WIN_SIZE" />
      <BitField start="16" size="6" name="EL_INTERVAL" description="EL_INTERVAL" />
    </Register>
    <Register start="+0x2C" size="4" name="NTW_ADR_BSM" access="Read/Write" description="PHY NETWORK ADDRESS FOR BSM" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_BSM" description="NTW_ADR_BSM" />
    </Register>
    <Register start="+0x30" size="4" name="STATUS" access="ReadOnly" description="PHY STATUS REGISTER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PREAMBLE_FOUND" description="Preamble Found" />
      <BitField start="1" size="1" name="AA_SFD_MATCHED" description="Access Address or SFD Found" />
      <BitField start="4" size="4" name="AA_MATCHED" description="Access Address Matched">
        <Enum name="0000" start="0b0000" description="No Network Address has matched" />
        <Enum name="0001" start="0b0001" description="Network Address 0 has matched" />
        <Enum name="0010" start="0b0010" description="Network Address 1 has matched" />
        <Enum name="0100" start="0b0100" description="Network Address 2 has matched" />
        <Enum name="1000" start="0b1000" description="Network Address 3 has matched" />
      </BitField>
      <BitField start="8" size="3" name="HAMMING_DISTANCE" description="HAMMING DISTANCE" />
      <BitField start="12" size="4" name="DATA_FIFO_DEPTH" description="DATA FIFO DEPTH" />
      <BitField start="16" size="8" name="CFO_ESTIMATE" description="Carrier Frequency Offset Estimate" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_ZBDEM" start="0x4005C480" description="XCVR_ZBDEMOD">
    <Register start="+0" size="4" name="CORR_CTRL" access="Read/Write" description="802.15.4 DEMOD CORRELLATOR CONTROL" reset_value="0x482" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="CORR_VT" description="CORR_VT" />
      <BitField start="8" size="3" name="CORR_NVAL" description="CORR_NVAL" />
      <BitField start="11" size="1" name="MAX_CORR_EN" description="MAX_CORR_EN" />
      <BitField start="15" size="1" name="ZBDEM_CLK_ON" description="Force 802.15.4 Demodulator Clock On">
        <Enum name="0" start="0b0" description="Normal Operation" />
        <Enum name="1" start="0b1" description="Force 802.15.4 Demodulator Clock On (debug purposes only)" />
      </BitField>
      <BitField start="16" size="8" name="RX_MAX_CORR" description="RX_MAX_CORR" />
      <BitField start="24" size="8" name="RX_MAX_PREAMBLE" description="RX_MAX_PREAMBLE" />
    </Register>
    <Register start="+0x4" size="4" name="PN_TYPE" access="Read/Write" description="802.15.4 DEMOD PN TYPE" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PN_TYPE" description="PN_TYPE" />
      <BitField start="1" size="1" name="TX_INV" description="TX_INV" />
    </Register>
    <Register start="+0x8" size="4" name="PN_CODE" access="Read/Write" description="802.15.4 DEMOD PN CODE" reset_value="0x744AC39B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PN_LSB" description="PN_LSB" />
      <BitField start="16" size="16" name="PN_MSB" description="PN_MSB" />
    </Register>
    <Register start="+0xC" size="4" name="SYNC_CTRL" access="Read/Write" description="802.15.4 DEMOD SYMBOL SYNC CONTROL" reset_value="0x8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SYNC_PER" description="Symbol Sync Tracking Period" />
      <BitField start="3" size="1" name="TRACK_ENABLE" description="TRACK_ENABLE">
        <Enum name="0" start="0b0" description="symbol timing synchronization tracking disabled in Rx frontend" />
        <Enum name="1" start="0b1" description="symbol timing synchronization tracking enabled in Rx frontend (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CCA_LQI_SRC" access="Read/Write" description="802.15.4 CCA/LQI SOURCE" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCA1_FROM_RX_DIG" description="Selects the Source of CCA1 (Clear Channel Assessment Mode 1) Information Provided to the 802.15.4 Link Layer">
        <Enum name="0" start="0b0" description="Use the CCA1 information computed internally in the 802.15.4 Demod" />
        <Enum name="1" start="0b1" description="Use the CCA1 information computed by the RX Digital" />
      </BitField>
      <BitField start="1" size="1" name="LQI_FROM_RX_DIG" description="Selects the Source of LQI (Link Quality Indicator) Information Provided to the 802.15.4 Link Layer">
        <Enum name="0" start="0b0" description="Use the LQI information computed internally in the 802.15.4 Demod" />
        <Enum name="1" start="0b1" description="Use the LQI information computed by the RX Digital" />
      </BitField>
      <BitField start="2" size="1" name="LQI_START_AT_SFD" description="Select Start Point for LQI Computation">
        <Enum name="0" start="0b0" description="Start LQI computation at Preamble Detection (similar to previous Freescale 802.15.4 products)" />
        <Enum name="1" start="0b1" description="Start LQI computation at SFD (Start of Frame Delimiter) Detection" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FAD_THR" access="Read/Write" description="FAD CORRELATOR THRESHOLD" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FAD_THR" description="FAD_THR" />
    </Register>
    <Register start="+0x18" size="4" name="ZBDEM_AFC" access="Read/Write" description="802.15.4 AFC STATUS" reset_value="0x1" reset_mask="0xFFFFE0FF">
      <BitField start="0" size="1" name="AFC_EN" description="AFC_EN">
        <Enum name="0" start="0b0" description="AFC is disabled" />
        <Enum name="1" start="0b1" description="AFC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="DCD_EN" description="DCD_EN">
        <Enum name="0" start="0b0" description="NCD Mode (default)" />
        <Enum name="1" start="0b1" description="DCD Mode" />
      </BitField>
      <BitField start="8" size="5" name="AFC_OUT" description="AFC_OUT" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_ANA" start="0x4005C500" description="XCVR_ANALOG">
    <Register start="+0" size="4" name="BB_LDO_1" access="Read/Write" description="RF Analog Baseband LDO Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BB_LDO_ADCDAC_BYP" description="rmap_bb_ldo_adcdac_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="1" size="1" name="BB_LDO_ADCDAC_DIAGSEL" description="rmap_bb_ldo_adcdac_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="2" size="2" name="BB_LDO_ADCDAC_SPARE" description="rmap_bb_ldo_adcdac_spare[1:0]" />
      <BitField start="4" size="3" name="BB_LDO_ADCDAC_TRIM" description="rmap_bb_ldo_adcdac_trim[2:0]">
        <Enum name="000" start="0b000" description="1.20 V ( Default )" />
        <Enum name="001" start="0b001" description="1.25 V" />
        <Enum name="010" start="0b010" description="1.28 V" />
        <Enum name="011" start="0b011" description="1.33 V" />
        <Enum name="100" start="0b100" description="1.40 V" />
        <Enum name="101" start="0b101" description="1.44 V" />
        <Enum name="110" start="0b110" description="1.50 V" />
        <Enum name="111" start="0b111" description="1.66 V" />
      </BitField>
      <BitField start="8" size="1" name="BB_LDO_BBA_BYP" description="rmap_bb_ldo_bba_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="9" size="1" name="BB_LDO_BBA_DIAGSEL" description="rmap_bb_ldo_bba_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="10" size="2" name="BB_LDO_BBA_SPARE" description="rmap_bb_ldo_bba_spare[1:0]" />
      <BitField start="12" size="3" name="BB_LDO_BBA_TRIM" description="rmap_bb_ldo_bba_trim[2:0]">
        <Enum name="0" start="0b000" description="1.20 V ( Default )" />
        <Enum name="1" start="0b001" description="1.25 V" />
        <Enum name="2" start="0b010" description="1.28 V" />
        <Enum name="3" start="0b011" description="1.33 V" />
        <Enum name="4" start="0b100" description="1.40 V" />
        <Enum name="5" start="0b101" description="1.44 V" />
        <Enum name="6" start="0b110" description="1.50 V" />
        <Enum name="7" start="0b111" description="1.66 V" />
      </BitField>
      <BitField start="16" size="1" name="BB_LDO_FDBK_BYP" description="rmap_bb_ldo_fdbk_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="17" size="1" name="BB_LDO_FDBK_DIAGSEL" description="rmap_bb_ldo_fdbk_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="18" size="2" name="BB_LDO_FDBK_SPARE" description="rmap_bb_ldo_fdbk_spare[1:0]" />
      <BitField start="20" size="3" name="BB_LDO_FDBK_TRIM" description="rmap_bb_ldo_fdbk_trim[2:0]">
        <Enum name="0" start="0b000" description="1.2/1.176 V ( Default )" />
        <Enum name="1" start="0b001" description="1.138/1.115 V" />
        <Enum name="2" start="0b010" description="1.085/1.066 V" />
        <Enum name="3" start="0b011" description="1.04/1.025 V" />
        <Enum name="4" start="0b100" description="1.28/1.25 V" />
        <Enum name="5" start="0b101" description="1.4/1.35 V" />
        <Enum name="6" start="0b110" description="1.55/1.4 V" />
        <Enum name="7" start="0b111" description="1.78/1.4 V" />
      </BitField>
      <BitField start="24" size="1" name="BB_LDO_HF_BYP" description="rmap_bb_ldo_hf_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="25" size="1" name="BB_LDO_HF_DIAGSEL" description="rmap_bb_ldo_hf_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="26" size="2" name="BB_LDO_HF_SPARE" description="rmap_bb_ldo_hf_spare[1:0]" />
      <BitField start="28" size="3" name="BB_LDO_HF_TRIM" description="rmap_bb_ldo_hf_trim[2:0]">
        <Enum name="0" start="0b000" description="1.20 V ( Default )" />
        <Enum name="1" start="0b001" description="1.25 V" />
        <Enum name="2" start="0b010" description="1.28 V" />
        <Enum name="3" start="0b011" description="1.33 V" />
        <Enum name="4" start="0b100" description="1.40 V" />
        <Enum name="5" start="0b101" description="1.44 V" />
        <Enum name="6" start="0b110" description="1.50 V" />
        <Enum name="7" start="0b111" description="1.66 V" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="BB_LDO_2" access="Read/Write" description="RF Analog Baseband LDO Control 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BB_LDO_PD_BYP" description="rmap_bb_ldo_pd_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="1" size="1" name="BB_LDO_PD_DIAGSEL" description="rmap_bb_ldo_pd_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="2" size="2" name="BB_LDO_PD_SPARE" description="rmap_bb_ldo_pd_spare[1:0]" />
      <BitField start="4" size="3" name="BB_LDO_PD_TRIM" description="rmap_bb_ldo_pd_trim[2:0]">
        <Enum name="0" start="0b000" description="1.20 V ( Default )" />
        <Enum name="1" start="0b001" description="1.25 V" />
        <Enum name="2" start="0b010" description="1.28 V" />
        <Enum name="3" start="0b011" description="1.33 V" />
        <Enum name="4" start="0b100" description="1.40 V" />
        <Enum name="5" start="0b101" description="1.44 V" />
        <Enum name="6" start="0b110" description="1.50 V" />
        <Enum name="7" start="0b111" description="1.66 V" />
      </BitField>
      <BitField start="8" size="2" name="BB_LDO_VCO_SPARE" description="rmap_bb_ldo_vco_spare[1:0]" />
      <BitField start="10" size="1" name="BB_LDO_VCOLO_BYP" description="rmap_bb_ldo_vcolo_byp">
        <Enum name="0" start="0b0" description="Bypass disabled." />
        <Enum name="1" start="0b1" description="Bypass enabled" />
      </BitField>
      <BitField start="11" size="1" name="BB_LDO_VCOLO_DIAGSEL" description="rmap_bb_ldo_vcolo_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="12" size="3" name="BB_LDO_VCOLO_TRIM" description="rmap_bb_ldo_vcolo_trim[2:0]">
        <Enum name="0" start="0b000" description="1.138/1.117 V ( Default )" />
        <Enum name="1" start="0b001" description="1.076/1.058 V" />
        <Enum name="2" start="0b010" description="1.027/1.012 V" />
        <Enum name="3" start="0b011" description="0.98/0.97 V" />
        <Enum name="4" start="0b100" description="1.22/1.19 V" />
        <Enum name="5" start="0b101" description="1.33/1.3 V" />
        <Enum name="6" start="0b110" description="1.5/1.4 V" />
        <Enum name="7" start="0b111" description="1.82/1.4 V" />
      </BitField>
      <BitField start="16" size="1" name="BB_LDO_VTREF_DIAGSEL" description="rmap_bb_ldo_vtref_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="17" size="2" name="BB_LDO_VTREF_TC" description="rmap_bb_ldo_vtref_tc[1:0]">
        <Enum name="0" start="0b00" description="1.117/1.176 V" />
        <Enum name="1" start="0b01" description="1.134/1.188 V" />
        <Enum name="2" start="0b10" description="1.10/1.162 V" />
        <Enum name="3" start="0b11" description="1.09/1.152 V" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="RX_ADC" access="Read/Write" description="RF Analog ADC Control" reset_value="0x140" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_ADC_BUMP" description="rmap_rx_adc_bump[7:0]" />
      <BitField start="8" size="2" name="RX_ADC_FS_SEL" description="rmap_rx_adc_fs_sel[1:0]">
        <Enum name="0" start="0b00" description="52MHz (2x26MHz)" />
        <Enum name="1" start="0b01" description="64MHz (2x32MHz)" />
        <Enum name="2" start="0b10" description="+13% of 64MHz" />
        <Enum name="3" start="0b11" description="- 11% of 64MHz" />
      </BitField>
      <BitField start="10" size="1" name="RX_ADC_I_DIAGSEL" description="rmap_rx_adc_i_diagsel" />
      <BitField start="11" size="1" name="RX_ADC_Q_DIAGSEL" description="rmap_rx_adc_q_diagsel" />
      <BitField start="12" size="4" name="RX_ADC_SPARE" description="rmap_rx_adc_spare[3:0]" />
    </Register>
    <Register start="+0xC" size="4" name="RX_BBA" access="Read/Write" description="RF Analog BBA Control" reset_value="0x3000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RX_BBA_BW_SEL" description="rmap_rx_bba_bw_sel[2:0]">
        <Enum name="000" start="0b000" description="1000K" />
        <Enum name="001" start="0b001" description="900K" />
        <Enum name="010" start="0b010" description="800K" />
        <Enum name="011" start="0b011" description="700K Default" />
        <Enum name="100" start="0b100" description="600K" />
        <Enum name="101" start="0b101" description="500K" />
      </BitField>
      <BitField start="3" size="1" name="RX_BBA_CUR_BUMP" description="rmap_rx_bba_cur_bump" />
      <BitField start="4" size="1" name="RX_BBA_DIAGSEL1" description="rmap_rx_bba_diagsel1">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="5" size="1" name="RX_BBA_DIAGSEL2" description="rmap_rx_bba_diagsel2">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="6" size="1" name="RX_BBA_DIAGSEL3" description="rmap_rx_bba_diagsel3">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="7" size="1" name="RX_BBA_DIAGSEL4" description="rmap_rx_bba_diagsel4">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="16" size="6" name="RX_BBA_SPARE" description="rmap_rx_bba_spare[5:0]">
        <Enum name="00" start="0b0" description="600mV (Default)" />
        <Enum name="01" start="0b1" description="675mV" />
        <Enum name="10" start="0b10" description="450mV" />
        <Enum name="11" start="0b11" description="525mV" />
      </BitField>
      <BitField start="24" size="3" name="RX_BBA2_BW_SEL" description="rmap_bba2_bw_sel[2:0]">
        <Enum name="000" start="0b000" description="1000K" />
        <Enum name="001" start="0b001" description="900K" />
        <Enum name="010" start="0b010" description="800K" />
        <Enum name="011" start="0b011" description="700K Default" />
        <Enum name="100" start="0b100" description="600K" />
        <Enum name="101" start="0b101" description="500K" />
      </BitField>
      <BitField start="28" size="3" name="RX_BBA2_SPARE" description="rmap_rx_bba2_spare[2:0]" />
    </Register>
    <Register start="+0x10" size="4" name="RX_LNA" access="Read/Write" description="RF Analog LNA Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RX_LNA_BUMP" description="rmap_rx_lna_bump[3:0]">
        <Enum name="0" start="0b0000" description="Default" />
        <Enum name="1" start="0b0001" description="-25%" />
        <Enum name="2" start="0b0010" description="+50%" />
        <Enum name="3" start="0b0011" description="+25%" />
        <Enum name="4" start="0b0100" description="CM 480mV" />
        <Enum name="8" start="0b1000" description="CM 600mV" />
        <Enum name="12" start="0b1100" description="CM 660mV" />
      </BitField>
      <BitField start="4" size="1" name="RX_LNA_HG_DIAGSEL" description="rmap_rx_lna_hg_diagsel" />
      <BitField start="5" size="1" name="RX_LNA_HIZ_ENABLE" description="rmap_rx_lna_hiZ_enable" />
      <BitField start="6" size="1" name="RX_LNA_LG_DIAGSEL" description="rmap_rx_lna_lg_diagsel" />
      <BitField start="8" size="2" name="RX_LNA_SPARE" description="rmap_rx_lna_spare[1:0]" />
      <BitField start="16" size="4" name="RX_MIXER_BUMP" description="rmap_rx_mixer_bump[3:0]">
        <Enum name="0" start="0b0000" description="825mV (Default)" />
        <Enum name="1" start="0b0001" description="750mV" />
        <Enum name="2" start="0b0010" description="900mV" />
        <Enum name="3" start="0b0011" description="975mV" />
      </BitField>
      <BitField start="20" size="1" name="RX_MIXER_SPARE" description="rmap_rx_mixer_spare" />
    </Register>
    <Register start="+0x14" size="4" name="RX_TZA" access="Read/Write" description="RF Analog TZA Control" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RX_TZA_BW_SEL" description="rmap_rx_tza_bw_sel[2:0]">
        <Enum name="000" start="0b000" description="1000K" />
        <Enum name="001" start="0b001" description="900K" />
        <Enum name="010" start="0b010" description="800K" />
        <Enum name="011" start="0b011" description="700K Default" />
        <Enum name="100" start="0b100" description="600K" />
        <Enum name="101" start="0b101" description="500K" />
      </BitField>
      <BitField start="3" size="1" name="RX_TZA_CUR_BUMP" description="rmap_rx_tza_cur_bump" />
      <BitField start="4" size="1" name="RX_TZA_GAIN_BUMP" description="rmap_rx_tza_gain_bump" />
      <BitField start="16" size="6" name="RX_TZA_SPARE" description="rmap_rx_tza_spare[5:0]">
        <Enum name="00" start="0b0" description="600mV (Default)" />
        <Enum name="01" start="0b1" description="675mV" />
        <Enum name="10" start="0b10" description="450mV" />
        <Enum name="11" start="0b11" description="525mV" />
      </BitField>
      <BitField start="24" size="1" name="RX_TZA1_DIAGSEL" description="rmap_rx_tza1_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="25" size="1" name="RX_TZA2_DIAGSEL" description="rmap_rx_tza2_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="26" size="1" name="RX_TZA3_DIAGSEL" description="rmap_rx_tza3_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="27" size="1" name="RX_TZA4_DIAGSEL" description="rmap_rx_tza4_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RX_AUXPLL" access="Read/Write" description="RF Analog Aux PLL Control" reset_value="0x9002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BIAS_TRIM" description="rmap_rxtx_auxpll_bias_trim[2:0]" />
      <BitField start="3" size="1" name="DIAGSEL1" description="rmap_rxtx_auxpll_diagsel1" />
      <BitField start="4" size="1" name="DIAGSEL2" description="rmap_rxtx_auxpll_diagsel2" />
      <BitField start="5" size="3" name="LF_CNTL" description="rmap_rxtx_auxpll_lf_cntl[2:0]" />
      <BitField start="8" size="4" name="SPARE" description="rmap_rxtx_auxpll_spare[3:0]" />
      <BitField start="12" size="4" name="VCO_DAC_REF_ADJUST" description="rmap_rxtx_auxpll_vco_dac_ref_adjust[3:0]" />
      <BitField start="16" size="1" name="VTUNE_TESTMODE" description="rmap_rxtx_auxpll_vtune_testmode" />
      <BitField start="20" size="2" name="RXTX_BAL_BIAST" description="rmap_rxtx_bal_biast[1:0]">
        <Enum name="0" start="0b00" description="0.6" />
        <Enum name="1" start="0b01" description="0.4" />
        <Enum name="2" start="0b10" description="0.9" />
        <Enum name="3" start="0b11" description="1.2" />
      </BitField>
      <BitField start="24" size="3" name="RXTX_BAL_SPARE" description="rmap_rxtx_bal_spare[2:0]" />
      <BitField start="28" size="1" name="RXTX_RCCAL_DIAGSEL" description="rmap_rxtx_rccal_diagsel" />
    </Register>
    <Register start="+0x1C" size="4" name="SY_CTRL_1" access="Read/Write" description="RF Analog Synthesizer Control 1" reset_value="0x150" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SY_DIVN_SPARE" description="rmap_sy_divn_spare" />
      <BitField start="1" size="1" name="SY_FCAL_SPARE" description="rmap_sy_fcal_spare" />
      <BitField start="4" size="2" name="SY_LO_BUMP_RTLO_FDBK" description="rmap_sy_lo_bump_rtlo_fdbk[1:0]">
        <Enum name="0" start="0b00" description="1.045 V" />
        <Enum name="1" start="0b01" description="1.084 V" />
        <Enum name="2" start="0b10" description="1.097 V" />
        <Enum name="3" start="0b11" description="1.10 V" />
      </BitField>
      <BitField start="6" size="2" name="SY_LO_BUMP_RTLO_RX" description="rmap_sy_lo_bump_rtlo_rx[1:0]">
        <Enum name="0" start="0b00" description="1.051/1.037 V" />
        <Enum name="1" start="0b01" description="1.082/1.075 V" />
        <Enum name="2" start="0b10" description="1.092/1.088 V" />
        <Enum name="3" start="0b11" description="1.098/1.094 V" />
      </BitField>
      <BitField start="8" size="2" name="SY_LO_BUMP_RTLO_TX" description="rmap_sy_lo_bump_rtlo_tx[1:0]">
        <Enum name="0" start="0b00" description="1.071/1.065 V" />
        <Enum name="1" start="0b01" description="1.092/1.090 V" />
        <Enum name="2" start="0b10" description="1.099/1.098 V" />
        <Enum name="3" start="0b11" description="1.10/1.1 V" />
      </BitField>
      <BitField start="10" size="1" name="SY_LO_DIAGSEL" description="rmap_sy_lo_diagsel">
        <Enum name="0" start="0b0" description="Diag disable" />
        <Enum name="1" start="0b1" description="Diag enable" />
      </BitField>
      <BitField start="12" size="3" name="SY_LO_SPARE" description="rmap_sy_lo_spare[2:0]" />
      <BitField start="16" size="3" name="SY_LPF_FILT_CTRL" description="rmap_sy_lpf_filt_ctrl[2:0]" />
      <BitField start="19" size="1" name="SY_LPF_SPARE" description="rmap_sy_lpf_spare" />
      <BitField start="20" size="1" name="SY_PD_DIAGSEL" description="rmap_sy_pd_diagsel" />
      <BitField start="21" size="2" name="SY_PD_PCH_TUNE" description="rmap_sy_pd_pch_tune[1:0]" />
      <BitField start="23" size="1" name="SY_PD_PCH_SEL" description="rmap_sy_pd_pch_sel">
        <Enum name="0" start="0b0" description="inverter based precharge" />
        <Enum name="1" start="0b1" description="resistor divider based precharge" />
      </BitField>
      <BitField start="24" size="2" name="SY_PD_SPARE" description="rmap_sy_pd_spare[1:0]">
        <Enum name="0" start="0b00" description="Default ;" />
        <Enum name="1" start="0b01" description="PD output is pulled down." />
      </BitField>
      <BitField start="28" size="1" name="SY_PD_VTUNE_OVERRIDE_TEST_MODE" description="rmap_sy_pd_vtune_override_test_mode" />
    </Register>
    <Register start="+0x20" size="4" name="SY_CTRL_2" access="Read/Write" description="RF Analog Synthesizer Control 2" reset_value="0x14" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SY_VCO_BIAS" description="rmap_sy_vco_bias[2:0]">
        <Enum name="0" start="0b000" description="0.97V" />
        <Enum name="1" start="0b001" description="1.033V" />
        <Enum name="2" start="0b010" description="1.06V" />
        <Enum name="3" start="0b011" description="1.07V" />
        <Enum name="4" start="0b100" description="1.08V" />
        <Enum name="5" start="0b101" description="1.085V" />
        <Enum name="6" start="0b110" description="1.090V" />
        <Enum name="7" start="0b111" description="1.095V" />
      </BitField>
      <BitField start="3" size="1" name="SY_VCO_DIAGSEL" description="rmap_sy_vco_diagsel">
        <Enum name="1" start="0b1" description="Diag enable" />
        <Enum name="0" start="0b0" description="Diag disable" />
      </BitField>
      <BitField start="4" size="3" name="SY_VCO_KV" description="rmap_sy_vco_kv[2:0]">
        <Enum name="0" start="0b000" description="50MHz/V" />
        <Enum name="1" start="0b001" description="60MHz/V" />
        <Enum name="2" start="0b010" description="70MHz/V" />
        <Enum name="3" start="0b011" description="80MHz/V" />
        <Enum name="4" start="0b100" description="80MHz/V" />
        <Enum name="5" start="0b101" description="80MHz/V" />
        <Enum name="6" start="0b110" description="80MHz/V" />
        <Enum name="7" start="0b111" description="80MHz/V" />
      </BitField>
      <BitField start="8" size="3" name="SY_VCO_KVM" description="rmap_sy_vco_kvm[2:0]">
        <Enum name="0" start="0b000" description="10MHz/V" />
        <Enum name="1" start="0b001" description="20MHz/V" />
        <Enum name="2" start="0b010" description="30MHz/V" />
        <Enum name="3" start="0b011" description="40MHz/V" />
        <Enum name="4" start="0b100" description="40MHz/V" />
        <Enum name="5" start="0b101" description="40MHz/V" />
        <Enum name="6" start="0b110" description="40MHz/V" />
        <Enum name="7" start="0b111" description="40MHz/V" />
      </BitField>
      <BitField start="12" size="1" name="SY_VCO_PK_DET_ON" description="rmap_sy_vco_pk_det_on">
        <Enum name="1" start="0b1" description="Enable" />
        <Enum name="0" start="0b0" description="Disable" />
      </BitField>
      <BitField start="14" size="3" name="SY_VCO_SPARE" description="rmap_sy_vco_spare[2:0]" />
    </Register>
    <Register start="+0x24" size="4" name="TX_DAC_PA" access="Read/Write" description="RF Analog TX HPM DAC and PA Control" reset_value="0x20000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TX_DAC_BUMP_CAP" description="rmap_tx_dac_bump_cap[1:0]">
        <Enum name="0" start="0b00" description="1pF(default)" />
        <Enum name="1" start="0b01" description="1.5pF" />
        <Enum name="2" start="0b10" description="1.5pF" />
        <Enum name="3" start="0b11" description="2pF" />
      </BitField>
      <BitField start="3" size="2" name="TX_DAC_BUMP_IDAC" description="rmap_tx_dac_bump_idac[1:0]">
        <Enum name="0" start="0b00" description="250nA(default)" />
        <Enum name="1" start="0b01" description="207nA" />
        <Enum name="2" start="0b10" description="312nA" />
        <Enum name="3" start="0b11" description="415nA" />
      </BitField>
      <BitField start="6" size="2" name="TX_DAC_BUMP_RLOAD" description="rmap_tx_dac_bump_rload[1:0]">
        <Enum name="0" start="0b00" description="3.12 kohms(default)" />
        <Enum name="1" start="0b01" description="2.34 kohms" />
        <Enum name="2" start="0b10" description="3.9 kohms" />
        <Enum name="3" start="0b11" description="4.6 kohms" />
      </BitField>
      <BitField start="9" size="1" name="TX_DAC_DIAGSEL" description="rmap_tx_dac_diagsel">
        <Enum name="0" start="0b0" description="Disable Diag" />
        <Enum name="1" start="0b1" description="Enable Diag" />
      </BitField>
      <BitField start="10" size="1" name="TX_DAC_INVERT_CLK" description="rmap_tx_dac_invert_clk" />
      <BitField start="11" size="1" name="TX_DAC_OPAMP_DIAGSEL" description="rmap_tx_dac_opamp_diagsel">
        <Enum name="0" start="0b0" description="Disable Diag" />
        <Enum name="1" start="0b1" description="Enable Diag" />
      </BitField>
      <BitField start="13" size="3" name="TX_DAC_SPARE" description="rmap_tx_dac_spare[2:0]" />
      <BitField start="17" size="3" name="TX_PA_BUMP_VBIAS" description="rmap_tx_pa_bump_vbias[2:0]">
        <Enum name="0" start="0b000" description="0.557" />
        <Enum name="1" start="0b001" description="0.651" />
        <Enum name="2" start="0b010" description="0.741" />
        <Enum name="3" start="0b011" description="0.822" />
        <Enum name="4" start="0b100" description="0.590" />
        <Enum name="5" start="0b101" description="0.683" />
        <Enum name="6" start="0b110" description="0.771" />
        <Enum name="7" start="0b111" description="0.850" />
      </BitField>
      <BitField start="21" size="1" name="TX_PA_DIAGSEL" description="rmap_tx_pa_diagsel" />
      <BitField start="23" size="3" name="TX_PA_SPARE" description="rmap_tx_pa_spare[2:0]" />
    </Register>
    <Register start="+0x28" size="4" name="BALUN_TX" access="Read/Write" description="RF Analog Balun TX Mode Control" reset_value="0x724B6D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RXTX_BAL_TX_CODE" description="Balun Tuning Cap Settings in Transmit Mode" />
    </Register>
    <Register start="+0x2C" size="4" name="BALUN_RX" access="Read/Write" description="RF Analog Balun RX Mode Control" reset_value="0x49372D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RXTX_BAL_RX_CODE" description="Balun Tuning Cap Settings in Receive Mode" />
    </Register>
    <Register start="+0x30" size="4" name="DFT_OBSV_1" access="ReadOnly" description="RF Analog DFT Observation Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="DFT_FREQ_COUNTER" description="VCO Frequency Counter Value" />
      <BitField start="20" size="8" name="CTUNE_MAX_DIFF" description="Maximum Frequency Count Difference found by the Coarse Tune BIST" />
    </Register>
    <Register start="+0x34" size="4" name="DFT_OBSV_2" access="Read/Write" description="RF Analog DFT Observation Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="SYN_BIST_MAX_DIFF" description="PLL Frequency Synthesizer BIST Worst Frequency Count" />
      <BitField start="24" size="7" name="SYN_BIST_MAX_DIFF_CH" description="PLL Frequency Synthesizer BIST Worst Channel" />
      <BitField start="31" size="1" name="SYN_BIST_IGNORE_FAILS" description="PLL Frequency Synthesizer BIST Ignore Fails" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XCVR_PKT_RAM" start="0x4005C700" description="XCVR_PKT_RAM">
    <Register start="+0" size="2" name="PACKET_RAM_0_0" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2" size="2" name="PACKET_RAM_0_1" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4" size="2" name="PACKET_RAM_0_2" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6" size="2" name="PACKET_RAM_0_3" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x8" size="2" name="PACKET_RAM_0_4" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA" size="2" name="PACKET_RAM_0_5" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC" size="2" name="PACKET_RAM_0_6" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE" size="2" name="PACKET_RAM_0_7" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x10" size="2" name="PACKET_RAM_0_8" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x12" size="2" name="PACKET_RAM_0_9" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x14" size="2" name="PACKET_RAM_0_10" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x16" size="2" name="PACKET_RAM_0_11" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x18" size="2" name="PACKET_RAM_0_12" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A" size="2" name="PACKET_RAM_0_13" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C" size="2" name="PACKET_RAM_0_14" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E" size="2" name="PACKET_RAM_0_15" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x20" size="2" name="PACKET_RAM_0_16" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x22" size="2" name="PACKET_RAM_0_17" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x24" size="2" name="PACKET_RAM_0_18" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x26" size="2" name="PACKET_RAM_0_19" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x28" size="2" name="PACKET_RAM_0_20" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A" size="2" name="PACKET_RAM_0_21" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C" size="2" name="PACKET_RAM_0_22" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E" size="2" name="PACKET_RAM_0_23" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x30" size="2" name="PACKET_RAM_0_24" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x32" size="2" name="PACKET_RAM_0_25" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x34" size="2" name="PACKET_RAM_0_26" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x36" size="2" name="PACKET_RAM_0_27" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x38" size="2" name="PACKET_RAM_0_28" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A" size="2" name="PACKET_RAM_0_29" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C" size="2" name="PACKET_RAM_0_30" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E" size="2" name="PACKET_RAM_0_31" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x40" size="2" name="PACKET_RAM_0_32" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x42" size="2" name="PACKET_RAM_0_33" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x44" size="2" name="PACKET_RAM_0_34" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x46" size="2" name="PACKET_RAM_0_35" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x48" size="2" name="PACKET_RAM_0_36" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A" size="2" name="PACKET_RAM_0_37" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C" size="2" name="PACKET_RAM_0_38" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E" size="2" name="PACKET_RAM_0_39" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x50" size="2" name="PACKET_RAM_0_40" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x52" size="2" name="PACKET_RAM_0_41" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x54" size="2" name="PACKET_RAM_0_42" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x56" size="2" name="PACKET_RAM_0_43" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x58" size="2" name="PACKET_RAM_0_44" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A" size="2" name="PACKET_RAM_0_45" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C" size="2" name="PACKET_RAM_0_46" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E" size="2" name="PACKET_RAM_0_47" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x60" size="2" name="PACKET_RAM_0_48" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x62" size="2" name="PACKET_RAM_0_49" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x64" size="2" name="PACKET_RAM_0_50" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x66" size="2" name="PACKET_RAM_0_51" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x68" size="2" name="PACKET_RAM_0_52" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A" size="2" name="PACKET_RAM_0_53" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C" size="2" name="PACKET_RAM_0_54" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E" size="2" name="PACKET_RAM_0_55" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x70" size="2" name="PACKET_RAM_0_56" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x72" size="2" name="PACKET_RAM_0_57" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x74" size="2" name="PACKET_RAM_0_58" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x76" size="2" name="PACKET_RAM_0_59" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x78" size="2" name="PACKET_RAM_0_60" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A" size="2" name="PACKET_RAM_0_61" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C" size="2" name="PACKET_RAM_0_62" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E" size="2" name="PACKET_RAM_0_63" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x80" size="2" name="PACKET_RAM_0_64" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x82" size="2" name="PACKET_RAM_0_65" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x84" size="2" name="PACKET_RAM_0_66" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x86" size="2" name="PACKET_RAM_0_67" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x88" size="2" name="PACKET_RAM_0_68" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x8A" size="2" name="PACKET_RAM_0_69" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x8C" size="2" name="PACKET_RAM_0_70" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x8E" size="2" name="PACKET_RAM_0_71" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x90" size="2" name="PACKET_RAM_0_72" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x92" size="2" name="PACKET_RAM_0_73" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x94" size="2" name="PACKET_RAM_0_74" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x96" size="2" name="PACKET_RAM_0_75" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x98" size="2" name="PACKET_RAM_0_76" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x9A" size="2" name="PACKET_RAM_0_77" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x9C" size="2" name="PACKET_RAM_0_78" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x9E" size="2" name="PACKET_RAM_0_79" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA0" size="2" name="PACKET_RAM_0_80" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA2" size="2" name="PACKET_RAM_0_81" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA4" size="2" name="PACKET_RAM_0_82" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA6" size="2" name="PACKET_RAM_0_83" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xA8" size="2" name="PACKET_RAM_0_84" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xAA" size="2" name="PACKET_RAM_0_85" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xAC" size="2" name="PACKET_RAM_0_86" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xAE" size="2" name="PACKET_RAM_0_87" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xB0" size="2" name="PACKET_RAM_0_88" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xB2" size="2" name="PACKET_RAM_0_89" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xB4" size="2" name="PACKET_RAM_0_90" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xB6" size="2" name="PACKET_RAM_0_91" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xB8" size="2" name="PACKET_RAM_0_92" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xBA" size="2" name="PACKET_RAM_0_93" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xBC" size="2" name="PACKET_RAM_0_94" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xBE" size="2" name="PACKET_RAM_0_95" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC0" size="2" name="PACKET_RAM_0_96" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC2" size="2" name="PACKET_RAM_0_97" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC4" size="2" name="PACKET_RAM_0_98" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC6" size="2" name="PACKET_RAM_0_99" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xC8" size="2" name="PACKET_RAM_0_100" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xCA" size="2" name="PACKET_RAM_0_101" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xCC" size="2" name="PACKET_RAM_0_102" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xCE" size="2" name="PACKET_RAM_0_103" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xD0" size="2" name="PACKET_RAM_0_104" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xD2" size="2" name="PACKET_RAM_0_105" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xD4" size="2" name="PACKET_RAM_0_106" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xD6" size="2" name="PACKET_RAM_0_107" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xD8" size="2" name="PACKET_RAM_0_108" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xDA" size="2" name="PACKET_RAM_0_109" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xDC" size="2" name="PACKET_RAM_0_110" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xDE" size="2" name="PACKET_RAM_0_111" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE0" size="2" name="PACKET_RAM_0_112" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE2" size="2" name="PACKET_RAM_0_113" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE4" size="2" name="PACKET_RAM_0_114" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE6" size="2" name="PACKET_RAM_0_115" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xE8" size="2" name="PACKET_RAM_0_116" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xEA" size="2" name="PACKET_RAM_0_117" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xEC" size="2" name="PACKET_RAM_0_118" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xEE" size="2" name="PACKET_RAM_0_119" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xF0" size="2" name="PACKET_RAM_0_120" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xF2" size="2" name="PACKET_RAM_0_121" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xF4" size="2" name="PACKET_RAM_0_122" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xF6" size="2" name="PACKET_RAM_0_123" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xF8" size="2" name="PACKET_RAM_0_124" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xFA" size="2" name="PACKET_RAM_0_125" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xFC" size="2" name="PACKET_RAM_0_126" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0xFE" size="2" name="PACKET_RAM_0_127" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x100" size="2" name="PACKET_RAM_0_128" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x102" size="2" name="PACKET_RAM_0_129" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x104" size="2" name="PACKET_RAM_0_130" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x106" size="2" name="PACKET_RAM_0_131" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x108" size="2" name="PACKET_RAM_0_132" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x10A" size="2" name="PACKET_RAM_0_133" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x10C" size="2" name="PACKET_RAM_0_134" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x10E" size="2" name="PACKET_RAM_0_135" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x110" size="2" name="PACKET_RAM_0_136" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x112" size="2" name="PACKET_RAM_0_137" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x114" size="2" name="PACKET_RAM_0_138" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x116" size="2" name="PACKET_RAM_0_139" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x118" size="2" name="PACKET_RAM_0_140" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x11A" size="2" name="PACKET_RAM_0_141" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x11C" size="2" name="PACKET_RAM_0_142" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x11E" size="2" name="PACKET_RAM_0_143" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x120" size="2" name="PACKET_RAM_0_144" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x122" size="2" name="PACKET_RAM_0_145" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x124" size="2" name="PACKET_RAM_0_146" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x126" size="2" name="PACKET_RAM_0_147" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x128" size="2" name="PACKET_RAM_0_148" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x12A" size="2" name="PACKET_RAM_0_149" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x12C" size="2" name="PACKET_RAM_0_150" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x12E" size="2" name="PACKET_RAM_0_151" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x130" size="2" name="PACKET_RAM_0_152" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x132" size="2" name="PACKET_RAM_0_153" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x134" size="2" name="PACKET_RAM_0_154" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x136" size="2" name="PACKET_RAM_0_155" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x138" size="2" name="PACKET_RAM_0_156" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x13A" size="2" name="PACKET_RAM_0_157" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x13C" size="2" name="PACKET_RAM_0_158" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x13E" size="2" name="PACKET_RAM_0_159" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x140" size="2" name="PACKET_RAM_0_160" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x142" size="2" name="PACKET_RAM_0_161" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x144" size="2" name="PACKET_RAM_0_162" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x146" size="2" name="PACKET_RAM_0_163" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x148" size="2" name="PACKET_RAM_0_164" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x14A" size="2" name="PACKET_RAM_0_165" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x14C" size="2" name="PACKET_RAM_0_166" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x14E" size="2" name="PACKET_RAM_0_167" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x150" size="2" name="PACKET_RAM_0_168" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x152" size="2" name="PACKET_RAM_0_169" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x154" size="2" name="PACKET_RAM_0_170" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x156" size="2" name="PACKET_RAM_0_171" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x158" size="2" name="PACKET_RAM_0_172" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x15A" size="2" name="PACKET_RAM_0_173" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x15C" size="2" name="PACKET_RAM_0_174" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x15E" size="2" name="PACKET_RAM_0_175" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x160" size="2" name="PACKET_RAM_0_176" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x162" size="2" name="PACKET_RAM_0_177" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x164" size="2" name="PACKET_RAM_0_178" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x166" size="2" name="PACKET_RAM_0_179" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x168" size="2" name="PACKET_RAM_0_180" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x16A" size="2" name="PACKET_RAM_0_181" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x16C" size="2" name="PACKET_RAM_0_182" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x16E" size="2" name="PACKET_RAM_0_183" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x170" size="2" name="PACKET_RAM_0_184" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x172" size="2" name="PACKET_RAM_0_185" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x174" size="2" name="PACKET_RAM_0_186" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x176" size="2" name="PACKET_RAM_0_187" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x178" size="2" name="PACKET_RAM_0_188" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x17A" size="2" name="PACKET_RAM_0_189" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x17C" size="2" name="PACKET_RAM_0_190" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x17E" size="2" name="PACKET_RAM_0_191" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x180" size="2" name="PACKET_RAM_0_192" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x182" size="2" name="PACKET_RAM_0_193" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x184" size="2" name="PACKET_RAM_0_194" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x186" size="2" name="PACKET_RAM_0_195" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x188" size="2" name="PACKET_RAM_0_196" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x18A" size="2" name="PACKET_RAM_0_197" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x18C" size="2" name="PACKET_RAM_0_198" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x18E" size="2" name="PACKET_RAM_0_199" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x190" size="2" name="PACKET_RAM_0_200" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x192" size="2" name="PACKET_RAM_0_201" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x194" size="2" name="PACKET_RAM_0_202" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x196" size="2" name="PACKET_RAM_0_203" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x198" size="2" name="PACKET_RAM_0_204" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x19A" size="2" name="PACKET_RAM_0_205" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x19C" size="2" name="PACKET_RAM_0_206" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x19E" size="2" name="PACKET_RAM_0_207" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A0" size="2" name="PACKET_RAM_0_208" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A2" size="2" name="PACKET_RAM_0_209" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A4" size="2" name="PACKET_RAM_0_210" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A6" size="2" name="PACKET_RAM_0_211" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1A8" size="2" name="PACKET_RAM_0_212" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1AA" size="2" name="PACKET_RAM_0_213" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1AC" size="2" name="PACKET_RAM_0_214" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1AE" size="2" name="PACKET_RAM_0_215" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1B0" size="2" name="PACKET_RAM_0_216" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1B2" size="2" name="PACKET_RAM_0_217" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1B4" size="2" name="PACKET_RAM_0_218" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1B6" size="2" name="PACKET_RAM_0_219" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1B8" size="2" name="PACKET_RAM_0_220" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1BA" size="2" name="PACKET_RAM_0_221" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1BC" size="2" name="PACKET_RAM_0_222" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1BE" size="2" name="PACKET_RAM_0_223" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C0" size="2" name="PACKET_RAM_0_224" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C2" size="2" name="PACKET_RAM_0_225" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C4" size="2" name="PACKET_RAM_0_226" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C6" size="2" name="PACKET_RAM_0_227" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1C8" size="2" name="PACKET_RAM_0_228" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1CA" size="2" name="PACKET_RAM_0_229" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1CC" size="2" name="PACKET_RAM_0_230" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1CE" size="2" name="PACKET_RAM_0_231" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1D0" size="2" name="PACKET_RAM_0_232" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1D2" size="2" name="PACKET_RAM_0_233" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1D4" size="2" name="PACKET_RAM_0_234" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1D6" size="2" name="PACKET_RAM_0_235" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1D8" size="2" name="PACKET_RAM_0_236" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1DA" size="2" name="PACKET_RAM_0_237" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1DC" size="2" name="PACKET_RAM_0_238" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1DE" size="2" name="PACKET_RAM_0_239" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E0" size="2" name="PACKET_RAM_0_240" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E2" size="2" name="PACKET_RAM_0_241" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E4" size="2" name="PACKET_RAM_0_242" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E6" size="2" name="PACKET_RAM_0_243" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1E8" size="2" name="PACKET_RAM_0_244" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1EA" size="2" name="PACKET_RAM_0_245" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1EC" size="2" name="PACKET_RAM_0_246" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1EE" size="2" name="PACKET_RAM_0_247" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1F0" size="2" name="PACKET_RAM_0_248" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1F2" size="2" name="PACKET_RAM_0_249" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1F4" size="2" name="PACKET_RAM_0_250" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1F6" size="2" name="PACKET_RAM_0_251" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1F8" size="2" name="PACKET_RAM_0_252" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1FA" size="2" name="PACKET_RAM_0_253" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1FC" size="2" name="PACKET_RAM_0_254" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x1FE" size="2" name="PACKET_RAM_0_255" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x200" size="2" name="PACKET_RAM_0_256" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x202" size="2" name="PACKET_RAM_0_257" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x204" size="2" name="PACKET_RAM_0_258" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x206" size="2" name="PACKET_RAM_0_259" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x208" size="2" name="PACKET_RAM_0_260" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x20A" size="2" name="PACKET_RAM_0_261" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x20C" size="2" name="PACKET_RAM_0_262" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x20E" size="2" name="PACKET_RAM_0_263" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x210" size="2" name="PACKET_RAM_0_264" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x212" size="2" name="PACKET_RAM_0_265" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x214" size="2" name="PACKET_RAM_0_266" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x216" size="2" name="PACKET_RAM_0_267" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x218" size="2" name="PACKET_RAM_0_268" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x21A" size="2" name="PACKET_RAM_0_269" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x21C" size="2" name="PACKET_RAM_0_270" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x21E" size="2" name="PACKET_RAM_0_271" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x220" size="2" name="PACKET_RAM_0_272" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x222" size="2" name="PACKET_RAM_0_273" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x224" size="2" name="PACKET_RAM_0_274" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x226" size="2" name="PACKET_RAM_0_275" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x228" size="2" name="PACKET_RAM_0_276" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x22A" size="2" name="PACKET_RAM_0_277" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x22C" size="2" name="PACKET_RAM_0_278" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x22E" size="2" name="PACKET_RAM_0_279" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x230" size="2" name="PACKET_RAM_0_280" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x232" size="2" name="PACKET_RAM_0_281" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x234" size="2" name="PACKET_RAM_0_282" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x236" size="2" name="PACKET_RAM_0_283" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x238" size="2" name="PACKET_RAM_0_284" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x23A" size="2" name="PACKET_RAM_0_285" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x23C" size="2" name="PACKET_RAM_0_286" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x23E" size="2" name="PACKET_RAM_0_287" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x240" size="2" name="PACKET_RAM_0_288" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x242" size="2" name="PACKET_RAM_0_289" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x244" size="2" name="PACKET_RAM_0_290" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x246" size="2" name="PACKET_RAM_0_291" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x248" size="2" name="PACKET_RAM_0_292" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x24A" size="2" name="PACKET_RAM_0_293" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x24C" size="2" name="PACKET_RAM_0_294" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x24E" size="2" name="PACKET_RAM_0_295" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x250" size="2" name="PACKET_RAM_0_296" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x252" size="2" name="PACKET_RAM_0_297" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x254" size="2" name="PACKET_RAM_0_298" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x256" size="2" name="PACKET_RAM_0_299" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x258" size="2" name="PACKET_RAM_0_300" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x25A" size="2" name="PACKET_RAM_0_301" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x25C" size="2" name="PACKET_RAM_0_302" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x25E" size="2" name="PACKET_RAM_0_303" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x260" size="2" name="PACKET_RAM_0_304" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x262" size="2" name="PACKET_RAM_0_305" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x264" size="2" name="PACKET_RAM_0_306" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x266" size="2" name="PACKET_RAM_0_307" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x268" size="2" name="PACKET_RAM_0_308" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x26A" size="2" name="PACKET_RAM_0_309" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x26C" size="2" name="PACKET_RAM_0_310" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x26E" size="2" name="PACKET_RAM_0_311" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x270" size="2" name="PACKET_RAM_0_312" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x272" size="2" name="PACKET_RAM_0_313" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x274" size="2" name="PACKET_RAM_0_314" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x276" size="2" name="PACKET_RAM_0_315" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x278" size="2" name="PACKET_RAM_0_316" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x27A" size="2" name="PACKET_RAM_0_317" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x27C" size="2" name="PACKET_RAM_0_318" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x27E" size="2" name="PACKET_RAM_0_319" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x280" size="2" name="PACKET_RAM_0_320" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x282" size="2" name="PACKET_RAM_0_321" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x284" size="2" name="PACKET_RAM_0_322" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x286" size="2" name="PACKET_RAM_0_323" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x288" size="2" name="PACKET_RAM_0_324" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x28A" size="2" name="PACKET_RAM_0_325" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x28C" size="2" name="PACKET_RAM_0_326" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x28E" size="2" name="PACKET_RAM_0_327" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x290" size="2" name="PACKET_RAM_0_328" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x292" size="2" name="PACKET_RAM_0_329" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x294" size="2" name="PACKET_RAM_0_330" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x296" size="2" name="PACKET_RAM_0_331" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x298" size="2" name="PACKET_RAM_0_332" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x29A" size="2" name="PACKET_RAM_0_333" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x29C" size="2" name="PACKET_RAM_0_334" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x29E" size="2" name="PACKET_RAM_0_335" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A0" size="2" name="PACKET_RAM_0_336" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A2" size="2" name="PACKET_RAM_0_337" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A4" size="2" name="PACKET_RAM_0_338" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A6" size="2" name="PACKET_RAM_0_339" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2A8" size="2" name="PACKET_RAM_0_340" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2AA" size="2" name="PACKET_RAM_0_341" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2AC" size="2" name="PACKET_RAM_0_342" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2AE" size="2" name="PACKET_RAM_0_343" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2B0" size="2" name="PACKET_RAM_0_344" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2B2" size="2" name="PACKET_RAM_0_345" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2B4" size="2" name="PACKET_RAM_0_346" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2B6" size="2" name="PACKET_RAM_0_347" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2B8" size="2" name="PACKET_RAM_0_348" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2BA" size="2" name="PACKET_RAM_0_349" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2BC" size="2" name="PACKET_RAM_0_350" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2BE" size="2" name="PACKET_RAM_0_351" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C0" size="2" name="PACKET_RAM_0_352" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C2" size="2" name="PACKET_RAM_0_353" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C4" size="2" name="PACKET_RAM_0_354" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C6" size="2" name="PACKET_RAM_0_355" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2C8" size="2" name="PACKET_RAM_0_356" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2CA" size="2" name="PACKET_RAM_0_357" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2CC" size="2" name="PACKET_RAM_0_358" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2CE" size="2" name="PACKET_RAM_0_359" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2D0" size="2" name="PACKET_RAM_0_360" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2D2" size="2" name="PACKET_RAM_0_361" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2D4" size="2" name="PACKET_RAM_0_362" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2D6" size="2" name="PACKET_RAM_0_363" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2D8" size="2" name="PACKET_RAM_0_364" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2DA" size="2" name="PACKET_RAM_0_365" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2DC" size="2" name="PACKET_RAM_0_366" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2DE" size="2" name="PACKET_RAM_0_367" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E0" size="2" name="PACKET_RAM_0_368" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E2" size="2" name="PACKET_RAM_0_369" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E4" size="2" name="PACKET_RAM_0_370" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E6" size="2" name="PACKET_RAM_0_371" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2E8" size="2" name="PACKET_RAM_0_372" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2EA" size="2" name="PACKET_RAM_0_373" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2EC" size="2" name="PACKET_RAM_0_374" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2EE" size="2" name="PACKET_RAM_0_375" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2F0" size="2" name="PACKET_RAM_0_376" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2F2" size="2" name="PACKET_RAM_0_377" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2F4" size="2" name="PACKET_RAM_0_378" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2F6" size="2" name="PACKET_RAM_0_379" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2F8" size="2" name="PACKET_RAM_0_380" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2FA" size="2" name="PACKET_RAM_0_381" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2FC" size="2" name="PACKET_RAM_0_382" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x2FE" size="2" name="PACKET_RAM_0_383" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x300" size="2" name="PACKET_RAM_0_384" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x302" size="2" name="PACKET_RAM_0_385" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x304" size="2" name="PACKET_RAM_0_386" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x306" size="2" name="PACKET_RAM_0_387" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x308" size="2" name="PACKET_RAM_0_388" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x30A" size="2" name="PACKET_RAM_0_389" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x30C" size="2" name="PACKET_RAM_0_390" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x30E" size="2" name="PACKET_RAM_0_391" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x310" size="2" name="PACKET_RAM_0_392" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x312" size="2" name="PACKET_RAM_0_393" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x314" size="2" name="PACKET_RAM_0_394" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x316" size="2" name="PACKET_RAM_0_395" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x318" size="2" name="PACKET_RAM_0_396" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x31A" size="2" name="PACKET_RAM_0_397" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x31C" size="2" name="PACKET_RAM_0_398" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x31E" size="2" name="PACKET_RAM_0_399" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x320" size="2" name="PACKET_RAM_0_400" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x322" size="2" name="PACKET_RAM_0_401" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x324" size="2" name="PACKET_RAM_0_402" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x326" size="2" name="PACKET_RAM_0_403" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x328" size="2" name="PACKET_RAM_0_404" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x32A" size="2" name="PACKET_RAM_0_405" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x32C" size="2" name="PACKET_RAM_0_406" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x32E" size="2" name="PACKET_RAM_0_407" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x330" size="2" name="PACKET_RAM_0_408" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x332" size="2" name="PACKET_RAM_0_409" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x334" size="2" name="PACKET_RAM_0_410" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x336" size="2" name="PACKET_RAM_0_411" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x338" size="2" name="PACKET_RAM_0_412" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x33A" size="2" name="PACKET_RAM_0_413" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x33C" size="2" name="PACKET_RAM_0_414" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x33E" size="2" name="PACKET_RAM_0_415" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x340" size="2" name="PACKET_RAM_0_416" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x342" size="2" name="PACKET_RAM_0_417" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x344" size="2" name="PACKET_RAM_0_418" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x346" size="2" name="PACKET_RAM_0_419" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x348" size="2" name="PACKET_RAM_0_420" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x34A" size="2" name="PACKET_RAM_0_421" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x34C" size="2" name="PACKET_RAM_0_422" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x34E" size="2" name="PACKET_RAM_0_423" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x350" size="2" name="PACKET_RAM_0_424" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x352" size="2" name="PACKET_RAM_0_425" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x354" size="2" name="PACKET_RAM_0_426" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x356" size="2" name="PACKET_RAM_0_427" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x358" size="2" name="PACKET_RAM_0_428" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x35A" size="2" name="PACKET_RAM_0_429" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x35C" size="2" name="PACKET_RAM_0_430" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x35E" size="2" name="PACKET_RAM_0_431" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x360" size="2" name="PACKET_RAM_0_432" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x362" size="2" name="PACKET_RAM_0_433" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x364" size="2" name="PACKET_RAM_0_434" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x366" size="2" name="PACKET_RAM_0_435" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x368" size="2" name="PACKET_RAM_0_436" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x36A" size="2" name="PACKET_RAM_0_437" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x36C" size="2" name="PACKET_RAM_0_438" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x36E" size="2" name="PACKET_RAM_0_439" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x370" size="2" name="PACKET_RAM_0_440" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x372" size="2" name="PACKET_RAM_0_441" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x374" size="2" name="PACKET_RAM_0_442" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x376" size="2" name="PACKET_RAM_0_443" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x378" size="2" name="PACKET_RAM_0_444" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x37A" size="2" name="PACKET_RAM_0_445" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x37C" size="2" name="PACKET_RAM_0_446" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x37E" size="2" name="PACKET_RAM_0_447" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x380" size="2" name="PACKET_RAM_0_448" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x382" size="2" name="PACKET_RAM_0_449" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x384" size="2" name="PACKET_RAM_0_450" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x386" size="2" name="PACKET_RAM_0_451" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x388" size="2" name="PACKET_RAM_0_452" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x38A" size="2" name="PACKET_RAM_0_453" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x38C" size="2" name="PACKET_RAM_0_454" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x38E" size="2" name="PACKET_RAM_0_455" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x390" size="2" name="PACKET_RAM_0_456" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x392" size="2" name="PACKET_RAM_0_457" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x394" size="2" name="PACKET_RAM_0_458" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x396" size="2" name="PACKET_RAM_0_459" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x398" size="2" name="PACKET_RAM_0_460" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x39A" size="2" name="PACKET_RAM_0_461" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x39C" size="2" name="PACKET_RAM_0_462" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x39E" size="2" name="PACKET_RAM_0_463" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A0" size="2" name="PACKET_RAM_0_464" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A2" size="2" name="PACKET_RAM_0_465" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A4" size="2" name="PACKET_RAM_0_466" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A6" size="2" name="PACKET_RAM_0_467" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3A8" size="2" name="PACKET_RAM_0_468" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3AA" size="2" name="PACKET_RAM_0_469" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3AC" size="2" name="PACKET_RAM_0_470" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3AE" size="2" name="PACKET_RAM_0_471" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3B0" size="2" name="PACKET_RAM_0_472" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3B2" size="2" name="PACKET_RAM_0_473" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3B4" size="2" name="PACKET_RAM_0_474" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3B6" size="2" name="PACKET_RAM_0_475" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3B8" size="2" name="PACKET_RAM_0_476" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3BA" size="2" name="PACKET_RAM_0_477" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3BC" size="2" name="PACKET_RAM_0_478" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3BE" size="2" name="PACKET_RAM_0_479" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C0" size="2" name="PACKET_RAM_0_480" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C2" size="2" name="PACKET_RAM_0_481" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C4" size="2" name="PACKET_RAM_0_482" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C6" size="2" name="PACKET_RAM_0_483" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3C8" size="2" name="PACKET_RAM_0_484" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3CA" size="2" name="PACKET_RAM_0_485" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3CC" size="2" name="PACKET_RAM_0_486" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3CE" size="2" name="PACKET_RAM_0_487" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3D0" size="2" name="PACKET_RAM_0_488" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3D2" size="2" name="PACKET_RAM_0_489" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3D4" size="2" name="PACKET_RAM_0_490" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3D6" size="2" name="PACKET_RAM_0_491" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3D8" size="2" name="PACKET_RAM_0_492" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3DA" size="2" name="PACKET_RAM_0_493" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3DC" size="2" name="PACKET_RAM_0_494" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3DE" size="2" name="PACKET_RAM_0_495" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E0" size="2" name="PACKET_RAM_0_496" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E2" size="2" name="PACKET_RAM_0_497" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E4" size="2" name="PACKET_RAM_0_498" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E6" size="2" name="PACKET_RAM_0_499" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3E8" size="2" name="PACKET_RAM_0_500" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3EA" size="2" name="PACKET_RAM_0_501" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3EC" size="2" name="PACKET_RAM_0_502" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3EE" size="2" name="PACKET_RAM_0_503" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3F0" size="2" name="PACKET_RAM_0_504" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3F2" size="2" name="PACKET_RAM_0_505" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3F4" size="2" name="PACKET_RAM_0_506" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3F6" size="2" name="PACKET_RAM_0_507" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3F8" size="2" name="PACKET_RAM_0_508" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3FA" size="2" name="PACKET_RAM_0_509" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3FC" size="2" name="PACKET_RAM_0_510" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x3FE" size="2" name="PACKET_RAM_0_511" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x400" size="2" name="PACKET_RAM_0_512" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x402" size="2" name="PACKET_RAM_0_513" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x404" size="2" name="PACKET_RAM_0_514" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x406" size="2" name="PACKET_RAM_0_515" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x408" size="2" name="PACKET_RAM_0_516" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x40A" size="2" name="PACKET_RAM_0_517" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x40C" size="2" name="PACKET_RAM_0_518" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x40E" size="2" name="PACKET_RAM_0_519" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x410" size="2" name="PACKET_RAM_0_520" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x412" size="2" name="PACKET_RAM_0_521" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x414" size="2" name="PACKET_RAM_0_522" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x416" size="2" name="PACKET_RAM_0_523" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x418" size="2" name="PACKET_RAM_0_524" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x41A" size="2" name="PACKET_RAM_0_525" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x41C" size="2" name="PACKET_RAM_0_526" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x41E" size="2" name="PACKET_RAM_0_527" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x420" size="2" name="PACKET_RAM_0_528" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x422" size="2" name="PACKET_RAM_0_529" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x424" size="2" name="PACKET_RAM_0_530" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x426" size="2" name="PACKET_RAM_0_531" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x428" size="2" name="PACKET_RAM_0_532" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x42A" size="2" name="PACKET_RAM_0_533" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x42C" size="2" name="PACKET_RAM_0_534" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x42E" size="2" name="PACKET_RAM_0_535" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x430" size="2" name="PACKET_RAM_0_536" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x432" size="2" name="PACKET_RAM_0_537" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x434" size="2" name="PACKET_RAM_0_538" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x436" size="2" name="PACKET_RAM_0_539" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x438" size="2" name="PACKET_RAM_0_540" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x43A" size="2" name="PACKET_RAM_0_541" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x43C" size="2" name="PACKET_RAM_0_542" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x43E" size="2" name="PACKET_RAM_0_543" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x440" size="2" name="PACKET_RAM_1_0" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x442" size="2" name="PACKET_RAM_1_1" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x444" size="2" name="PACKET_RAM_1_2" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x446" size="2" name="PACKET_RAM_1_3" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x448" size="2" name="PACKET_RAM_1_4" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x44A" size="2" name="PACKET_RAM_1_5" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x44C" size="2" name="PACKET_RAM_1_6" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x44E" size="2" name="PACKET_RAM_1_7" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x450" size="2" name="PACKET_RAM_1_8" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x452" size="2" name="PACKET_RAM_1_9" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x454" size="2" name="PACKET_RAM_1_10" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x456" size="2" name="PACKET_RAM_1_11" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x458" size="2" name="PACKET_RAM_1_12" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x45A" size="2" name="PACKET_RAM_1_13" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x45C" size="2" name="PACKET_RAM_1_14" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x45E" size="2" name="PACKET_RAM_1_15" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x460" size="2" name="PACKET_RAM_1_16" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x462" size="2" name="PACKET_RAM_1_17" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x464" size="2" name="PACKET_RAM_1_18" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x466" size="2" name="PACKET_RAM_1_19" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x468" size="2" name="PACKET_RAM_1_20" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x46A" size="2" name="PACKET_RAM_1_21" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x46C" size="2" name="PACKET_RAM_1_22" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x46E" size="2" name="PACKET_RAM_1_23" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x470" size="2" name="PACKET_RAM_1_24" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x472" size="2" name="PACKET_RAM_1_25" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x474" size="2" name="PACKET_RAM_1_26" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x476" size="2" name="PACKET_RAM_1_27" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x478" size="2" name="PACKET_RAM_1_28" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x47A" size="2" name="PACKET_RAM_1_29" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x47C" size="2" name="PACKET_RAM_1_30" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x47E" size="2" name="PACKET_RAM_1_31" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x480" size="2" name="PACKET_RAM_1_32" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x482" size="2" name="PACKET_RAM_1_33" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x484" size="2" name="PACKET_RAM_1_34" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x486" size="2" name="PACKET_RAM_1_35" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x488" size="2" name="PACKET_RAM_1_36" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x48A" size="2" name="PACKET_RAM_1_37" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x48C" size="2" name="PACKET_RAM_1_38" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x48E" size="2" name="PACKET_RAM_1_39" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x490" size="2" name="PACKET_RAM_1_40" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x492" size="2" name="PACKET_RAM_1_41" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x494" size="2" name="PACKET_RAM_1_42" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x496" size="2" name="PACKET_RAM_1_43" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x498" size="2" name="PACKET_RAM_1_44" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x49A" size="2" name="PACKET_RAM_1_45" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x49C" size="2" name="PACKET_RAM_1_46" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x49E" size="2" name="PACKET_RAM_1_47" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A0" size="2" name="PACKET_RAM_1_48" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A2" size="2" name="PACKET_RAM_1_49" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A4" size="2" name="PACKET_RAM_1_50" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A6" size="2" name="PACKET_RAM_1_51" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4A8" size="2" name="PACKET_RAM_1_52" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4AA" size="2" name="PACKET_RAM_1_53" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4AC" size="2" name="PACKET_RAM_1_54" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4AE" size="2" name="PACKET_RAM_1_55" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4B0" size="2" name="PACKET_RAM_1_56" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4B2" size="2" name="PACKET_RAM_1_57" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4B4" size="2" name="PACKET_RAM_1_58" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4B6" size="2" name="PACKET_RAM_1_59" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4B8" size="2" name="PACKET_RAM_1_60" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4BA" size="2" name="PACKET_RAM_1_61" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4BC" size="2" name="PACKET_RAM_1_62" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4BE" size="2" name="PACKET_RAM_1_63" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C0" size="2" name="PACKET_RAM_1_64" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C2" size="2" name="PACKET_RAM_1_65" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C4" size="2" name="PACKET_RAM_1_66" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C6" size="2" name="PACKET_RAM_1_67" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4C8" size="2" name="PACKET_RAM_1_68" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4CA" size="2" name="PACKET_RAM_1_69" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4CC" size="2" name="PACKET_RAM_1_70" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4CE" size="2" name="PACKET_RAM_1_71" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4D0" size="2" name="PACKET_RAM_1_72" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4D2" size="2" name="PACKET_RAM_1_73" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4D4" size="2" name="PACKET_RAM_1_74" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4D6" size="2" name="PACKET_RAM_1_75" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4D8" size="2" name="PACKET_RAM_1_76" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4DA" size="2" name="PACKET_RAM_1_77" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4DC" size="2" name="PACKET_RAM_1_78" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4DE" size="2" name="PACKET_RAM_1_79" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E0" size="2" name="PACKET_RAM_1_80" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E2" size="2" name="PACKET_RAM_1_81" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E4" size="2" name="PACKET_RAM_1_82" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E6" size="2" name="PACKET_RAM_1_83" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4E8" size="2" name="PACKET_RAM_1_84" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4EA" size="2" name="PACKET_RAM_1_85" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4EC" size="2" name="PACKET_RAM_1_86" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4EE" size="2" name="PACKET_RAM_1_87" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4F0" size="2" name="PACKET_RAM_1_88" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4F2" size="2" name="PACKET_RAM_1_89" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4F4" size="2" name="PACKET_RAM_1_90" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4F6" size="2" name="PACKET_RAM_1_91" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4F8" size="2" name="PACKET_RAM_1_92" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4FA" size="2" name="PACKET_RAM_1_93" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4FC" size="2" name="PACKET_RAM_1_94" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x4FE" size="2" name="PACKET_RAM_1_95" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x500" size="2" name="PACKET_RAM_1_96" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x502" size="2" name="PACKET_RAM_1_97" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x504" size="2" name="PACKET_RAM_1_98" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x506" size="2" name="PACKET_RAM_1_99" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x508" size="2" name="PACKET_RAM_1_100" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x50A" size="2" name="PACKET_RAM_1_101" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x50C" size="2" name="PACKET_RAM_1_102" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x50E" size="2" name="PACKET_RAM_1_103" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x510" size="2" name="PACKET_RAM_1_104" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x512" size="2" name="PACKET_RAM_1_105" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x514" size="2" name="PACKET_RAM_1_106" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x516" size="2" name="PACKET_RAM_1_107" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x518" size="2" name="PACKET_RAM_1_108" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x51A" size="2" name="PACKET_RAM_1_109" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x51C" size="2" name="PACKET_RAM_1_110" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x51E" size="2" name="PACKET_RAM_1_111" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x520" size="2" name="PACKET_RAM_1_112" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x522" size="2" name="PACKET_RAM_1_113" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x524" size="2" name="PACKET_RAM_1_114" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x526" size="2" name="PACKET_RAM_1_115" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x528" size="2" name="PACKET_RAM_1_116" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x52A" size="2" name="PACKET_RAM_1_117" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x52C" size="2" name="PACKET_RAM_1_118" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x52E" size="2" name="PACKET_RAM_1_119" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x530" size="2" name="PACKET_RAM_1_120" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x532" size="2" name="PACKET_RAM_1_121" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x534" size="2" name="PACKET_RAM_1_122" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x536" size="2" name="PACKET_RAM_1_123" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x538" size="2" name="PACKET_RAM_1_124" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x53A" size="2" name="PACKET_RAM_1_125" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x53C" size="2" name="PACKET_RAM_1_126" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x53E" size="2" name="PACKET_RAM_1_127" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x540" size="2" name="PACKET_RAM_1_128" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x542" size="2" name="PACKET_RAM_1_129" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x544" size="2" name="PACKET_RAM_1_130" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x546" size="2" name="PACKET_RAM_1_131" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x548" size="2" name="PACKET_RAM_1_132" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x54A" size="2" name="PACKET_RAM_1_133" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x54C" size="2" name="PACKET_RAM_1_134" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x54E" size="2" name="PACKET_RAM_1_135" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x550" size="2" name="PACKET_RAM_1_136" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x552" size="2" name="PACKET_RAM_1_137" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x554" size="2" name="PACKET_RAM_1_138" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x556" size="2" name="PACKET_RAM_1_139" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x558" size="2" name="PACKET_RAM_1_140" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x55A" size="2" name="PACKET_RAM_1_141" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x55C" size="2" name="PACKET_RAM_1_142" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x55E" size="2" name="PACKET_RAM_1_143" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x560" size="2" name="PACKET_RAM_1_144" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x562" size="2" name="PACKET_RAM_1_145" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x564" size="2" name="PACKET_RAM_1_146" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x566" size="2" name="PACKET_RAM_1_147" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x568" size="2" name="PACKET_RAM_1_148" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x56A" size="2" name="PACKET_RAM_1_149" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x56C" size="2" name="PACKET_RAM_1_150" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x56E" size="2" name="PACKET_RAM_1_151" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x570" size="2" name="PACKET_RAM_1_152" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x572" size="2" name="PACKET_RAM_1_153" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x574" size="2" name="PACKET_RAM_1_154" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x576" size="2" name="PACKET_RAM_1_155" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x578" size="2" name="PACKET_RAM_1_156" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x57A" size="2" name="PACKET_RAM_1_157" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x57C" size="2" name="PACKET_RAM_1_158" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x57E" size="2" name="PACKET_RAM_1_159" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x580" size="2" name="PACKET_RAM_1_160" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x582" size="2" name="PACKET_RAM_1_161" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x584" size="2" name="PACKET_RAM_1_162" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x586" size="2" name="PACKET_RAM_1_163" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x588" size="2" name="PACKET_RAM_1_164" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x58A" size="2" name="PACKET_RAM_1_165" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x58C" size="2" name="PACKET_RAM_1_166" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x58E" size="2" name="PACKET_RAM_1_167" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x590" size="2" name="PACKET_RAM_1_168" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x592" size="2" name="PACKET_RAM_1_169" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x594" size="2" name="PACKET_RAM_1_170" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x596" size="2" name="PACKET_RAM_1_171" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x598" size="2" name="PACKET_RAM_1_172" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x59A" size="2" name="PACKET_RAM_1_173" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x59C" size="2" name="PACKET_RAM_1_174" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x59E" size="2" name="PACKET_RAM_1_175" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A0" size="2" name="PACKET_RAM_1_176" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A2" size="2" name="PACKET_RAM_1_177" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A4" size="2" name="PACKET_RAM_1_178" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A6" size="2" name="PACKET_RAM_1_179" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5A8" size="2" name="PACKET_RAM_1_180" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5AA" size="2" name="PACKET_RAM_1_181" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5AC" size="2" name="PACKET_RAM_1_182" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5AE" size="2" name="PACKET_RAM_1_183" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5B0" size="2" name="PACKET_RAM_1_184" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5B2" size="2" name="PACKET_RAM_1_185" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5B4" size="2" name="PACKET_RAM_1_186" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5B6" size="2" name="PACKET_RAM_1_187" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5B8" size="2" name="PACKET_RAM_1_188" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5BA" size="2" name="PACKET_RAM_1_189" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5BC" size="2" name="PACKET_RAM_1_190" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5BE" size="2" name="PACKET_RAM_1_191" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C0" size="2" name="PACKET_RAM_1_192" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C2" size="2" name="PACKET_RAM_1_193" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C4" size="2" name="PACKET_RAM_1_194" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C6" size="2" name="PACKET_RAM_1_195" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5C8" size="2" name="PACKET_RAM_1_196" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5CA" size="2" name="PACKET_RAM_1_197" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5CC" size="2" name="PACKET_RAM_1_198" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5CE" size="2" name="PACKET_RAM_1_199" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5D0" size="2" name="PACKET_RAM_1_200" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5D2" size="2" name="PACKET_RAM_1_201" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5D4" size="2" name="PACKET_RAM_1_202" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5D6" size="2" name="PACKET_RAM_1_203" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5D8" size="2" name="PACKET_RAM_1_204" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5DA" size="2" name="PACKET_RAM_1_205" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5DC" size="2" name="PACKET_RAM_1_206" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5DE" size="2" name="PACKET_RAM_1_207" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E0" size="2" name="PACKET_RAM_1_208" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E2" size="2" name="PACKET_RAM_1_209" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E4" size="2" name="PACKET_RAM_1_210" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E6" size="2" name="PACKET_RAM_1_211" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5E8" size="2" name="PACKET_RAM_1_212" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5EA" size="2" name="PACKET_RAM_1_213" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5EC" size="2" name="PACKET_RAM_1_214" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5EE" size="2" name="PACKET_RAM_1_215" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5F0" size="2" name="PACKET_RAM_1_216" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5F2" size="2" name="PACKET_RAM_1_217" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5F4" size="2" name="PACKET_RAM_1_218" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5F6" size="2" name="PACKET_RAM_1_219" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5F8" size="2" name="PACKET_RAM_1_220" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5FA" size="2" name="PACKET_RAM_1_221" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5FC" size="2" name="PACKET_RAM_1_222" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x5FE" size="2" name="PACKET_RAM_1_223" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x600" size="2" name="PACKET_RAM_1_224" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x602" size="2" name="PACKET_RAM_1_225" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x604" size="2" name="PACKET_RAM_1_226" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x606" size="2" name="PACKET_RAM_1_227" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x608" size="2" name="PACKET_RAM_1_228" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x60A" size="2" name="PACKET_RAM_1_229" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x60C" size="2" name="PACKET_RAM_1_230" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x60E" size="2" name="PACKET_RAM_1_231" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x610" size="2" name="PACKET_RAM_1_232" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x612" size="2" name="PACKET_RAM_1_233" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x614" size="2" name="PACKET_RAM_1_234" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x616" size="2" name="PACKET_RAM_1_235" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x618" size="2" name="PACKET_RAM_1_236" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x61A" size="2" name="PACKET_RAM_1_237" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x61C" size="2" name="PACKET_RAM_1_238" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x61E" size="2" name="PACKET_RAM_1_239" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x620" size="2" name="PACKET_RAM_1_240" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x622" size="2" name="PACKET_RAM_1_241" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x624" size="2" name="PACKET_RAM_1_242" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x626" size="2" name="PACKET_RAM_1_243" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x628" size="2" name="PACKET_RAM_1_244" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x62A" size="2" name="PACKET_RAM_1_245" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x62C" size="2" name="PACKET_RAM_1_246" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x62E" size="2" name="PACKET_RAM_1_247" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x630" size="2" name="PACKET_RAM_1_248" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x632" size="2" name="PACKET_RAM_1_249" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x634" size="2" name="PACKET_RAM_1_250" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x636" size="2" name="PACKET_RAM_1_251" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x638" size="2" name="PACKET_RAM_1_252" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x63A" size="2" name="PACKET_RAM_1_253" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x63C" size="2" name="PACKET_RAM_1_254" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x63E" size="2" name="PACKET_RAM_1_255" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x640" size="2" name="PACKET_RAM_1_256" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x642" size="2" name="PACKET_RAM_1_257" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x644" size="2" name="PACKET_RAM_1_258" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x646" size="2" name="PACKET_RAM_1_259" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x648" size="2" name="PACKET_RAM_1_260" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x64A" size="2" name="PACKET_RAM_1_261" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x64C" size="2" name="PACKET_RAM_1_262" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x64E" size="2" name="PACKET_RAM_1_263" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x650" size="2" name="PACKET_RAM_1_264" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x652" size="2" name="PACKET_RAM_1_265" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x654" size="2" name="PACKET_RAM_1_266" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x656" size="2" name="PACKET_RAM_1_267" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x658" size="2" name="PACKET_RAM_1_268" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x65A" size="2" name="PACKET_RAM_1_269" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x65C" size="2" name="PACKET_RAM_1_270" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x65E" size="2" name="PACKET_RAM_1_271" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x660" size="2" name="PACKET_RAM_1_272" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x662" size="2" name="PACKET_RAM_1_273" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x664" size="2" name="PACKET_RAM_1_274" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x666" size="2" name="PACKET_RAM_1_275" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x668" size="2" name="PACKET_RAM_1_276" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x66A" size="2" name="PACKET_RAM_1_277" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x66C" size="2" name="PACKET_RAM_1_278" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x66E" size="2" name="PACKET_RAM_1_279" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x670" size="2" name="PACKET_RAM_1_280" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x672" size="2" name="PACKET_RAM_1_281" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x674" size="2" name="PACKET_RAM_1_282" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x676" size="2" name="PACKET_RAM_1_283" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x678" size="2" name="PACKET_RAM_1_284" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x67A" size="2" name="PACKET_RAM_1_285" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x67C" size="2" name="PACKET_RAM_1_286" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x67E" size="2" name="PACKET_RAM_1_287" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x680" size="2" name="PACKET_RAM_1_288" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x682" size="2" name="PACKET_RAM_1_289" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x684" size="2" name="PACKET_RAM_1_290" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x686" size="2" name="PACKET_RAM_1_291" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x688" size="2" name="PACKET_RAM_1_292" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x68A" size="2" name="PACKET_RAM_1_293" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x68C" size="2" name="PACKET_RAM_1_294" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x68E" size="2" name="PACKET_RAM_1_295" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x690" size="2" name="PACKET_RAM_1_296" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x692" size="2" name="PACKET_RAM_1_297" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x694" size="2" name="PACKET_RAM_1_298" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x696" size="2" name="PACKET_RAM_1_299" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x698" size="2" name="PACKET_RAM_1_300" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x69A" size="2" name="PACKET_RAM_1_301" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x69C" size="2" name="PACKET_RAM_1_302" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x69E" size="2" name="PACKET_RAM_1_303" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A0" size="2" name="PACKET_RAM_1_304" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A2" size="2" name="PACKET_RAM_1_305" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A4" size="2" name="PACKET_RAM_1_306" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A6" size="2" name="PACKET_RAM_1_307" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6A8" size="2" name="PACKET_RAM_1_308" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6AA" size="2" name="PACKET_RAM_1_309" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6AC" size="2" name="PACKET_RAM_1_310" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6AE" size="2" name="PACKET_RAM_1_311" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6B0" size="2" name="PACKET_RAM_1_312" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6B2" size="2" name="PACKET_RAM_1_313" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6B4" size="2" name="PACKET_RAM_1_314" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6B6" size="2" name="PACKET_RAM_1_315" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6B8" size="2" name="PACKET_RAM_1_316" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6BA" size="2" name="PACKET_RAM_1_317" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6BC" size="2" name="PACKET_RAM_1_318" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6BE" size="2" name="PACKET_RAM_1_319" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C0" size="2" name="PACKET_RAM_1_320" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C2" size="2" name="PACKET_RAM_1_321" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C4" size="2" name="PACKET_RAM_1_322" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C6" size="2" name="PACKET_RAM_1_323" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6C8" size="2" name="PACKET_RAM_1_324" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6CA" size="2" name="PACKET_RAM_1_325" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6CC" size="2" name="PACKET_RAM_1_326" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6CE" size="2" name="PACKET_RAM_1_327" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6D0" size="2" name="PACKET_RAM_1_328" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6D2" size="2" name="PACKET_RAM_1_329" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6D4" size="2" name="PACKET_RAM_1_330" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6D6" size="2" name="PACKET_RAM_1_331" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6D8" size="2" name="PACKET_RAM_1_332" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6DA" size="2" name="PACKET_RAM_1_333" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6DC" size="2" name="PACKET_RAM_1_334" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6DE" size="2" name="PACKET_RAM_1_335" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E0" size="2" name="PACKET_RAM_1_336" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E2" size="2" name="PACKET_RAM_1_337" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E4" size="2" name="PACKET_RAM_1_338" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E6" size="2" name="PACKET_RAM_1_339" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6E8" size="2" name="PACKET_RAM_1_340" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6EA" size="2" name="PACKET_RAM_1_341" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6EC" size="2" name="PACKET_RAM_1_342" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6EE" size="2" name="PACKET_RAM_1_343" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6F0" size="2" name="PACKET_RAM_1_344" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6F2" size="2" name="PACKET_RAM_1_345" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6F4" size="2" name="PACKET_RAM_1_346" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6F6" size="2" name="PACKET_RAM_1_347" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6F8" size="2" name="PACKET_RAM_1_348" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6FA" size="2" name="PACKET_RAM_1_349" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6FC" size="2" name="PACKET_RAM_1_350" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x6FE" size="2" name="PACKET_RAM_1_351" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x700" size="2" name="PACKET_RAM_1_352" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x702" size="2" name="PACKET_RAM_1_353" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x704" size="2" name="PACKET_RAM_1_354" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x706" size="2" name="PACKET_RAM_1_355" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x708" size="2" name="PACKET_RAM_1_356" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x70A" size="2" name="PACKET_RAM_1_357" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x70C" size="2" name="PACKET_RAM_1_358" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x70E" size="2" name="PACKET_RAM_1_359" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x710" size="2" name="PACKET_RAM_1_360" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x712" size="2" name="PACKET_RAM_1_361" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x714" size="2" name="PACKET_RAM_1_362" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x716" size="2" name="PACKET_RAM_1_363" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x718" size="2" name="PACKET_RAM_1_364" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x71A" size="2" name="PACKET_RAM_1_365" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x71C" size="2" name="PACKET_RAM_1_366" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x71E" size="2" name="PACKET_RAM_1_367" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x720" size="2" name="PACKET_RAM_1_368" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x722" size="2" name="PACKET_RAM_1_369" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x724" size="2" name="PACKET_RAM_1_370" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x726" size="2" name="PACKET_RAM_1_371" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x728" size="2" name="PACKET_RAM_1_372" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x72A" size="2" name="PACKET_RAM_1_373" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x72C" size="2" name="PACKET_RAM_1_374" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x72E" size="2" name="PACKET_RAM_1_375" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x730" size="2" name="PACKET_RAM_1_376" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x732" size="2" name="PACKET_RAM_1_377" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x734" size="2" name="PACKET_RAM_1_378" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x736" size="2" name="PACKET_RAM_1_379" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x738" size="2" name="PACKET_RAM_1_380" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x73A" size="2" name="PACKET_RAM_1_381" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x73C" size="2" name="PACKET_RAM_1_382" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x73E" size="2" name="PACKET_RAM_1_383" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x740" size="2" name="PACKET_RAM_1_384" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x742" size="2" name="PACKET_RAM_1_385" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x744" size="2" name="PACKET_RAM_1_386" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x746" size="2" name="PACKET_RAM_1_387" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x748" size="2" name="PACKET_RAM_1_388" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x74A" size="2" name="PACKET_RAM_1_389" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x74C" size="2" name="PACKET_RAM_1_390" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x74E" size="2" name="PACKET_RAM_1_391" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x750" size="2" name="PACKET_RAM_1_392" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x752" size="2" name="PACKET_RAM_1_393" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x754" size="2" name="PACKET_RAM_1_394" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x756" size="2" name="PACKET_RAM_1_395" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x758" size="2" name="PACKET_RAM_1_396" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x75A" size="2" name="PACKET_RAM_1_397" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x75C" size="2" name="PACKET_RAM_1_398" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x75E" size="2" name="PACKET_RAM_1_399" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x760" size="2" name="PACKET_RAM_1_400" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x762" size="2" name="PACKET_RAM_1_401" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x764" size="2" name="PACKET_RAM_1_402" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x766" size="2" name="PACKET_RAM_1_403" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x768" size="2" name="PACKET_RAM_1_404" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x76A" size="2" name="PACKET_RAM_1_405" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x76C" size="2" name="PACKET_RAM_1_406" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x76E" size="2" name="PACKET_RAM_1_407" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x770" size="2" name="PACKET_RAM_1_408" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x772" size="2" name="PACKET_RAM_1_409" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x774" size="2" name="PACKET_RAM_1_410" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x776" size="2" name="PACKET_RAM_1_411" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x778" size="2" name="PACKET_RAM_1_412" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x77A" size="2" name="PACKET_RAM_1_413" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x77C" size="2" name="PACKET_RAM_1_414" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x77E" size="2" name="PACKET_RAM_1_415" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x780" size="2" name="PACKET_RAM_1_416" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x782" size="2" name="PACKET_RAM_1_417" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x784" size="2" name="PACKET_RAM_1_418" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x786" size="2" name="PACKET_RAM_1_419" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x788" size="2" name="PACKET_RAM_1_420" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x78A" size="2" name="PACKET_RAM_1_421" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x78C" size="2" name="PACKET_RAM_1_422" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x78E" size="2" name="PACKET_RAM_1_423" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x790" size="2" name="PACKET_RAM_1_424" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x792" size="2" name="PACKET_RAM_1_425" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x794" size="2" name="PACKET_RAM_1_426" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x796" size="2" name="PACKET_RAM_1_427" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x798" size="2" name="PACKET_RAM_1_428" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x79A" size="2" name="PACKET_RAM_1_429" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x79C" size="2" name="PACKET_RAM_1_430" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x79E" size="2" name="PACKET_RAM_1_431" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A0" size="2" name="PACKET_RAM_1_432" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A2" size="2" name="PACKET_RAM_1_433" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A4" size="2" name="PACKET_RAM_1_434" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A6" size="2" name="PACKET_RAM_1_435" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7A8" size="2" name="PACKET_RAM_1_436" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7AA" size="2" name="PACKET_RAM_1_437" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7AC" size="2" name="PACKET_RAM_1_438" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7AE" size="2" name="PACKET_RAM_1_439" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7B0" size="2" name="PACKET_RAM_1_440" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7B2" size="2" name="PACKET_RAM_1_441" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7B4" size="2" name="PACKET_RAM_1_442" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7B6" size="2" name="PACKET_RAM_1_443" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7B8" size="2" name="PACKET_RAM_1_444" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7BA" size="2" name="PACKET_RAM_1_445" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7BC" size="2" name="PACKET_RAM_1_446" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7BE" size="2" name="PACKET_RAM_1_447" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C0" size="2" name="PACKET_RAM_1_448" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C2" size="2" name="PACKET_RAM_1_449" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C4" size="2" name="PACKET_RAM_1_450" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C6" size="2" name="PACKET_RAM_1_451" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7C8" size="2" name="PACKET_RAM_1_452" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7CA" size="2" name="PACKET_RAM_1_453" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7CC" size="2" name="PACKET_RAM_1_454" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7CE" size="2" name="PACKET_RAM_1_455" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7D0" size="2" name="PACKET_RAM_1_456" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7D2" size="2" name="PACKET_RAM_1_457" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7D4" size="2" name="PACKET_RAM_1_458" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7D6" size="2" name="PACKET_RAM_1_459" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7D8" size="2" name="PACKET_RAM_1_460" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7DA" size="2" name="PACKET_RAM_1_461" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7DC" size="2" name="PACKET_RAM_1_462" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7DE" size="2" name="PACKET_RAM_1_463" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E0" size="2" name="PACKET_RAM_1_464" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E2" size="2" name="PACKET_RAM_1_465" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E4" size="2" name="PACKET_RAM_1_466" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E6" size="2" name="PACKET_RAM_1_467" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7E8" size="2" name="PACKET_RAM_1_468" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7EA" size="2" name="PACKET_RAM_1_469" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7EC" size="2" name="PACKET_RAM_1_470" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7EE" size="2" name="PACKET_RAM_1_471" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7F0" size="2" name="PACKET_RAM_1_472" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7F2" size="2" name="PACKET_RAM_1_473" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7F4" size="2" name="PACKET_RAM_1_474" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7F6" size="2" name="PACKET_RAM_1_475" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7F8" size="2" name="PACKET_RAM_1_476" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7FA" size="2" name="PACKET_RAM_1_477" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7FC" size="2" name="PACKET_RAM_1_478" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x7FE" size="2" name="PACKET_RAM_1_479" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x800" size="2" name="PACKET_RAM_1_480" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x802" size="2" name="PACKET_RAM_1_481" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x804" size="2" name="PACKET_RAM_1_482" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x806" size="2" name="PACKET_RAM_1_483" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x808" size="2" name="PACKET_RAM_1_484" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x80A" size="2" name="PACKET_RAM_1_485" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x80C" size="2" name="PACKET_RAM_1_486" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x80E" size="2" name="PACKET_RAM_1_487" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x810" size="2" name="PACKET_RAM_1_488" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x812" size="2" name="PACKET_RAM_1_489" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x814" size="2" name="PACKET_RAM_1_490" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x816" size="2" name="PACKET_RAM_1_491" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x818" size="2" name="PACKET_RAM_1_492" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x81A" size="2" name="PACKET_RAM_1_493" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x81C" size="2" name="PACKET_RAM_1_494" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x81E" size="2" name="PACKET_RAM_1_495" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x820" size="2" name="PACKET_RAM_1_496" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x822" size="2" name="PACKET_RAM_1_497" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x824" size="2" name="PACKET_RAM_1_498" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x826" size="2" name="PACKET_RAM_1_499" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x828" size="2" name="PACKET_RAM_1_500" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x82A" size="2" name="PACKET_RAM_1_501" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x82C" size="2" name="PACKET_RAM_1_502" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x82E" size="2" name="PACKET_RAM_1_503" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x830" size="2" name="PACKET_RAM_1_504" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x832" size="2" name="PACKET_RAM_1_505" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x834" size="2" name="PACKET_RAM_1_506" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x836" size="2" name="PACKET_RAM_1_507" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x838" size="2" name="PACKET_RAM_1_508" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x83A" size="2" name="PACKET_RAM_1_509" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x83C" size="2" name="PACKET_RAM_1_510" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x83E" size="2" name="PACKET_RAM_1_511" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x840" size="2" name="PACKET_RAM_1_512" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x842" size="2" name="PACKET_RAM_1_513" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x844" size="2" name="PACKET_RAM_1_514" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x846" size="2" name="PACKET_RAM_1_515" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x848" size="2" name="PACKET_RAM_1_516" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x84A" size="2" name="PACKET_RAM_1_517" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x84C" size="2" name="PACKET_RAM_1_518" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x84E" size="2" name="PACKET_RAM_1_519" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x850" size="2" name="PACKET_RAM_1_520" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x852" size="2" name="PACKET_RAM_1_521" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x854" size="2" name="PACKET_RAM_1_522" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x856" size="2" name="PACKET_RAM_1_523" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x858" size="2" name="PACKET_RAM_1_524" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x85A" size="2" name="PACKET_RAM_1_525" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x85C" size="2" name="PACKET_RAM_1_526" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x85E" size="2" name="PACKET_RAM_1_527" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x860" size="2" name="PACKET_RAM_1_528" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x862" size="2" name="PACKET_RAM_1_529" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x864" size="2" name="PACKET_RAM_1_530" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x866" size="2" name="PACKET_RAM_1_531" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x868" size="2" name="PACKET_RAM_1_532" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x86A" size="2" name="PACKET_RAM_1_533" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x86C" size="2" name="PACKET_RAM_1_534" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x86E" size="2" name="PACKET_RAM_1_535" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x870" size="2" name="PACKET_RAM_1_536" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x872" size="2" name="PACKET_RAM_1_537" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x874" size="2" name="PACKET_RAM_1_538" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x876" size="2" name="PACKET_RAM_1_539" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x878" size="2" name="PACKET_RAM_1_540" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x87A" size="2" name="PACKET_RAM_1_541" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x87C" size="2" name="PACKET_RAM_1_542" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
    <Register start="+0x87E" size="2" name="PACKET_RAM_1_543" access="Read/Write" description="Shared Packet RAM for multiple Link Layer usage." reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="LSBYTE" description="LSBYTE" />
      <BitField start="8" size="8" name="MSBYTE" description="MSBYTE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ZLL" start="0x4005D000" description="ZLL">
    <Register start="+0" size="4" name="IRQSTS" access="Read/Write" description="INTERRUPT REQUEST STATUS" reset_value="0xF00000" reset_mask="0x80F00200">
      <BitField start="0" size="1" name="SEQIRQ" description="Sequencer IRQ">
        <Enum name="0" start="0b0" description="A Sequencer Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A Sequencer Interrupt has occurred" />
      </BitField>
      <BitField start="1" size="1" name="TXIRQ" description="TX IRQ">
        <Enum name="0" start="0b0" description="A TX Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A TX Interrupt has occurred" />
      </BitField>
      <BitField start="2" size="1" name="RXIRQ" description="RX IRQ">
        <Enum name="0" start="0b0" description="A RX Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A RX Interrupt has occurred" />
      </BitField>
      <BitField start="3" size="1" name="CCAIRQ" description="CCA IRQ">
        <Enum name="0" start="0b0" description="A CCA Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A CCA Interrupt has occurred" />
      </BitField>
      <BitField start="4" size="1" name="RXWTRMRKIRQ" description="Receive Watermark IRQ">
        <Enum name="0" start="0b0" description="A Receive Watermark Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A Receive Watermark Interrupt has occurred" />
      </BitField>
      <BitField start="5" size="1" name="FILTERFAIL_IRQ" description="Filter Fail IRQ">
        <Enum name="0" start="0b0" description="A Filter Fail Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A Filter Fail Interrupt has occurred" />
      </BitField>
      <BitField start="6" size="1" name="PLL_UNLOCK_IRQ" description="PLL Unlock IRQ">
        <Enum name="0" start="0b0" description="A PLL Unlock Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A PLL Unlock Interrupt has occurred" />
      </BitField>
      <BitField start="7" size="1" name="RX_FRM_PEND" description="RX Frame Pending" />
      <BitField start="8" size="1" name="WAKE_IRQ" description="WAKE Interrupt Request">
        <Enum name="0" start="0b0" description="A Wake Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A Wake Interrupt has occurred" />
      </BitField>
      <BitField start="10" size="1" name="TSM_IRQ" description="TSM IRQ">
        <Enum name="0" start="0b0" description="A TSM Interrupt has not occurred" />
        <Enum name="1" start="0b1" description="A TSM Interrupt has occurred" />
      </BitField>
      <BitField start="11" size="1" name="ENH_PKT_STATUS" description="Enhanced Packet Status">
        <Enum name="0" start="0b0" description="The last packet received was neither 4e- nor 2015-compliant" />
        <Enum name="1" start="0b1" description="The last packet received was 4e- or 2015-compliant (RX_FRAME_FILTER register should be queried for additional status bits)" />
      </BitField>
      <BitField start="12" size="1" name="PI" description="Poll Indication">
        <Enum name="0" start="0b0" description="the received packet was not a data request" />
        <Enum name="1" start="0b1" description="the received packet was a data request, regardless of whether a Source Address table match occurred, or whether Source Address Management is enabled or not" />
      </BitField>
      <BitField start="13" size="1" name="SRCADDR" description="Source Address Match Status" />
      <BitField start="14" size="1" name="CCA" description="CCA Status">
        <Enum name="0" start="0b0" description="IDLE" />
        <Enum name="1" start="0b1" description="BUSY" />
      </BitField>
      <BitField start="15" size="1" name="CRCVALID" description="CRC Valid Status">
        <Enum name="0" start="0b0" description="Rx FCS != calculated CRC (incorrect)" />
        <Enum name="1" start="0b1" description="Rx FCS = calculated CRC (correct)" />
      </BitField>
      <BitField start="16" size="1" name="TMR1IRQ" description="Timer 1 IRQ" />
      <BitField start="17" size="1" name="TMR2IRQ" description="Timer 2 IRQ" />
      <BitField start="18" size="1" name="TMR3IRQ" description="Timer 3 IRQ" />
      <BitField start="19" size="1" name="TMR4IRQ" description="Timer 4 IRQ" />
      <BitField start="20" size="1" name="TMR1MSK" description="Timer Comperator 1 Interrupt Mask bit">
        <Enum name="0" start="0b0" description="allows interrupt when comparator matches event timer count" />
        <Enum name="1" start="0b1" description="Interrupt generation is disabled, but a TMR1IRQ flag can be set" />
      </BitField>
      <BitField start="21" size="1" name="TMR2MSK" description="Timer Comperator 2 Interrupt Mask bit">
        <Enum name="0" start="0b0" description="allows interrupt when comparator matches event timer count" />
        <Enum name="1" start="0b1" description="Interrupt generation is disabled, but a TMR2IRQ flag can be set" />
      </BitField>
      <BitField start="22" size="1" name="TMR3MSK" description="Timer Comperator 3 Interrupt Mask bit">
        <Enum name="0" start="0b0" description="allows interrupt when comparator matches event timer count" />
        <Enum name="1" start="0b1" description="Interrupt generation is disabled, but a TMR3IRQ flag can be set" />
      </BitField>
      <BitField start="23" size="1" name="TMR4MSK" description="Timer Comperator 4 Interrupt Mask bit">
        <Enum name="0" start="0b0" description="allows interrupt when comparator matches event timer count" />
        <Enum name="1" start="0b1" description="Interrupt generation is disabled, but a TMR4IRQ flag can be set" />
      </BitField>
      <BitField start="24" size="7" name="RX_FRAME_LENGTH" description="Receive Frame Length" />
    </Register>
    <Register start="+0x4" size="4" name="PHY_CTRL" access="Read/Write" description="PHY CONTROL" reset_value="0x805FF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="XCVSEQ" description="Zigbee Transceiver Sequence Selector">
        <Enum name="0" start="0b000" description="I (IDLE)" />
        <Enum name="1" start="0b001" description="R (RECEIVE)" />
        <Enum name="2" start="0b010" description="T (TRANSMIT)" />
        <Enum name="3" start="0b011" description="C (CCA)" />
        <Enum name="4" start="0b100" description="TR (TRANSMIT/RECEIVE)" />
        <Enum name="5" start="0b101" description="CCCA (CONTINUOUS CCA)" />
      </BitField>
      <BitField start="3" size="1" name="AUTOACK" description="Auto Acknowledge Enable">
        <Enum name="0" start="0b0" description="sequence manager will not follow a receive frame with a Tx Ack frame, under any conditions; the autosequence will terminate after the receive frame." />
        <Enum name="1" start="0b1" description="sequence manager will follow a receive frame with an automatic hardware-generated Tx Ack frame, assuming other necessary conditions are met." />
      </BitField>
      <BitField start="4" size="1" name="RXACKRQD" description="Receive Acknowledge Frame required">
        <Enum name="0" start="0b0" description="An ordinary receive frame (any type of frame) follows the transmit frame." />
        <Enum name="1" start="0b1" description="A receive Ack frame is expected to follow the transmit frame (non-Ack frames are rejected)." />
      </BitField>
      <BitField start="5" size="1" name="CCABFRTX" description="CCA Before TX">
        <Enum name="0" start="0b0" description="no CCA required, transmit operation begins immediately." />
        <Enum name="1" start="0b1" description="at least one CCA measurement is required prior to the transmit operation (see also SLOTTED)." />
      </BitField>
      <BitField start="6" size="1" name="SLOTTED" description="Slotted Mode" />
      <BitField start="7" size="1" name="TMRTRIGEN" description="Timer2 Trigger Enable">
        <Enum name="0" start="0b0" description="programmed sequence initiates immediately upon write to XCVSEQ." />
        <Enum name="1" start="0b1" description="allow timer TC2 (or TC2') to initiate a preprogrammed sequence (see XCVSEQ register)." />
      </BitField>
      <BitField start="8" size="1" name="SEQMSK" description="Sequencer Interrupt Mask">
        <Enum name="0" start="0b0" description="allows completion of an autosequence to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Completion of an autosequence will set the SEQIRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="9" size="1" name="TXMSK" description="TX Interrupt Mask">
        <Enum name="0" start="0b0" description="allows completion of a TX operation to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Completion of a TX operation will set the TXIRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="10" size="1" name="RXMSK" description="RX Interrupt Mask">
        <Enum name="0" start="0b0" description="allows completion of a RX operation to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Completion of a RX operation will set the RXIRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="11" size="1" name="CCAMSK" description="CCA Interrupt Mask">
        <Enum name="0" start="0b0" description="allows completion of a CCA operation to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Completion of a CCA operation will set the CCA status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="12" size="1" name="RX_WMRK_MSK" description="RX Watermark Interrupt Mask">
        <Enum name="0" start="0b0" description="allows a Received Byte Count match to the RX_WTR_MARK threshold register to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="A Received Byte Count match to the RX_WTR_MARK threshold register will set the RXWTRMRKIRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="13" size="1" name="FILTERFAIL_MSK" description="FilterFail Interrupt Mask">
        <Enum name="0" start="0b0" description="allows Packet Processor Filtering Failure to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="A Packet Processor Filtering Failure will set the FILTERFAIL_IRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="14" size="1" name="PLL_UNLOCK_MSK" description="PLL Unlock Interrupt Mask">
        <Enum name="0" start="0b0" description="allows PLL unlock event to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="A PLL unlock event will set the PLL_UNLOCK_IRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="15" size="1" name="CRC_MSK" description="CRC Mask">
        <Enum name="0" start="0b0" description="sequence manager ignores CRCVALID and considers the receive operation complete after the last octet of the frame has been received." />
        <Enum name="1" start="0b1" description="sequence manager requires CRCVALID=1 at the end of the received frame in order for the receive operation to complete successfully; if CRCVALID=0, sequence manager will return to preamble-detect mode after the last octet of the frame has been received." />
      </BitField>
      <BitField start="16" size="1" name="WAKE_MSK" description="no description available">
        <Enum name="0" start="0b0" description="Allows a wakeup from DSM to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Wakeup from DSM will set the WAKE_IRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="18" size="1" name="TSM_MSK" description="no description available">
        <Enum name="0" start="0b0" description="allows assertion of a TSM interrupt to generate a zigbee interrupt" />
        <Enum name="1" start="0b1" description="Assertion of a TSM interrupt will set the TSM_IRQ status bit, but a zigbee interrupt is not generated" />
      </BitField>
      <BitField start="20" size="1" name="TMR1CMP_EN" description="Timer 1 Compare Enable">
        <Enum name="0" start="0b0" description="Don't allow an Event Timer Match to T1CMP to set TMR1IRQ" />
        <Enum name="1" start="0b1" description="Allow an Event Timer Match to T1CMP to set TMR1IRQ" />
      </BitField>
      <BitField start="21" size="1" name="TMR2CMP_EN" description="Timer 2 Compare Enable">
        <Enum name="0" start="0b0" description="Don't allow an Event Timer Match to T2CMP or T2PRIMECMP to set TMR2IRQ" />
        <Enum name="1" start="0b1" description="Allow an Event Timer Match to T2CMP or T2PRIMECMP to set TMR2IRQ" />
      </BitField>
      <BitField start="22" size="1" name="TMR3CMP_EN" description="Timer 3 Compare Enable">
        <Enum name="0" start="0b0" description="Don't allow an Event Timer Match to T3CMP to set TMR3IRQ" />
        <Enum name="1" start="0b1" description="Allow an Event Timer Match to T3CMP to set TMR3IRQ" />
      </BitField>
      <BitField start="23" size="1" name="TMR4CMP_EN" description="Timer 4 Compare Enable">
        <Enum name="0" start="0b0" description="Don't allow an Event Timer Match to T4CMP to set TMR4IRQ" />
        <Enum name="1" start="0b1" description="Allow an Event Timer Match to T4CMP to set TMR4IRQ" />
      </BitField>
      <BitField start="24" size="1" name="TC2PRIME_EN" description="Timer 2 Prime Compare Enable">
        <Enum name="0" start="0b0" description="Don't allow a match of the lower 16 bits of Event Timer to T2PRIMECMP to set TMR2IRQ" />
        <Enum name="1" start="0b1" description="Allow a match of the lower 16 bits of Event Timer to T2PRIMECMP to set TMR2IRQ" />
      </BitField>
      <BitField start="25" size="1" name="PROMISCUOUS" description="Promiscuous Mode Enable">
        <Enum name="0" start="0b0" description="normal mode" />
        <Enum name="1" start="0b1" description="all packet filtering except frame length checking (FrameLength&gt;=5 and FrameLength&lt;=127) is bypassed." />
      </BitField>
      <BitField start="27" size="2" name="CCATYPE" description="Clear Channel Assessment Type">
        <Enum name="0" start="0b00" description="ENERGY DETECT" />
        <Enum name="1" start="0b01" description="CCA MODE 1" />
        <Enum name="2" start="0b10" description="CCA MODE 2" />
        <Enum name="3" start="0b11" description="CCA MODE 3" />
      </BitField>
      <BitField start="29" size="1" name="PANCORDNTR0" description="Device is a PAN Coordinator on PAN0" />
      <BitField start="30" size="1" name="TC3TMOUT" description="TMR3 Timeout Enable">
        <Enum name="0" start="0b0" description="TMR3 is a software timer only" />
        <Enum name="1" start="0b1" description="Enable TMR3 to abort Rx or CCCA operations." />
      </BitField>
      <BitField start="31" size="1" name="TRCV_MSK" description="Transceiver Global Interrupt Mask">
        <Enum name="0" start="0b0" description="Enable any unmasked interrupt source to assert zigbee interrupt" />
        <Enum name="1" start="0b1" description="Mask all interrupt sources from asserting zigbee interrupt" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="EVENT_TMR" access="Read/Write" description="EVENT TIMER" reset_value="0" reset_mask="0xF">
      <BitField start="0" size="1" name="EVENT_TMR_LD" description="Event Timer Load Enable" />
      <BitField start="1" size="1" name="EVENT_TMR_ADD" description="Event Timer Add Enable" />
      <BitField start="4" size="4" name="EVENT_TMR_FRAC" description="Event Timer Fractional Component" />
      <BitField start="8" size="24" name="EVENT_TMR" description="Event Timer Integer Component" />
    </Register>
    <Register start="+0xC" size="4" name="TIMESTAMP" access="ReadOnly" description="TIMESTAMP" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="24" name="TIMESTAMP" description="Timestamp" />
    </Register>
    <Register start="+0x10" size="4" name="T1CMP" access="Read/Write" description="T1 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T1CMP" description="TMR1 Compare Value" />
    </Register>
    <Register start="+0x14" size="4" name="T2CMP" access="Read/Write" description="T2 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T2CMP" description="TMR2 Compare Value" />
    </Register>
    <Register start="+0x18" size="4" name="T2PRIMECMP" access="Read/Write" description="T2 PRIME COMPARE" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="T2PRIMECMP" description="TMR2 Prime Compare Value" />
    </Register>
    <Register start="+0x1C" size="4" name="T3CMP" access="Read/Write" description="T3 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T3CMP" description="TMR3 Compare Value" />
    </Register>
    <Register start="+0x20" size="4" name="T4CMP" access="Read/Write" description="T4 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T4CMP" description="TMR4 Compare Value" />
    </Register>
    <Register start="+0x24" size="4" name="PA_PWR" access="Read/Write" description="PA POWER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PA_PWR" description="PA Power" />
    </Register>
    <Register start="+0x28" size="4" name="CHANNEL_NUM0" access="Read/Write" description="CHANNEL NUMBER 0" reset_value="0x12" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CHANNEL_NUM0" description="Channel Number for PAN0" />
    </Register>
    <Register start="+0x2C" size="4" name="LQI_AND_RSSI" access="ReadOnly" description="LQI AND RSSI" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="8" name="LQI_VALUE" description="LQI Value" />
      <BitField start="8" size="8" name="RSSI" description="RSSI Value" />
      <BitField start="16" size="8" name="CCA1_ED_FNL" description="Final Result for CCA Mode 1 and Energy Detect" />
    </Register>
    <Register start="+0x30" size="4" name="MACSHORTADDRS0" access="Read/Write" description="MAC SHORT ADDRESS 0" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MACPANID0" description="MAC PAN ID for PAN0" />
      <BitField start="16" size="16" name="MACSHORTADDRS0" description="MAC SHORT ADDRESS FOR PAN0" />
    </Register>
    <Register start="+0x34" size="4" name="MACLONGADDRS0_LSB" access="Read/Write" description="MAC LONG ADDRESS 0 LSB" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MACLONGADDRS0_LSB" description="MAC LONG ADDRESS for PAN0 LSB" />
    </Register>
    <Register start="+0x38" size="4" name="MACLONGADDRS0_MSB" access="Read/Write" description="MAC LONG ADDRESS 0 MSB" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MACLONGADDRS0_MSB" description="MAC LONG ADDRESS for PAN0 MSB" />
    </Register>
    <Register start="+0x3C" size="4" name="RX_FRAME_FILTER" access="Read/Write" description="RECEIVE FRAME FILTER" reset_value="0x30F" reset_mask="0xFF40FFFF">
      <BitField start="0" size="1" name="BEACON_FT" description="Beacon Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all Beacon frames" />
        <Enum name="1" start="0b1" description="Beacon frame type enabled." />
      </BitField>
      <BitField start="1" size="1" name="DATA_FT" description="Data Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all Beacon frames" />
        <Enum name="1" start="0b1" description="Data frame type enabled." />
      </BitField>
      <BitField start="2" size="1" name="ACK_FT" description="Ack Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all Acknowledge frames" />
        <Enum name="1" start="0b1" description="Acknowledge frame type enabled." />
      </BitField>
      <BitField start="3" size="1" name="CMD_FT" description="MAC Command Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all MAC Command frames" />
        <Enum name="1" start="0b1" description="MAC Command frame type enabled." />
      </BitField>
      <BitField start="4" size="1" name="LLDN_FT" description="LLDN Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all LLDN frames" />
        <Enum name="1" start="0b1" description="LLDN frame type enabled (Frame Type 4)." />
      </BitField>
      <BitField start="5" size="1" name="MULTIPURPOSE_FT" description="Multipurpose Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all Multipurpose frames" />
        <Enum name="1" start="0b1" description="Multipurpose frame type enabled (Frame Type 5)." />
      </BitField>
      <BitField start="6" size="1" name="NS_FT" description="&quot;Not Specified&quot; Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all &quot;Not Specified&quot; frames" />
        <Enum name="1" start="0b1" description="Not-specified (reserved) frame type enabled. Applies to Frame Type 6. No packet filtering is performed, except for frame length checking (FrameLength&gt;=5 and FrameLength&lt;=127). No AUTOACK is transmitted for this Frame Type" />
      </BitField>
      <BitField start="7" size="1" name="EXTENDED_FT" description="Extended Frame Type Enable">
        <Enum name="0" start="0b0" description="reject all Extended frames" />
        <Enum name="1" start="0b1" description="Extended frame type enabled (Frame Type 7)." />
      </BitField>
      <BitField start="8" size="4" name="FRM_VER_FILTER" description="Frame Version selector." />
      <BitField start="14" size="1" name="ACTIVE_PROMISCUOUS" description="Active Promiscuous">
        <Enum name="0" start="0b0" description="normal operation" />
        <Enum name="1" start="0b1" description="Provide Data Indication on all received packets under the same rules which apply in PROMISCUOUS mode, however acknowledge those packets under rules which apply in non-PROMISCUOUS mode" />
      </BitField>
      <BitField start="15" size="1" name="EXTENDED_FCS_CHK" description="Verify FCS on Frame Type Extended">
        <Enum name="0" start="0b0" description="Packet Processor will not check FCS for Frame Type EXTENDED (default)" />
        <Enum name="1" start="0b1" description="Packet Processor will check FCS at end-of-packet based on packet length derived from PHR, for Frame Type EXTENDED" />
      </BitField>
      <BitField start="16" size="1" name="FV2_BEACON_RECD" description="Frame Version 2 Beacon Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type Beacon with Frame Version 2" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type Beacon with Frame Version 2, and FRM_VER_FILTER[2]=1 to allow such packets" />
      </BitField>
      <BitField start="17" size="1" name="FV2_DATA_RECD" description="Frame Version 2 Data Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type Data with Frame Version 2" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type Data with Frame Version 2, and FRM_VER_FILTER[2]=1 to allow such packets" />
      </BitField>
      <BitField start="18" size="1" name="FV2_ACK_RECD" description="Frame Version 2 Acknowledge Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type Ack with Frame Version 2" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type Ack with Frame Version 2, and FRM_VER_FILTER[2]=1 to allow such packets" />
      </BitField>
      <BitField start="19" size="1" name="FV2_CMD_RECD" description="Frame Version 2 MAC Command Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type MAC Command with Frame Version 2" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type MAC Command with Frame Version 2, and FRM_VER_FILTER[2]=1 to allow such packets" />
      </BitField>
      <BitField start="20" size="1" name="LLDN_RECD" description="LLDN Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type LLDN" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type LLDN, and LLDN_FT=1 to allow such packets." />
      </BitField>
      <BitField start="21" size="1" name="MULTIPURPOSE_RECD" description="Multipurpose Packet Received">
        <Enum name="0" start="0b0" description="last packet received was not Frame Type MULTIPURPOSE" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type MULTIPURPOSE, and MULTIPURPOSE_FT=1 to allow such packets." />
      </BitField>
      <BitField start="23" size="1" name="EXTENDED_RECD" description="Extended Packet Received">
        <Enum name="0" start="0b0" description="The last packet received was not Frame Type EXTENDED" />
        <Enum name="1" start="0b1" description="The last packet received was Frame Type EXTENDED, and EXTENDED_FT=1 to allow such packets." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="CCA_LQI_CTRL" access="Read/Write" description="CCA AND LQI CONTROL" reset_value="0x866004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CCA1_THRESH" description="CCA Mode 1 Threshold" />
      <BitField start="16" size="8" name="LQI_OFFSET_COMP" description="LQI Offset Compensation" />
      <BitField start="27" size="1" name="CCA3_AND_NOT_OR" description="CCA Mode 3 AND not OR">
        <Enum name="0" start="0b0" description="CCA1 or CCA2" />
        <Enum name="1" start="0b1" description="CCA1 and CCA2" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="CCA2_CTRL" access="Read/Write" description="CCA2 CONTROL" reset_value="0x8230" reset_mask="0xFFFFFFF0">
      <BitField start="0" size="4" name="CCA2_NUM_CORR_PEAKS" description="CCA Mode 2 Number of Correlation Peaks Detected" />
      <BitField start="4" size="3" name="CCA2_MIN_NUM_CORR_TH" description="CCA Mode 2 Threshold Number of Correlation Peaks" />
      <BitField start="8" size="8" name="CCA2_CORR_THRESH" description="CCA Mode 2 Correlation Threshold" />
    </Register>
    <Register start="+0x4C" size="4" name="DSM_CTRL" access="Read/Write" description="DSM CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ZIGBEE_SLEEP_EN" description="Zigbee sleep enable" />
    </Register>
    <Register start="+0x50" size="4" name="BSM_CTRL" access="Read/Write" description="BSM CONTROL" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSM_EN" description="BSM Enable">
        <Enum name="0" start="0b0" description="Zigbee Bit Streaming Mode Disabled" />
        <Enum name="1" start="0b1" description="Zigbee Bit Streaming Mode Enabled" />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="MACSHORTADDRS1" access="Read/Write" description="MAC SHORT ADDRESS FOR PAN1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MACPANID1" description="MAC PAN ID for PAN1" />
      <BitField start="16" size="16" name="MACSHORTADDRS1" description="MAC SHORT ADDRESS for PAN1" />
    </Register>
    <Register start="+0x58" size="4" name="MACLONGADDRS1_LSB" access="Read/Write" description="MAC LONG ADDRESS 1 LSB" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MACLONGADDRS1_LSB" description="MAC LONG ADDRESS for PAN1 LSB" />
    </Register>
    <Register start="+0x5C" size="4" name="MACLONGADDRS1_MSB" access="Read/Write" description="MAC LONG ADDRESS 1 MSB" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MACLONGADDRS1_MSB" description="MAC LONG ADDRESS for PAN1 MSB" />
    </Register>
    <Register start="+0x60" size="4" name="DUAL_PAN_CTRL" access="Read/Write" description="DUAL PAN CONTROL" reset_value="0" reset_mask="0xFF00FFF7">
      <BitField start="0" size="1" name="ACTIVE_NETWORK" description="Active Network Selector">
        <Enum name="0" start="0b0" description="Select PAN0" />
        <Enum name="1" start="0b1" description="Select PAN1" />
      </BitField>
      <BitField start="1" size="1" name="DUAL_PAN_AUTO" description="Activates automatic Dual PAN operating mode" />
      <BitField start="2" size="1" name="PANCORDNTR1" description="Device is a PAN Coordinator on PAN1" />
      <BitField start="3" size="1" name="CURRENT_NETWORK" description="Indicates which PAN is currently selected by hardware">
        <Enum name="0" start="0b0" description="PAN0 is selected" />
        <Enum name="1" start="0b1" description="PAN1 is selected" />
      </BitField>
      <BitField start="4" size="1" name="ZB_DP_CHAN_OVRD_EN" description="Dual PAN Channel Override Enable" />
      <BitField start="5" size="1" name="ZB_DP_CHAN_OVRD_SEL" description="Dual PAN Channel Override Selector" />
      <BitField start="8" size="8" name="DUAL_PAN_DWELL" description="Dual PAN Channel Frequency Dwell Time" />
      <BitField start="16" size="6" name="DUAL_PAN_REMAIN" description="Time Remaining before next PAN switch in auto Dual PAN mode" />
      <BitField start="22" size="1" name="RECD_ON_PAN0" description="Last Packet was Received on PAN0" />
      <BitField start="23" size="1" name="RECD_ON_PAN1" description="Last Packet was Received on PAN1" />
    </Register>
    <Register start="+0x64" size="4" name="CHANNEL_NUM1" access="Read/Write" description="CHANNEL NUMBER 1" reset_value="0x7F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CHANNEL_NUM1" description="Channel Number for PAN1" />
    </Register>
    <Register start="+0x68" size="4" name="SAM_CTRL" access="Read/Write" description="SAM CONTROL" reset_value="0x80804000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAP0_EN" description="Enables SAP0 Partition of the SAM Table">
        <Enum name="0" start="0b0" description="Disables SAP0 Partition" />
        <Enum name="1" start="0b1" description="Enables SAP0 Partition" />
      </BitField>
      <BitField start="1" size="1" name="SAA0_EN" description="Enables SAA0 Partition of the SAM Table">
        <Enum name="0" start="0b0" description="Disables SAA0 Partition" />
        <Enum name="1" start="0b1" description="Enables SAA0 Partition" />
      </BitField>
      <BitField start="2" size="1" name="SAP1_EN" description="Enables SAP1 Partition of the SAM Table">
        <Enum name="0" start="0b0" description="Disables SAP1 Partition" />
        <Enum name="1" start="0b1" description="Enables SAP1 Partition" />
      </BitField>
      <BitField start="3" size="1" name="SAA1_EN" description="Enables SAA1 Partition of the SAM Table">
        <Enum name="0" start="0b0" description="Disables SAA1 Partition" />
        <Enum name="1" start="0b1" description="Enables SAA1 Partition" />
      </BitField>
      <BitField start="8" size="8" name="SAA0_START" description="First Index of SAA0 partition" />
      <BitField start="16" size="8" name="SAP1_START" description="First Index of SAP1 partition" />
      <BitField start="24" size="8" name="SAA1_START" description="First Index of SAA1 partition" />
    </Register>
    <Register start="+0x6C" size="4" name="SAM_TABLE" access="Read/Write" description="SOURCE ADDRESS MANAGEMENT TABLE" reset_value="0" reset_mask="0x4C00007F">
      <BitField start="0" size="7" name="SAM_INDEX" description="Contains the SAM table index to be enabled or invalidated" />
      <BitField start="7" size="1" name="SAM_INDEX_WR" description="Enables SAM Table Contents to be updated" />
      <BitField start="8" size="16" name="SAM_CHECKSUM" description="Software-computed source address checksum, to be installed into a table index" />
      <BitField start="24" size="1" name="SAM_INDEX_INV" description="Invalidate the SAM table index selected by SAM_INDEX" />
      <BitField start="25" size="1" name="SAM_INDEX_EN" description="Enable the SAM table index selected by SAM_INDEX" />
      <BitField start="26" size="1" name="ACK_FRM_PND" description="State of AutoTxAck FramePending field when SAM Accelleration is Disabled" />
      <BitField start="27" size="1" name="ACK_FRM_PND_CTRL" description="Manual Control for AutoTxAck FramePending field">
        <Enum name="0" start="0b0" description="the FramePending field of the Frame Control Field of the next automatic TX acknowledge packet is determined by hardware" />
        <Enum name="1" start="0b1" description="the FramePending field of the Frame Control Field of the next automatic TX acknowledge packet tracks ACK_FRM_PEND" />
      </BitField>
      <BitField start="28" size="1" name="FIND_FREE_IDX" description="Find First Free Index" />
      <BitField start="29" size="1" name="INVALIDATE_ALL" description="Invalidate Entire SAM Table" />
      <BitField start="31" size="1" name="SAM_BUSY" description="SAM Table Update Status Bit" />
    </Register>
    <Register start="+0x70" size="4" name="SAM_MATCH" access="ReadOnly" description="SOURCE ADDRESS MANAGEMENT MATCH" reset_value="0" reset_mask="0">
      <BitField start="0" size="7" name="SAP0_MATCH" description="Index in the SAP0 Partition of the SAM Table corresponding to the first checksum match" />
      <BitField start="7" size="1" name="SAP0_ADDR_PRESENT" description="A Checksum Match is Present in the SAP0 Partition of the SAM Table" />
      <BitField start="8" size="7" name="SAA0_MATCH" description="Index in the SAA0 Partition of the SAM Table corresponding to the first checksum match" />
      <BitField start="15" size="1" name="SAA0_ADDR_ABSENT" description="A Checksum Match is Absent in the SAA0 Partition of the SAM Table" />
      <BitField start="16" size="7" name="SAP1_MATCH" description="Index in the SAP1 Partition of the SAM Table corresponding to the first checksum match" />
      <BitField start="23" size="1" name="SAP1_ADDR_PRESENT" description="A Checksum Match is Present in the SAP1 Partition of the SAM Table" />
      <BitField start="24" size="7" name="SAA1_MATCH" description="Index in the SAA1 Partition of the SAM Table corresponding to the first checksum match" />
      <BitField start="31" size="1" name="SAA1_ADDR_ABSENT" description="A Checksum Match is Absent in the SAP1 Partition of the SAM Table" />
    </Register>
    <Register start="+0x74" size="4" name="SAM_FREE_IDX" access="ReadOnly" description="SAM FREE INDEX" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SAP0_1ST_FREE_IDX" description="First non-enabled (invalid) index in the SAP0 partition" />
      <BitField start="8" size="8" name="SAA0_1ST_FREE_IDX" description="First non-enabled (invalid) index in the SAA0 partition" />
      <BitField start="16" size="8" name="SAP1_1ST_FREE_IDX" description="First non-enabled (invalid) index in the SAP1 partition" />
      <BitField start="24" size="8" name="SAA1_1ST_FREE_IDX" description="First non-enabled (invalid) index in the SAA1 partition" />
    </Register>
    <Register start="+0x78" size="4" name="SEQ_CTRL_STS" access="Read/Write" description="SEQUENCE CONTROL AND STATUS" reset_value="0x8" reset_mask="0xF8C000FF">
      <BitField start="2" size="1" name="CLR_NEW_SEQ_INHIBIT" description="Overrides the automatic hardware locking of the programmed XCVSEQ while an autosequence is underway" />
      <BitField start="3" size="1" name="EVENT_TMR_DO_NOT_LATCH" description="Overrides the automatic hardware latching of the Event Timer" />
      <BitField start="4" size="1" name="LATCH_PREAMBLE" description="Stickiness Control for Preamble Detection">
        <Enum name="0" start="0b0" description="Don't make PREAMBLE_DET and SFD_DET bits of PHY_STS (SEQ_STATE) Register &quot;sticky&quot;, i.e, these status bits reflect the realtime, dynamic state of preamble_detect and sfd_detect" />
        <Enum name="1" start="0b1" description="Make PREAMBLE_DET and SFD_DET bits of PHY_STS (SEQ_STATE) Register &quot;sticky&quot;, i.e.,occurrences of preamble and SFD detection are latched and held until the start of the next autosequence" />
      </BitField>
      <BitField start="5" size="1" name="NO_RX_RECYCLE" description="Disable Automatic RX Sequence Recycling" />
      <BitField start="6" size="1" name="FORCE_CRC_ERROR" description="Induce a CRC Error in Transmitted Packets">
        <Enum name="0" start="0b0" description="normal operation" />
        <Enum name="1" start="0b1" description="Force the next transmitted packet to have a CRC error" />
      </BitField>
      <BitField start="7" size="1" name="CONTINUOUS_EN" description="Enable Continuous TX or RX Mode">
        <Enum name="0" start="0b0" description="normal operation" />
        <Enum name="1" start="0b1" description="Continuous TX or RX mode is enabled (depending on XCVSEQ setting)." />
      </BitField>
      <BitField start="8" size="3" name="XCVSEQ_ACTUAL" description="Indicates the programmed sequence that has been recognized by the ZSM Sequence Manager" />
      <BitField start="11" size="1" name="SEQ_IDLE" description="ZSM Sequence Idle Indicator" />
      <BitField start="12" size="1" name="NEW_SEQ_INHIBIT" description="New Sequence Inhibit" />
      <BitField start="13" size="1" name="RX_TIMEOUT_PENDING" description="Indicates a TMR3 RX Timeout is Pending" />
      <BitField start="14" size="1" name="RX_MODE" description="RX Operation in Progress" />
      <BitField start="15" size="1" name="TMR2_SEQ_TRIG_ARMED" description="indicates that TMR2 has been programmed and is armed to trigger a new autosequence" />
      <BitField start="16" size="6" name="SEQ_T_STATUS" description="Status of the just-completed or ongoing Sequence T or Sequence TR" />
      <BitField start="24" size="1" name="SW_ABORTED" description="Autosequence has terminated due to a Software abort." />
      <BitField start="25" size="1" name="TC3_ABORTED" description="autosequence has terminated due to an TMR3 timeout" />
      <BitField start="26" size="1" name="PLL_ABORTED" description="Autosequence has terminated due to an PLL unlock event" />
    </Register>
    <Register start="+0x7C" size="4" name="ACKDELAY" access="Read/Write" description="ACK DELAY" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ACKDELAY" description="ACK Delay" />
      <BitField start="8" size="6" name="TXDELAY" description="TX Delay" />
    </Register>
    <Register start="+0x80" size="4" name="FILTERFAIL_CODE" access="Read/Write" description="FILTER FAIL CODE" reset_value="0" reset_mask="0xFFFFFC00">
      <BitField start="0" size="10" name="FILTERFAIL_CODE" description="Filter Fail Code" />
      <BitField start="15" size="1" name="FILTERFAIL_PAN_SEL" description="PAN Selector for Filter Fail Code">
        <Enum name="0" start="0b0" description="FILTERFAIL_CODE[9:0] will report the FILTERFAIL status of PAN0" />
        <Enum name="1" start="0b1" description="FILTERFAIL_CODE[9:0] will report the FILTERFAIL status of PAN1" />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="RX_WTR_MARK" access="Read/Write" description="RECEIVE WATER MARK" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_WTR_MARK" description="RECEIVE WATER MARK" />
    </Register>
    <Register start="+0x8C" size="4" name="SLOT_PRELOAD" access="Read/Write" description="SLOT PRELOAD" reset_value="0x74" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SLOT_PRELOAD" description="Slotted Mode Preload" />
    </Register>
    <Register start="+0x90" size="4" name="SEQ_STATE" access="ReadOnly" description="802.15.4 SEQUENCE STATE" reset_value="0" reset_mask="0xC000C0E0">
      <BitField start="0" size="5" name="SEQ_STATE" description="ZSM Sequence State" />
      <BitField start="8" size="1" name="PREAMBLE_DET" description="Preamble Detected" />
      <BitField start="9" size="1" name="SFD_DET" description="SFD Detected" />
      <BitField start="10" size="1" name="FILTERFAIL_FLAG_SEL" description="Consolidated Filter Fail Flag" />
      <BitField start="11" size="1" name="CRCVALID" description="CRC Valid Indicator">
        <Enum name="0" start="0b0" description="Rx FCS != calculated CRC (incorrect)" />
        <Enum name="1" start="0b1" description="Rx FCS = calculated CRC (correct)" />
      </BitField>
      <BitField start="12" size="1" name="PLL_ABORT" description="Raw PLL Abort Signal" />
      <BitField start="13" size="1" name="PLL_ABORTED" description="Autosequence has terminated due to an PLL unlock event" />
      <BitField start="16" size="8" name="RX_BYTE_COUNT" description="Realtime Received Byte Count" />
      <BitField start="24" size="6" name="CCCA_BUSY_CNT" description="Number of CCA Measurements resulting in Busy Channel" />
    </Register>
    <Register start="+0x94" size="4" name="TMR_PRESCALE" access="Read/Write" description="TIMER PRESCALER" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TMR_PRESCALE" description="Timer Prescaler">
        <Enum name="010" start="0b010" description="500kHz (33.55 S)" />
        <Enum name="011" start="0b011" description="250kHz (67.11 S)" />
        <Enum name="100" start="0b100" description="125kHz (134.22 S)" />
        <Enum name="101" start="0b101" description="62.5kHz (268.44 S) -- default" />
        <Enum name="110" start="0b110" description="31.25kHz (536.87 S)" />
        <Enum name="111" start="0b111" description="15.625kHz (1073.74 S)" />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="LENIENCY_LSB" access="Read/Write" description="LENIENCY LSB" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LENIENCY_LSB" description="Leniency LSB Register" />
    </Register>
    <Register start="+0x9C" size="4" name="LENIENCY_MSB" access="Read/Write" description="LENIENCY MSB" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LENIENCY_MSB" description="Leniency MSB Register" />
    </Register>
    <Register start="+0xA0" size="4" name="PART_ID" access="ReadOnly" description="PART ID" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PART_ID" description="802.15.4 Part ID" />
    </Register>
    <Register start="+0x100" size="2" name="PKT_BUFFER_TX0" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x102" size="2" name="PKT_BUFFER_TX1" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x104" size="2" name="PKT_BUFFER_TX2" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x106" size="2" name="PKT_BUFFER_TX3" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x108" size="2" name="PKT_BUFFER_TX4" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x10A" size="2" name="PKT_BUFFER_TX5" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x10C" size="2" name="PKT_BUFFER_TX6" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x10E" size="2" name="PKT_BUFFER_TX7" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x110" size="2" name="PKT_BUFFER_TX8" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x112" size="2" name="PKT_BUFFER_TX9" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x114" size="2" name="PKT_BUFFER_TX10" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x116" size="2" name="PKT_BUFFER_TX11" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x118" size="2" name="PKT_BUFFER_TX12" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x11A" size="2" name="PKT_BUFFER_TX13" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x11C" size="2" name="PKT_BUFFER_TX14" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x11E" size="2" name="PKT_BUFFER_TX15" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x120" size="2" name="PKT_BUFFER_TX16" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x122" size="2" name="PKT_BUFFER_TX17" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x124" size="2" name="PKT_BUFFER_TX18" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x126" size="2" name="PKT_BUFFER_TX19" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x128" size="2" name="PKT_BUFFER_TX20" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x12A" size="2" name="PKT_BUFFER_TX21" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x12C" size="2" name="PKT_BUFFER_TX22" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x12E" size="2" name="PKT_BUFFER_TX23" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x130" size="2" name="PKT_BUFFER_TX24" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x132" size="2" name="PKT_BUFFER_TX25" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x134" size="2" name="PKT_BUFFER_TX26" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x136" size="2" name="PKT_BUFFER_TX27" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x138" size="2" name="PKT_BUFFER_TX28" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x13A" size="2" name="PKT_BUFFER_TX29" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x13C" size="2" name="PKT_BUFFER_TX30" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x13E" size="2" name="PKT_BUFFER_TX31" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x140" size="2" name="PKT_BUFFER_TX32" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x142" size="2" name="PKT_BUFFER_TX33" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x144" size="2" name="PKT_BUFFER_TX34" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x146" size="2" name="PKT_BUFFER_TX35" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x148" size="2" name="PKT_BUFFER_TX36" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x14A" size="2" name="PKT_BUFFER_TX37" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x14C" size="2" name="PKT_BUFFER_TX38" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x14E" size="2" name="PKT_BUFFER_TX39" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x150" size="2" name="PKT_BUFFER_TX40" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x152" size="2" name="PKT_BUFFER_TX41" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x154" size="2" name="PKT_BUFFER_TX42" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x156" size="2" name="PKT_BUFFER_TX43" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x158" size="2" name="PKT_BUFFER_TX44" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x15A" size="2" name="PKT_BUFFER_TX45" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x15C" size="2" name="PKT_BUFFER_TX46" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x15E" size="2" name="PKT_BUFFER_TX47" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x160" size="2" name="PKT_BUFFER_TX48" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x162" size="2" name="PKT_BUFFER_TX49" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x164" size="2" name="PKT_BUFFER_TX50" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x166" size="2" name="PKT_BUFFER_TX51" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x168" size="2" name="PKT_BUFFER_TX52" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x16A" size="2" name="PKT_BUFFER_TX53" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x16C" size="2" name="PKT_BUFFER_TX54" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x16E" size="2" name="PKT_BUFFER_TX55" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x170" size="2" name="PKT_BUFFER_TX56" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x172" size="2" name="PKT_BUFFER_TX57" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x174" size="2" name="PKT_BUFFER_TX58" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x176" size="2" name="PKT_BUFFER_TX59" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x178" size="2" name="PKT_BUFFER_TX60" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x17A" size="2" name="PKT_BUFFER_TX61" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x17C" size="2" name="PKT_BUFFER_TX62" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x17E" size="2" name="PKT_BUFFER_TX63" access="Read/Write" description="Packet Buffer TX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_TX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x180" size="2" name="PKT_BUFFER_RX0" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x182" size="2" name="PKT_BUFFER_RX1" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x184" size="2" name="PKT_BUFFER_RX2" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x186" size="2" name="PKT_BUFFER_RX3" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x188" size="2" name="PKT_BUFFER_RX4" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x18A" size="2" name="PKT_BUFFER_RX5" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x18C" size="2" name="PKT_BUFFER_RX6" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x18E" size="2" name="PKT_BUFFER_RX7" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x190" size="2" name="PKT_BUFFER_RX8" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x192" size="2" name="PKT_BUFFER_RX9" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x194" size="2" name="PKT_BUFFER_RX10" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x196" size="2" name="PKT_BUFFER_RX11" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x198" size="2" name="PKT_BUFFER_RX12" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x19A" size="2" name="PKT_BUFFER_RX13" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x19C" size="2" name="PKT_BUFFER_RX14" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x19E" size="2" name="PKT_BUFFER_RX15" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1A0" size="2" name="PKT_BUFFER_RX16" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1A2" size="2" name="PKT_BUFFER_RX17" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1A4" size="2" name="PKT_BUFFER_RX18" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1A6" size="2" name="PKT_BUFFER_RX19" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1A8" size="2" name="PKT_BUFFER_RX20" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1AA" size="2" name="PKT_BUFFER_RX21" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1AC" size="2" name="PKT_BUFFER_RX22" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1AE" size="2" name="PKT_BUFFER_RX23" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1B0" size="2" name="PKT_BUFFER_RX24" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1B2" size="2" name="PKT_BUFFER_RX25" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1B4" size="2" name="PKT_BUFFER_RX26" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1B6" size="2" name="PKT_BUFFER_RX27" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1B8" size="2" name="PKT_BUFFER_RX28" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1BA" size="2" name="PKT_BUFFER_RX29" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1BC" size="2" name="PKT_BUFFER_RX30" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1BE" size="2" name="PKT_BUFFER_RX31" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1C0" size="2" name="PKT_BUFFER_RX32" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1C2" size="2" name="PKT_BUFFER_RX33" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1C4" size="2" name="PKT_BUFFER_RX34" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1C6" size="2" name="PKT_BUFFER_RX35" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1C8" size="2" name="PKT_BUFFER_RX36" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1CA" size="2" name="PKT_BUFFER_RX37" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1CC" size="2" name="PKT_BUFFER_RX38" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1CE" size="2" name="PKT_BUFFER_RX39" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1D0" size="2" name="PKT_BUFFER_RX40" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1D2" size="2" name="PKT_BUFFER_RX41" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1D4" size="2" name="PKT_BUFFER_RX42" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1D6" size="2" name="PKT_BUFFER_RX43" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1D8" size="2" name="PKT_BUFFER_RX44" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1DA" size="2" name="PKT_BUFFER_RX45" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1DC" size="2" name="PKT_BUFFER_RX46" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1DE" size="2" name="PKT_BUFFER_RX47" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1E0" size="2" name="PKT_BUFFER_RX48" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1E2" size="2" name="PKT_BUFFER_RX49" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1E4" size="2" name="PKT_BUFFER_RX50" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1E6" size="2" name="PKT_BUFFER_RX51" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1E8" size="2" name="PKT_BUFFER_RX52" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1EA" size="2" name="PKT_BUFFER_RX53" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1EC" size="2" name="PKT_BUFFER_RX54" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1EE" size="2" name="PKT_BUFFER_RX55" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1F0" size="2" name="PKT_BUFFER_RX56" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1F2" size="2" name="PKT_BUFFER_RX57" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1F4" size="2" name="PKT_BUFFER_RX58" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1F6" size="2" name="PKT_BUFFER_RX59" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1F8" size="2" name="PKT_BUFFER_RX60" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1FA" size="2" name="PKT_BUFFER_RX61" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1FC" size="2" name="PKT_BUFFER_RX62" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
    <Register start="+0x1FE" size="2" name="PKT_BUFFER_RX63" access="Read/Write" description="Packet Buffer RX" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PKT_BUFFER_RX" description="Packet Buffer Entry" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ANT" start="0x4005E000" description="ANT">
    <Register start="+0" size="4" name="IRQ_CTRL" access="Read/Write" description="IRQ CONTROL" reset_value="0" reset_mask="0x7FFFFC00">
      <BitField start="0" size="1" name="SEQ_END_IRQ" description="Sequence End Interrupt">
        <Enum name="0" start="0b0" description="Sequence End Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Sequence End Interrupt is asserted." />
      </BitField>
      <BitField start="1" size="1" name="TX_IRQ" description="TX Interrupt">
        <Enum name="0" start="0b0" description="TX Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="TX Interrupt is asserted." />
      </BitField>
      <BitField start="2" size="1" name="RX_IRQ" description="RX Interrupt">
        <Enum name="0" start="0b0" description="RX Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="RX Interrupt is asserted." />
      </BitField>
      <BitField start="3" size="1" name="NTW_ADR_IRQ" description="Network Address Match Interrupt">
        <Enum name="0" start="0b0" description="Network Address Match Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Network Address Match Interrupt is asserted." />
      </BitField>
      <BitField start="4" size="1" name="T1_IRQ" description="Timer1 (T1) Compare Interrupt">
        <Enum name="0" start="0b0" description="Timer1 (T1) Compare Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Timer1 (T1) Compare Interrupt is asserted." />
      </BitField>
      <BitField start="5" size="1" name="T2_IRQ" description="Timer2 (T2) Compare Interrupt">
        <Enum name="0" start="0b0" description="Timer2 (T2) Compare Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Timer2 (T2) Compare Interrupt is asserted." />
      </BitField>
      <BitField start="6" size="1" name="PLL_UNLOCK_IRQ" description="PLL Unlock Interrupt">
        <Enum name="0" start="0b0" description="PLL Unlock Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="PLL Unlock Interrupt is asserted." />
      </BitField>
      <BitField start="7" size="1" name="WAKE_IRQ" description="Wake Interrrupt">
        <Enum name="0" start="0b0" description="Wake Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Wake Interrupt is asserted." />
      </BitField>
      <BitField start="8" size="1" name="RX_WATERMARK_IRQ" description="RX Watermark Interrupt">
        <Enum name="0" start="0b0" description="RX Watermark Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="RX Watermark Interrupt is asserted." />
      </BitField>
      <BitField start="9" size="1" name="TSM_IRQ" description="TSM Interrupt">
        <Enum name="0" start="0b0" description="TSM0_IRQ and TSM1_IRQ are both clear." />
        <Enum name="1" start="0b1" description="Indicates TSM0_IRQ or TSM1_IRQ is set in XCVR_STATUS." />
      </BitField>
      <BitField start="16" size="1" name="SEQ_END_IRQ_EN" description="SEQ_END_IRQ Enable">
        <Enum name="0" start="0b0" description="Sequence End Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Sequence End Interrupt is enabled." />
      </BitField>
      <BitField start="17" size="1" name="TX_IRQ_EN" description="TX_IRQ Enable">
        <Enum name="0" start="0b0" description="TX Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="TX Interrupt is enabled." />
      </BitField>
      <BitField start="18" size="1" name="RX_IRQ_EN" description="RX_IRQ Enable">
        <Enum name="0" start="0b0" description="RX Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="RX Interrupt is enabled." />
      </BitField>
      <BitField start="19" size="1" name="NTW_ADR_IRQ_EN" description="NTW_ADR_IRQ Enable">
        <Enum name="0" start="0b0" description="Network Address Match Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Network Address Match Interrupt is enabled." />
      </BitField>
      <BitField start="20" size="1" name="T1_IRQ_EN" description="T1_IRQ Enable">
        <Enum name="0" start="0b0" description="Timer1 (T1) Compare Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Timer1 (T1) Compare Interrupt is enabled." />
      </BitField>
      <BitField start="21" size="1" name="T2_IRQ_EN" description="T2_IRQ Enable">
        <Enum name="0" start="0b0" description="Timer1 (T2) Compare Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Timer1 (T2) Compare Interrupt is enabled." />
      </BitField>
      <BitField start="22" size="1" name="PLL_UNLOCK_IRQ_EN" description="PLL_UNLOCK_IRQ Enable">
        <Enum name="0" start="0b0" description="PLL Unlock Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="PLL Unlock Interrupt is enabled." />
      </BitField>
      <BitField start="23" size="1" name="WAKE_IRQ_EN" description="WAKE_IRQ Enable">
        <Enum name="0" start="0b0" description="Wake Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Wake Interrupt is enabled." />
      </BitField>
      <BitField start="24" size="1" name="RX_WATERMARK_IRQ_EN" description="RX_WATERMARK_IRQ Enable">
        <Enum name="0" start="0b0" description="RX Watermark Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="RX Watermark Interrupt is enabled." />
      </BitField>
      <BitField start="25" size="1" name="TSM_IRQ_EN" description="TSM_IRQ Enable">
        <Enum name="0" start="0b0" description="TSM Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="TSM Interrupt is enabled." />
      </BitField>
      <BitField start="26" size="1" name="ANT_IRQ_EN" description="ANT_IRQ Master Enable">
        <Enum name="0" start="0b0" description="All ANT Interrupts are disabled." />
        <Enum name="1" start="0b1" description="All ANT Interrupts can be enabled." />
      </BitField>
      <BitField start="27" size="1" name="CRC_IGNORE" description="CRC Ignore">
        <Enum name="0" start="0b0" description="RX_IRQ will not be asserted for a received packet which fails CRC verification." />
        <Enum name="1" start="0b1" description="RX_IRQ will be asserted even for a received packet which fails CRC verification." />
      </BitField>
      <BitField start="31" size="1" name="CRC_VALID" description="CRC Valid">
        <Enum name="0" start="0b0" description="CRC of RX packet is not valid." />
        <Enum name="1" start="0b1" description="CRC of RX packet is valid." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="EVENT_TMR" access="Read/Write" description="EVENT TIMER" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="24" name="EVENT_TMR" description="Event Timer" />
      <BitField start="24" size="1" name="EVENT_TMR_LD" description="Event Timer Load" />
      <BitField start="25" size="1" name="EVENT_TMR_ADD" description="Event Timer Add" />
    </Register>
    <Register start="+0x8" size="4" name="T1_CMP" access="Read/Write" description="T1 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T1_CMP" description="Timer1 (T1) Compare Value" />
      <BitField start="24" size="1" name="T1_CMP_EN" description="Timer1 (T1) Compare Enable" />
    </Register>
    <Register start="+0xC" size="4" name="T2_CMP" access="Read/Write" description="T2 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T2_CMP" description="Timer2 (T2) Compare Value" />
      <BitField start="24" size="1" name="T2_CMP_EN" description="Timer2 (T2) Compare Enable" />
    </Register>
    <Register start="+0x10" size="4" name="TIMESTAMP" access="ReadOnly" description="TIMESTAMP" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="24" name="TIMESTAMP" description="Received Packet Timestamp" />
    </Register>
    <Register start="+0x14" size="4" name="XCVR_CTRL" access="Read/Write" description="TRANSCEIVER CONTROL" reset_value="0x121200" reset_mask="0x78FFFFFF">
      <BitField start="0" size="4" name="SEQCMD" description="Sequence Commands">
        <Enum name="0x0" start="0b0000" description="No Action" />
        <Enum name="0x1" start="0b0001" description="TX Start Now" />
        <Enum name="0x2" start="0b0010" description="TX Start @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x3" start="0b0011" description="TX Start @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0x4" start="0b0100" description="TX Cancel -- Cancels pending TX events but do not abort a TX-in-progress" />
        <Enum name="0x5" start="0b0101" description="RX Start Now" />
        <Enum name="0x6" start="0b0110" description="RX Start @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x7" start="0b0111" description="RX Start @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0x8" start="0b1000" description="RX Stop @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x9" start="0b1001" description="RX Stop @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0xA" start="0b1010" description="RX Cancel -- Cancels pending RX events but do not abort a RX-in-progress" />
        <Enum name="0xB" start="0b1011" description="Abort All - Cancels all pending events and abort any sequence-in-progress" />
      </BitField>
      <BitField start="8" size="6" name="TX_PKT_LENGTH" description="Transmit Packet Length" />
      <BitField start="16" size="6" name="RX_PKT_LENGTH" description="Receive Packet Length" />
      <BitField start="24" size="3" name="CMDDEC_CS" description="Command Decode" />
      <BitField start="31" size="1" name="XCVR_BUSY" description="Transceiver Busy">
        <Enum name="0" start="0b0" description="IDLE" />
        <Enum name="1" start="0b1" description="BUSY" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="XCVR_STS" access="ReadOnly" description="TRANSCEIVER STATUS" reset_value="0" reset_mask="0xFF006000">
      <BitField start="0" size="1" name="TX_START_T1_PEND" description="TX T1 Start Pending Status" />
      <BitField start="1" size="1" name="TX_START_T2_PEND" description="TX T2 Start Pending Status" />
      <BitField start="2" size="1" name="TX_IN_WARMUP" description="TX Warmup Status" />
      <BitField start="3" size="1" name="TX_IN_PROGRESS" description="TX in Progress Status" />
      <BitField start="4" size="1" name="TX_IN_WARMDN" description="TX Warmdown Status" />
      <BitField start="5" size="1" name="RX_START_T1_PEND" description="RX T1 Start Pending Status" />
      <BitField start="6" size="1" name="RX_START_T2_PEND" description="RX T2 Start Pending Status" />
      <BitField start="7" size="1" name="RX_STOP_T1_PEND" description="RX T1 Stop Pending Status" />
      <BitField start="8" size="1" name="RX_STOP_T2_PEND" description="RX T2 Start Pending Status" />
      <BitField start="9" size="1" name="RX_IN_WARMUP" description="RX Warmup Status" />
      <BitField start="10" size="1" name="RX_IN_SEARCH" description="RX Search Status" />
      <BitField start="11" size="1" name="RX_IN_PROGRESS" description="RX in Progress Status" />
      <BitField start="12" size="1" name="RX_IN_WARMDN" description="RX Warmdown Status" />
      <BitField start="15" size="1" name="CRC_VALID" description="CRC Valid Indicator">
        <Enum name="0" start="0b0" description="CRC is not valid for RX packet." />
        <Enum name="1" start="0b1" description="CRC is valid for RX packet." />
      </BitField>
      <BitField start="16" size="8" name="RSSI" description="Received Signal Stength Indicator" />
    </Register>
    <Register start="+0x1C" size="4" name="XCVR_CFG" access="Read/Write" description="TRANSCEIVER CONFIGURATION" reset_value="0" reset_mask="0xFF0000FF">
      <BitField start="0" size="1" name="TX_WHITEN_DIS" description="TX Whitening Disable" />
      <BitField start="1" size="1" name="RX_DEWHITEN_DIS" description="RX De-Whitening Disable" />
      <BitField start="2" size="1" name="SW_CRC_EN" description="Software CRC Enable" />
      <BitField start="4" size="2" name="PREAMBLE_SZ" description="Preamble Size" />
      <BitField start="8" size="8" name="TX_WARMUP" description="Transmit Warmup Time" />
      <BitField start="16" size="8" name="RX_WARMUP" description="Receive Warmup Time" />
    </Register>
    <Register start="+0x20" size="4" name="CHANNEL_NUM" access="Read/Write" description="CHANNEL NUMBER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CHANNEL_NUM" description="Channel Number" />
    </Register>
    <Register start="+0x24" size="4" name="TX_POWER" access="Read/Write" description="TRANSMIT POWER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TX_POWER" description="Transmit Power" />
    </Register>
    <Register start="+0x28" size="4" name="NTW_ADR_CTRL" access="Read/Write" description="NETWORK ADDRESS CONTROL" reset_value="0x5500" reset_mask="0xFFFFFF0F">
      <BitField start="0" size="4" name="NTW_ADR_EN" description="Network Address Match Enable" />
      <BitField start="4" size="4" name="NTW_ADR_MCH" description="Network Address Match Status" />
      <BitField start="8" size="2" name="NTW_ADR0_SZ" description="Network Address Match Size">
        <Enum name="0" start="0b00" description="1 octet" />
        <Enum name="1" start="0b01" description="2 octets" />
        <Enum name="2" start="0b10" description="3 octets" />
        <Enum name="3" start="0b11" description="4 octets" />
      </BitField>
      <BitField start="10" size="2" name="NTW_ADR1_SZ" description="Network Address Match Size">
        <Enum name="0" start="0b00" description="1 octet" />
        <Enum name="1" start="0b01" description="2 octets" />
        <Enum name="2" start="0b10" description="3 octets" />
        <Enum name="3" start="0b11" description="4 octets" />
      </BitField>
      <BitField start="12" size="2" name="NTW_ADR2_SZ" description="Network Address Match Size">
        <Enum name="0" start="0b00" description="1 octet" />
        <Enum name="1" start="0b01" description="2 octets" />
        <Enum name="2" start="0b10" description="3 octets" />
        <Enum name="3" start="0b11" description="4 octets" />
      </BitField>
      <BitField start="14" size="2" name="NTW_ADR3_SZ" description="Network Address Match Size">
        <Enum name="0" start="0b00" description="1 octet" />
        <Enum name="1" start="0b01" description="2 octets" />
        <Enum name="2" start="0b10" description="3 octets" />
        <Enum name="3" start="0b11" description="4 octets" />
      </BitField>
      <BitField start="16" size="3" name="NTW_ADR_THR0" description="Network Address Match Bit Error Threshold 0" />
      <BitField start="20" size="3" name="NTW_ADR_THR1" description="Network Address Match Bit Error Threshold 1" />
      <BitField start="24" size="3" name="NTW_ADR_THR2" description="Network Address Match Bit Error Threshold 2" />
      <BitField start="28" size="3" name="NTW_ADR_THR3" description="Network Address Match Bit Error Threshold 3" />
    </Register>
    <Register start="+0x2C" size="4" name="NTW_ADR_0" access="Read/Write" description="NETWORK ADDRESS 0" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_0" description="Network Address 0" />
    </Register>
    <Register start="+0x30" size="4" name="NTW_ADR_1" access="Read/Write" description="NETWORK ADDRESS 1" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_1" description="Network Address 1" />
    </Register>
    <Register start="+0x34" size="4" name="NTW_ADR_2" access="Read/Write" description="NETWORK ADDRESS 2" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_2" description="Network Address 2" />
    </Register>
    <Register start="+0x38" size="4" name="NTW_ADR_3" access="Read/Write" description="NETWORK ADDRESS 3" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_3" description="Network Address 2" />
    </Register>
    <Register start="+0x3C" size="4" name="RX_WATERMARK" access="Read/Write" description="RX WATERMARK" reset_value="0x7F" reset_mask="0xFF80FFFF">
      <BitField start="0" size="7" name="RX_WATERMARK" description="RX Watermark" />
      <BitField start="16" size="7" name="BYTE_COUNTER" description="Byte Counter">
        <Enum name="0" start="0b0" description="First Byte of Network Address" />
        <Enum name="1" start="0b1" description="Second Byte of Network Address" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="DSM_CTRL" access="Read/Write" description="DSM CONTROL" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="ANT_SLEEP_EN" description="ANT DSM Sleep Enable" />
    </Register>
    <Register start="+0x44" size="4" name="PART_ID" access="ReadOnly" description="PART ID" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PART_ID" description="Part ID" />
    </Register>
    <Register start="+0x100" size="2" name="PACKET_BUFFER_0" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x102" size="2" name="PACKET_BUFFER_1" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x104" size="2" name="PACKET_BUFFER_2" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x106" size="2" name="PACKET_BUFFER_3" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x108" size="2" name="PACKET_BUFFER_4" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x10A" size="2" name="PACKET_BUFFER_5" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x10C" size="2" name="PACKET_BUFFER_6" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x10E" size="2" name="PACKET_BUFFER_7" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x110" size="2" name="PACKET_BUFFER_8" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x112" size="2" name="PACKET_BUFFER_9" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x114" size="2" name="PACKET_BUFFER_10" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x116" size="2" name="PACKET_BUFFER_11" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x118" size="2" name="PACKET_BUFFER_12" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x11A" size="2" name="PACKET_BUFFER_13" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x11C" size="2" name="PACKET_BUFFER_14" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x11E" size="2" name="PACKET_BUFFER_15" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x120" size="2" name="PACKET_BUFFER_16" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x122" size="2" name="PACKET_BUFFER_17" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x124" size="2" name="PACKET_BUFFER_18" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x126" size="2" name="PACKET_BUFFER_19" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x128" size="2" name="PACKET_BUFFER_20" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x12A" size="2" name="PACKET_BUFFER_21" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x12C" size="2" name="PACKET_BUFFER_22" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x12E" size="2" name="PACKET_BUFFER_23" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x130" size="2" name="PACKET_BUFFER_24" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x132" size="2" name="PACKET_BUFFER_25" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x134" size="2" name="PACKET_BUFFER_26" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x136" size="2" name="PACKET_BUFFER_27" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x138" size="2" name="PACKET_BUFFER_28" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x13A" size="2" name="PACKET_BUFFER_29" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x13C" size="2" name="PACKET_BUFFER_30" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x13E" size="2" name="PACKET_BUFFER_31" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x140" size="2" name="PACKET_BUFFER_32" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x142" size="2" name="PACKET_BUFFER_33" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x144" size="2" name="PACKET_BUFFER_34" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x146" size="2" name="PACKET_BUFFER_35" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x148" size="2" name="PACKET_BUFFER_36" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x14A" size="2" name="PACKET_BUFFER_37" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x14C" size="2" name="PACKET_BUFFER_38" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x14E" size="2" name="PACKET_BUFFER_39" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x150" size="2" name="PACKET_BUFFER_40" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x152" size="2" name="PACKET_BUFFER_41" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x154" size="2" name="PACKET_BUFFER_42" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x156" size="2" name="PACKET_BUFFER_43" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x158" size="2" name="PACKET_BUFFER_44" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x15A" size="2" name="PACKET_BUFFER_45" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x15C" size="2" name="PACKET_BUFFER_46" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x15E" size="2" name="PACKET_BUFFER_47" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x160" size="2" name="PACKET_BUFFER_48" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x162" size="2" name="PACKET_BUFFER_49" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x164" size="2" name="PACKET_BUFFER_50" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x166" size="2" name="PACKET_BUFFER_51" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x168" size="2" name="PACKET_BUFFER_52" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x16A" size="2" name="PACKET_BUFFER_53" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x16C" size="2" name="PACKET_BUFFER_54" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x16E" size="2" name="PACKET_BUFFER_55" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x170" size="2" name="PACKET_BUFFER_56" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x172" size="2" name="PACKET_BUFFER_57" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x174" size="2" name="PACKET_BUFFER_58" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x176" size="2" name="PACKET_BUFFER_59" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x178" size="2" name="PACKET_BUFFER_60" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x17A" size="2" name="PACKET_BUFFER_61" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x17C" size="2" name="PACKET_BUFFER_62" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
    <Register start="+0x17E" size="2" name="PACKET_BUFFER_63" access="Read/Write" description="PACKET BUFFER" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="PACKET_BUFFER" description="PACKET BUFFER RAM" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GENFSK" start="0x4005F000" description="GENERIC_FSK">
    <Register start="+0" size="4" name="IRQ_CTRL" access="Read/Write" description="IRQ CONTROL" reset_value="0" reset_mask="0x7FFFFC00">
      <BitField start="0" size="1" name="SEQ_END_IRQ" description="Sequence End Interrupt">
        <Enum name="0" start="0b0" description="Sequence End Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Sequence End Interrupt is asserted." />
      </BitField>
      <BitField start="1" size="1" name="TX_IRQ" description="TX Interrupt">
        <Enum name="0" start="0b0" description="TX Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="TX Interrupt is asserted." />
      </BitField>
      <BitField start="2" size="1" name="RX_IRQ" description="RX Interrupt">
        <Enum name="0" start="0b0" description="RX Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="RX Interrupt is asserted." />
      </BitField>
      <BitField start="3" size="1" name="NTW_ADR_IRQ" description="Network Address Match Interrupt">
        <Enum name="0" start="0b0" description="Network Address Match Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Network Address Match Interrupt is asserted." />
      </BitField>
      <BitField start="4" size="1" name="T1_IRQ" description="Timer1 (T1) Compare Interrupt">
        <Enum name="0" start="0b0" description="Timer1 (T1) Compare Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Timer1 (T1) Compare Interrupt is asserted." />
      </BitField>
      <BitField start="5" size="1" name="T2_IRQ" description="Timer2 (T2) Compare Interrupt">
        <Enum name="0" start="0b0" description="Timer2 (T2) Compare Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Timer2 (T2) Compare Interrupt is asserted." />
      </BitField>
      <BitField start="6" size="1" name="PLL_UNLOCK_IRQ" description="PLL Unlock Interrupt">
        <Enum name="0" start="0b0" description="PLL Unlock Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="PLL Unlock Interrupt is asserted." />
      </BitField>
      <BitField start="7" size="1" name="WAKE_IRQ" description="Wake Interrrupt">
        <Enum name="0" start="0b0" description="Wake Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="Wake Interrupt is asserted." />
      </BitField>
      <BitField start="8" size="1" name="RX_WATERMARK_IRQ" description="RX Watermark Interrupt">
        <Enum name="0" start="0b0" description="RX Watermark Interrupt is not asserted." />
        <Enum name="1" start="0b1" description="RX Watermark Interrupt is asserted." />
      </BitField>
      <BitField start="9" size="1" name="TSM_IRQ" description="TSM Interrupt">
        <Enum name="0" start="0b0" description="TSM0_IRQ and TSM1_IRQ are both clear." />
        <Enum name="1" start="0b1" description="Indicates TSM0_IRQ or TSM1_IRQ is set in XCVR_STATUS." />
      </BitField>
      <BitField start="16" size="1" name="SEQ_END_IRQ_EN" description="SEQ_END_IRQ Enable">
        <Enum name="0" start="0b0" description="Sequence End Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Sequence End Interrupt is enabled." />
      </BitField>
      <BitField start="17" size="1" name="TX_IRQ_EN" description="TX_IRQ Enable">
        <Enum name="0" start="0b0" description="TX Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="TX Interrupt is enabled." />
      </BitField>
      <BitField start="18" size="1" name="RX_IRQ_EN" description="RX_IRQ Enable">
        <Enum name="0" start="0b0" description="RX Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="RX Interrupt is enabled." />
      </BitField>
      <BitField start="19" size="1" name="NTW_ADR_IRQ_EN" description="NTW_ADR_IRQ Enable">
        <Enum name="0" start="0b0" description="Network Address Match Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Network Address Match Interrupt is enabled." />
      </BitField>
      <BitField start="20" size="1" name="T1_IRQ_EN" description="T1_IRQ Enable">
        <Enum name="0" start="0b0" description="Timer1 (T1) Compare Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Timer1 (T1) Compare Interrupt is enabled." />
      </BitField>
      <BitField start="21" size="1" name="T2_IRQ_EN" description="T2_IRQ Enable">
        <Enum name="0" start="0b0" description="Timer1 (T2) Compare Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Timer1 (T2) Compare Interrupt is enabled." />
      </BitField>
      <BitField start="22" size="1" name="PLL_UNLOCK_IRQ_EN" description="PLL_UNLOCK_IRQ Enable">
        <Enum name="0" start="0b0" description="PLL Unlock Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="PLL Unlock Interrupt is enabled." />
      </BitField>
      <BitField start="23" size="1" name="WAKE_IRQ_EN" description="WAKE_IRQ Enable">
        <Enum name="0" start="0b0" description="Wake Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="Wake Interrupt is enabled." />
      </BitField>
      <BitField start="24" size="1" name="RX_WATERMARK_IRQ_EN" description="RX_WATERMARK_IRQ Enable">
        <Enum name="0" start="0b0" description="RX Watermark Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="RX Watermark Interrupt is enabled." />
      </BitField>
      <BitField start="25" size="1" name="TSM_IRQ_EN" description="TSM_IRQ Enable">
        <Enum name="0" start="0b0" description="TSM Interrupt is not enabled." />
        <Enum name="1" start="0b1" description="TSM Interrupt is enabled." />
      </BitField>
      <BitField start="26" size="1" name="GENERIC_FSK_IRQ_EN" description="GENERIC_FSK_IRQ Master Enable">
        <Enum name="0" start="0b0" description="All GENERIC_FSK Interrupts are disabled." />
        <Enum name="1" start="0b1" description="All GENERIC_FSK Interrupts can be enabled." />
      </BitField>
      <BitField start="27" size="1" name="CRC_IGNORE" description="CRC Ignore">
        <Enum name="0" start="0b0" description="RX_IRQ will not be asserted for a received packet which fails CRC verification." />
        <Enum name="1" start="0b1" description="RX_IRQ will be asserted even for a received packet which fails CRC verification." />
      </BitField>
      <BitField start="31" size="1" name="CRC_VALID" description="CRC Valid">
        <Enum name="0" start="0b0" description="CRC of RX packet is not valid." />
        <Enum name="1" start="0b1" description="CRC of RX packet is valid." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="EVENT_TMR" access="Read/Write" description="EVENT TIMER" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="24" name="EVENT_TMR" description="Event Timer" />
      <BitField start="24" size="1" name="EVENT_TMR_LD" description="Event Timer Load" />
      <BitField start="25" size="1" name="EVENT_TMR_ADD" description="Event Timer Add" />
    </Register>
    <Register start="+0x8" size="4" name="T1_CMP" access="Read/Write" description="T1 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T1_CMP" description="Timer1 (T1) Compare Value" />
      <BitField start="24" size="1" name="T1_CMP_EN" description="Timer1 (T1) Compare Enable" />
    </Register>
    <Register start="+0xC" size="4" name="T2_CMP" access="Read/Write" description="T2 COMPARE" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="T2_CMP" description="Timer2 (T2) Compare Value" />
      <BitField start="24" size="1" name="T2_CMP_EN" description="Timer2 (T2) Compare Enable" />
    </Register>
    <Register start="+0x10" size="4" name="TIMESTAMP" access="ReadOnly" description="TIMESTAMP" reset_value="0" reset_mask="0xFF000000">
      <BitField start="0" size="24" name="TIMESTAMP" description="Received Packet Timestamp" />
    </Register>
    <Register start="+0x14" size="4" name="XCVR_CTRL" access="Read/Write" description="TRANSCEIVER CONTROL" reset_value="0" reset_mask="0x78FFFFFF">
      <BitField start="0" size="4" name="SEQCMD" description="Sequence Commands">
        <Enum name="0x0" start="0b0000" description="No Action" />
        <Enum name="0x1" start="0b0001" description="TX Start Now" />
        <Enum name="0x2" start="0b0010" description="TX Start @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x3" start="0b0011" description="TX Start @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0x4" start="0b0100" description="TX Cancel -- Cancels pending TX events but do not abort a TX-in-progress" />
        <Enum name="0x5" start="0b0101" description="RX Start Now" />
        <Enum name="0x6" start="0b0110" description="RX Start @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x7" start="0b0111" description="RX Start @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0x8" start="0b1000" description="RX Stop @ T1 Timer Compare Match (EVENT_TMR = T1_CMP)" />
        <Enum name="0x9" start="0b1001" description="RX Stop @ T2 Timer Compare Match (EVENT_TMR = T2_CMP)" />
        <Enum name="0xA" start="0b1010" description="RX Cancel -- Cancels pending RX events but do not abort a RX-in-progress" />
        <Enum name="0xB" start="0b1011" description="Abort All - Cancels all pending events and abort any sequence-in-progress" />
      </BitField>
      <BitField start="24" size="3" name="CMDDEC_CS" description="Command Decode" />
      <BitField start="31" size="1" name="XCVR_BUSY" description="Transceiver Busy">
        <Enum name="0" start="0b0" description="IDLE" />
        <Enum name="1" start="0b1" description="BUSY" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="XCVR_STS" access="ReadOnly" description="TRANSCEIVER STATUS" reset_value="0" reset_mask="0x2000">
      <BitField start="0" size="1" name="TX_START_T1_PEND" description="TX T1 Start Pending Status" />
      <BitField start="1" size="1" name="TX_START_T2_PEND" description="TX T2 Start Pending Status" />
      <BitField start="2" size="1" name="TX_IN_WARMUP" description="TX Warmup Status" />
      <BitField start="3" size="1" name="TX_IN_PROGRESS" description="TX in Progress Status" />
      <BitField start="4" size="1" name="TX_IN_WARMDN" description="TX Warmdown Status" />
      <BitField start="5" size="1" name="RX_START_T1_PEND" description="RX T1 Start Pending Status" />
      <BitField start="6" size="1" name="RX_START_T2_PEND" description="RX T2 Start Pending Status" />
      <BitField start="7" size="1" name="RX_STOP_T1_PEND" description="RX T1 Stop Pending Status" />
      <BitField start="8" size="1" name="RX_STOP_T2_PEND" description="RX T2 Start Pending Status" />
      <BitField start="9" size="1" name="RX_IN_WARMUP" description="RX Warmup Status" />
      <BitField start="10" size="1" name="RX_IN_SEARCH" description="RX Search Status" />
      <BitField start="11" size="1" name="RX_IN_PROGRESS" description="RX in Progress Status" />
      <BitField start="12" size="1" name="RX_IN_WARMDN" description="RX Warmdown Status" />
      <BitField start="14" size="1" name="LQI_VALID" description="LQI Valid Indicator">
        <Enum name="0" start="0b0" description="LQI is not yet valid for RX packet." />
        <Enum name="1" start="0b1" description="LQI is valid for RX packet." />
      </BitField>
      <BitField start="15" size="1" name="CRC_VALID" description="CRC Valid Indicator">
        <Enum name="0" start="0b0" description="CRC is not valid for RX packet." />
        <Enum name="1" start="0b1" description="CRC is valid for RX packet." />
      </BitField>
      <BitField start="16" size="8" name="RSSI" description="Received Signal Stength Indicator, in dBm" />
      <BitField start="24" size="8" name="LQI" description="Link Quality Indicator" />
    </Register>
    <Register start="+0x1C" size="4" name="XCVR_CFG" access="Read/Write" description="TRANSCEIVER CONFIGURATION" reset_value="0" reset_mask="0xFF0000FF">
      <BitField start="0" size="1" name="TX_WHITEN_DIS" description="TX Whitening Disable" />
      <BitField start="1" size="1" name="RX_DEWHITEN_DIS" description="RX De-Whitening Disable" />
      <BitField start="2" size="1" name="SW_CRC_EN" description="Software CRC Enable" />
      <BitField start="4" size="3" name="PREAMBLE_SZ" description="Preamble Size" />
      <BitField start="8" size="8" name="TX_WARMUP" description="Transmit Warmup Time" />
      <BitField start="16" size="8" name="RX_WARMUP" description="Receive Warmup Time" />
    </Register>
    <Register start="+0x20" size="4" name="CHANNEL_NUM" access="Read/Write" description="CHANNEL NUMBER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CHANNEL_NUM" description="Channel Number" />
    </Register>
    <Register start="+0x24" size="4" name="TX_POWER" access="Read/Write" description="TRANSMIT POWER" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TX_POWER" description="Transmit Power" />
    </Register>
    <Register start="+0x28" size="4" name="NTW_ADR_CTRL" access="Read/Write" description="NETWORK ADDRESS CONTROL" reset_value="0x5500" reset_mask="0xFFFFFF0F">
      <BitField start="0" size="4" name="NTW_ADR_EN" description="Network Address Enable">
        <Enum name="0001" start="0b0001" description="Enable Network Address 0 for correlation" />
        <Enum name="0010" start="0b0010" description="Enable Network Address 1 for correlation" />
        <Enum name="0100" start="0b0100" description="Enable Network Address 2 for correlation" />
        <Enum name="1000" start="0b1000" description="Enable Network Address 3 for correlation" />
      </BitField>
      <BitField start="4" size="4" name="NTW_ADR_MCH" description="Network Address Match">
        <Enum name="0001" start="0b0001" description="Network Address 0 has matched" />
        <Enum name="0010" start="0b0010" description="Network Address 1 has matched" />
        <Enum name="0100" start="0b0100" description="Network Address 2 has matched" />
        <Enum name="1000" start="0b1000" description="Network Address 3 has matched" />
      </BitField>
      <BitField start="8" size="2" name="NTW_ADR0_SZ" description="Network Address 0 Size">
        <Enum name="0" start="0b00" description="Network Address 0 requires a 8-bit correlation" />
        <Enum name="1" start="0b01" description="Network Address 0 requires a 16-bit correlation" />
        <Enum name="2" start="0b10" description="Network Address 0 requires a 24-bit correlation" />
        <Enum name="3" start="0b11" description="Network Address 0 requires a 32-bit correlation" />
      </BitField>
      <BitField start="10" size="2" name="NTW_ADR1_SZ" description="Network Address 1 Size">
        <Enum name="0" start="0b00" description="Network Address 1 requires a 8-bit correlation" />
        <Enum name="1" start="0b01" description="Network Address 1 requires a 16-bit correlation" />
        <Enum name="2" start="0b10" description="Network Address 1 requires a 24-bit correlation" />
        <Enum name="3" start="0b11" description="Network Address 1 requires a 32-bit correlation" />
      </BitField>
      <BitField start="12" size="2" name="NTW_ADR2_SZ" description="Network Address 2 Size">
        <Enum name="0" start="0b00" description="Network Address 2 requires a 8-bit correlation" />
        <Enum name="1" start="0b01" description="Network Address 2 requires a 16-bit correlation" />
        <Enum name="2" start="0b10" description="Network Address 2 requires a 24-bit correlation" />
        <Enum name="3" start="0b11" description="Network Address 2 requires a 32-bit correlation" />
      </BitField>
      <BitField start="14" size="2" name="NTW_ADR3_SZ" description="Network Address 3 Size">
        <Enum name="0" start="0b00" description="Network Address 3 requires a 8-bit correlation" />
        <Enum name="1" start="0b01" description="Network Address 3 requires a 16-bit correlation" />
        <Enum name="2" start="0b10" description="Network Address 3 requires a 24-bit correlation" />
        <Enum name="3" start="0b11" description="Network Address 3 requires a 32-bit correlation" />
      </BitField>
      <BitField start="16" size="3" name="NTW_ADR_THR0" description="Network Address 0 Threshold" />
      <BitField start="20" size="3" name="NTW_ADR_THR1" description="Network Address 1 Threshold" />
      <BitField start="24" size="3" name="NTW_ADR_THR2" description="Network Address 2 Threshold" />
      <BitField start="28" size="3" name="NTW_ADR_THR3" description="Network Address 3 Threshold" />
    </Register>
    <Register start="+0x2C" size="4" name="NTW_ADR_0" access="Read/Write" description="NETWORK ADDRESS 0" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_0" description="Network Address 0" />
    </Register>
    <Register start="+0x30" size="4" name="NTW_ADR_1" access="Read/Write" description="NETWORK ADDRESS 1" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_1" description="Network Address 1" />
    </Register>
    <Register start="+0x34" size="4" name="NTW_ADR_2" access="Read/Write" description="NETWORK ADDRESS 2" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_2" description="Network Address 2" />
    </Register>
    <Register start="+0x38" size="4" name="NTW_ADR_3" access="Read/Write" description="NETWORK ADDRESS 3" reset_value="0x55555555" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="NTW_ADR_3" description="Network Address 2" />
    </Register>
    <Register start="+0x3C" size="4" name="RX_WATERMARK" access="Read/Write" description="RECEIVE WATERMARK" reset_value="0xFFF" reset_mask="0xE000FFFF">
      <BitField start="0" size="13" name="RX_WATERMARK" description="Receive Watermark" />
      <BitField start="16" size="13" name="BYTE_COUNTER" description="Byte Counter" />
    </Register>
    <Register start="+0x40" size="4" name="DSM_CTRL" access="Read/Write" description="DSM CONTROL" reset_value="0" reset_mask="0xFFFFFFFE">
      <BitField start="0" size="1" name="GENERIC_FSK_SLEEP_EN" description="GENERIC_FSK DSM Sleep Enable" />
    </Register>
    <Register start="+0x44" size="4" name="PART_ID" access="ReadOnly" description="PART ID" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PART_ID" description="Part ID" />
    </Register>
    <Register start="+0x60" size="4" name="PACKET_CFG" access="Read/Write" description="PACKET CONFIGURATION" reset_value="0x40" reset_mask="0x7F7F7FFF">
      <BitField start="0" size="5" name="LENGTH_SZ" description="LENGTH Size" />
      <BitField start="5" size="1" name="LENGTH_BIT_ORD" description="LENGTH Bit Order">
        <Enum name="0" start="0b0" description="LS Bit First" />
        <Enum name="1" start="0b1" description="MS Bit First" />
      </BitField>
      <BitField start="6" size="2" name="SYNC_ADDR_SZ" description="Sync Address Size" />
      <BitField start="8" size="6" name="LENGTH_ADJ" description="Length Adjustment" />
      <BitField start="15" size="1" name="LENGTH_FAIL" description="Maximum Length Violated Status Bit" />
      <BitField start="16" size="5" name="H0_SZ" description="H0 Size" />
      <BitField start="23" size="1" name="H0_FAIL" description="H0 Violated Status Bit" />
      <BitField start="24" size="5" name="H1_SZ" description="H1 Size" />
      <BitField start="31" size="1" name="H1_FAIL" description="H1 Violated Status Bit" />
    </Register>
    <Register start="+0x64" size="4" name="H0_CFG" access="Read/Write" description="H0 CONFIGURATION" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="H0_MATCH" description="H0 Match Register" />
      <BitField start="16" size="16" name="H0_MASK" description="H0 Mask Register" />
    </Register>
    <Register start="+0x68" size="4" name="H1_CFG" access="Read/Write" description="H1 CONFIGURATION" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="H1_MATCH" description="H1 Match Register" />
      <BitField start="16" size="16" name="H1_MASK" description="H1 Mask Register" />
    </Register>
    <Register start="+0x6C" size="4" name="CRC_CFG" access="Read/Write" description="CRC CONFIGURATION" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SZ" description="CRC Size (in octets)" />
      <BitField start="8" size="4" name="CRC_START_BYTE" description="Configure CRC Start Point" />
      <BitField start="16" size="1" name="CRC_REF_IN" description="CRC Reflect In">
        <Enum name="0" start="0b0" description="do not manipulate input data stream" />
        <Enum name="1" start="0b1" description="reflect each byte in the input stream bitwise" />
      </BitField>
      <BitField start="17" size="1" name="CRC_REF_OUT" description="CRC Reflect Out">
        <Enum name="0" start="0b0" description="do not manipulate CRC result" />
        <Enum name="1" start="0b1" description="CRC result is to be reflected bitwise (operated on entire word)" />
      </BitField>
      <BitField start="18" size="1" name="CRC_BYTE_ORD" description="CRC Byte Order">
        <Enum name="0" start="0b0" description="LS Byte First" />
        <Enum name="1" start="0b1" description="MS Byte First" />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="CRC_INIT" access="Read/Write" description="CRC INITIALIZATION" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_SEED" description="CRC Seed Value" />
    </Register>
    <Register start="+0x74" size="4" name="CRC_POLY" access="Read/Write" description="CRC POLYNOMIAL" reset_value="0x10210000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_POLY" description="CRC Polynomial." />
    </Register>
    <Register start="+0x78" size="4" name="CRC_XOR_OUT" access="Read/Write" description="CRC XOR OUT" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_XOR_OUT" description="CRC XOR OUT Register" />
    </Register>
    <Register start="+0x7C" size="4" name="WHITEN_CFG" access="Read/Write" description="WHITENER CONFIGURATION" reset_value="0x1FF0918" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WHITEN_START" description="Configure Whitener Start Point">
        <Enum name="0" start="0b00" description="no whitening" />
        <Enum name="1" start="0b01" description="start whitening at start-of-H0" />
        <Enum name="2" start="0b10" description="start whitening at start-of-H1 but only if LENGTH &gt; WHITEN_SZ_THR" />
        <Enum name="3" start="0b11" description="start whitening at start-of-payload but only if LENGTH &gt; WHITEN_SZ_THR" />
      </BitField>
      <BitField start="2" size="1" name="WHITEN_END" description="Configure end-of-whitening">
        <Enum name="0" start="0b0" description="end whiten at end-of-payload" />
        <Enum name="1" start="0b1" description="end whiten at end-of-crc" />
      </BitField>
      <BitField start="3" size="1" name="WHITEN_B4_CRC" description="Congifure for Whitening-before-CRC">
        <Enum name="0" start="0b0" description="CRC before whiten/de-whiten" />
        <Enum name="1" start="0b1" description="Whiten/de-whiten before CRC" />
      </BitField>
      <BitField start="4" size="1" name="WHITEN_POLY_TYPE" description="Whiten Polynomial Type" />
      <BitField start="5" size="1" name="WHITEN_REF_IN" description="Whiten Reflect Input" />
      <BitField start="6" size="1" name="WHITEN_PAYLOAD_REINIT" description="Configure for Whitener re-initialization">
        <Enum name="0" start="0b0" description="Don't re-initialize Whitener LFSR at start-of-payload" />
        <Enum name="1" start="0b1" description="Re-initialize Whitener LFSR at start-of-payload" />
      </BitField>
      <BitField start="8" size="4" name="WHITEN_SIZE" description="Length of Whitener LFSR" />
      <BitField start="12" size="1" name="MANCHESTER_EN" description="Configure for Manchester Encoding/Decoding">
        <Enum name="0" start="0b0" description="Disable Manchester encoding (TX) and decoding (RX)" />
        <Enum name="1" start="0b1" description="Enable Manchester encoding (TX) and decoding (RX)" />
      </BitField>
      <BitField start="13" size="1" name="MANCHESTER_INV" description="Configure for Inverted Manchester Encoding">
        <Enum name="0" start="0b0" description="Manchester coding as per 802.3" />
        <Enum name="1" start="0b1" description="Manchester coding as per 802.3 but with the encoding signal inverted" />
      </BitField>
      <BitField start="14" size="1" name="MANCHESTER_START" description="Configure Manchester Encoding Start Point">
        <Enum name="0" start="0b0" description="Start Manchester coding at start-of-payload" />
        <Enum name="1" start="0b1" description="Start Manchester coding at start-of-header" />
      </BitField>
      <BitField start="16" size="9" name="WHITEN_INIT" description="Initialization Value for Whitening/De-whitening" />
    </Register>
    <Register start="+0x80" size="4" name="WHITEN_POLY" access="Read/Write" description="WHITENER POLYNOMIAL" reset_value="0x21" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="WHITEN_POLY" description="Whitener Polynomial" />
    </Register>
    <Register start="+0x84" size="4" name="WHITEN_SZ_THR" access="Read/Write" description="WHITENER SIZE THRESHOLD" reset_value="0x800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WHITEN_SZ_THR" description="Whitener Size Threshold" />
      <BitField start="16" size="7" name="LENGTH_MAX" description="Maximum Length for Received Packets" />
      <BitField start="23" size="1" name="REC_BAD_PKT" description="Receive Bad Packets">
        <Enum name="0" start="0b0" description="packets which fail H0, H1, or LENGTH_MAX result in an automatic recycle after the header is received and parsed" />
        <Enum name="1" start="0b1" description="packets which fail H0, H1, or LENGTH_MAX are received in their entirety" />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="BITRATE" access="Read/Write" description="BIT RATE" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BITRATE" description="Bit Rate">
        <Enum name="0" start="0b00" description="1Mbit/sec" />
        <Enum name="1" start="0b01" description="500Kbit/sec" />
        <Enum name="2" start="0b10" description="250Kbit/sec (not supported if WHITEN_CFG[MANCHESTER_EN]=1" />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="PB_PARTITION" access="Read/Write" description="PACKET BUFFER PARTITION POINT" reset_value="0x220" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="PB_PARTITION" description="Packet Buffer Partition Point" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMT" start="0x40062000" description="Carrier Modulator Transmitter">
    <Register start="+0" size="1" name="CMT_CGH1" access="Read/Write" description="CMT Carrier Generator High Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PH" description="Primary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x1" size="1" name="CMT_CGL1" access="Read/Write" description="CMT Carrier Generator Low Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PL" description="Primary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x2" size="1" name="CMT_CGH2" access="Read/Write" description="CMT Carrier Generator High Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SH" description="Secondary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x3" size="1" name="CMT_CGL2" access="Read/Write" description="CMT Carrier Generator Low Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SL" description="Secondary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x4" size="1" name="CMT_OC" access="Read/Write" description="CMT Output Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="IROPEN" description="IRO Pin Enable">
        <Enum name="0" start="0b0" description="The IRO signal is disabled." />
        <Enum name="1" start="0b1" description="The IRO signal is enabled as output." />
      </BitField>
      <BitField start="6" size="1" name="CMTPOL" description="CMT Output Polarity">
        <Enum name="0" start="0b0" description="The IRO signal is active-low." />
        <Enum name="1" start="0b1" description="The IRO signal is active-high." />
      </BitField>
      <BitField start="7" size="1" name="IROL" description="IRO Latch Control" />
    </Register>
    <Register start="+0x5" size="1" name="CMT_MSC" access="Read/Write" description="CMT Modulator Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MCGEN" description="Modulator and Carrier Generator Enable">
        <Enum name="0" start="0b0" description="Modulator and carrier generator disabled" />
        <Enum name="1" start="0b1" description="Modulator and carrier generator enabled" />
      </BitField>
      <BitField start="1" size="1" name="EOCIE" description="End of Cycle Interrupt Enable">
        <Enum name="0" start="0b0" description="CPU interrupt is disabled." />
        <Enum name="1" start="0b1" description="CPU interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FSK" description="FSK Mode Select">
        <Enum name="0" start="0b0" description="The CMT operates in Time or Baseband mode." />
        <Enum name="1" start="0b1" description="The CMT operates in FSK mode." />
      </BitField>
      <BitField start="3" size="1" name="BASE" description="Baseband Enable">
        <Enum name="0" start="0b0" description="Baseband mode is disabled." />
        <Enum name="1" start="0b1" description="Baseband mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="EXSPC" description="Extended Space Enable">
        <Enum name="0" start="0b0" description="Extended space is disabled." />
        <Enum name="1" start="0b1" description="Extended space is enabled." />
      </BitField>
      <BitField start="5" size="2" name="CMTDIV" description="CMT Clock Divide Prescaler">
        <Enum name="00" start="0b00" description="IF * 1" />
        <Enum name="01" start="0b01" description="IF * 2" />
        <Enum name="10" start="0b10" description="IF * 4" />
        <Enum name="11" start="0b11" description="IF * 8" />
      </BitField>
      <BitField start="7" size="1" name="EOCF" description="End Of Cycle Status Flag">
        <Enum name="0" start="0b0" description="End of modulation cycle has not occured since the flag last cleared." />
        <Enum name="1" start="0b1" description="End of modulator cycle has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="CMT_CMD1" access="Read/Write" description="CMT Modulator Data Register Mark High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="MB[15:8]" />
    </Register>
    <Register start="+0x7" size="1" name="CMT_CMD2" access="Read/Write" description="CMT Modulator Data Register Mark Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="MB[7:0]" />
    </Register>
    <Register start="+0x8" size="1" name="CMT_CMD3" access="Read/Write" description="CMT Modulator Data Register Space High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="SB[15:8]" />
    </Register>
    <Register start="+0x9" size="1" name="CMT_CMD4" access="Read/Write" description="CMT Modulator Data Register Space Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="SB[7:0]" />
    </Register>
    <Register start="+0xA" size="1" name="CMT_PPS" access="Read/Write" description="CMT Primary Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="PPSDIV" description="Primary Prescaler Divider">
        <Enum name="0000" start="0b0000" description="Bus clock * 1" />
        <Enum name="0001" start="0b0001" description="Bus clock * 2" />
        <Enum name="0010" start="0b0010" description="Bus clock * 3" />
        <Enum name="0011" start="0b0011" description="Bus clock * 4" />
        <Enum name="0100" start="0b0100" description="Bus clock * 5" />
        <Enum name="0101" start="0b0101" description="Bus clock * 6" />
        <Enum name="0110" start="0b0110" description="Bus clock * 7" />
        <Enum name="0111" start="0b0111" description="Bus clock * 8" />
        <Enum name="1000" start="0b1000" description="Bus clock * 9" />
        <Enum name="1001" start="0b1001" description="Bus clock * 10" />
        <Enum name="1010" start="0b1010" description="Bus clock * 11" />
        <Enum name="1011" start="0b1011" description="Bus clock * 12" />
        <Enum name="1100" start="0b1100" description="Bus clock * 13" />
        <Enum name="1101" start="0b1101" description="Bus clock * 14" />
        <Enum name="1110" start="0b1110" description="Bus clock * 15" />
        <Enum name="1111" start="0b1111" description="Bus clock * 16" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CMT_DMA" access="Read/Write" description="CMT Direct Memory Access Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA transfer request and done are disabled." />
        <Enum name="1" start="0b1" description="DMA transfer request and done are enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000" description="Multipurpose Clock Generator module">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" description="MCG Control 1 Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN" description="Internal Reference Stop Enable">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN" description="Internal Reference Clock Enable">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive." />
        <Enum name="1" start="0b1" description="MCGIRCLK active." />
      </BitField>
      <BitField start="2" size="1" name="IREFS" description="Internal Reference Select">
        <Enum name="0" start="0b0" description="External reference clock is selected." />
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected." />
      </BitField>
      <BitField start="3" size="3" name="FRDIV" description="FLL External Reference Divider">
        <Enum name="000" start="0b000" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32." />
        <Enum name="001" start="0b001" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64." />
        <Enum name="010" start="0b010" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128." />
        <Enum name="011" start="0b011" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256." />
        <Enum name="100" start="0b100" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512." />
        <Enum name="101" start="0b101" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024." />
        <Enum name="110" start="0b110" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 ." />
        <Enum name="111" start="0b111" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 ." />
      </BitField>
      <BitField start="6" size="2" name="CLKS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL is selected." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" description="MCG Control 2 Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS" description="Internal Reference Clock Select">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected." />
        <Enum name="1" start="0b1" description="Fast internal reference clock selected." />
      </BitField>
      <BitField start="1" size="1" name="LP" description="Low Power Select">
        <Enum name="0" start="0b0" description="FLL is not disabled in bypass modes." />
        <Enum name="1" start="0b1" description="FLL is disabled in bypass modes (lower power)" />
      </BitField>
      <BitField start="2" size="1" name="EREFS" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock requested." />
        <Enum name="1" start="0b1" description="Oscillator requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation." />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation." />
      </BitField>
      <BitField start="4" size="2" name="RANGE" description="Frequency Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ." />
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ." />
      </BitField>
      <BitField start="6" size="1" name="FCFTRIM" description="Fast Internal Reference Clock Fine Trim" />
      <BitField start="7" size="1" name="LOCRE0" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" description="MCG Control 3 Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM" description="Slow Internal Reference Clock Trim Setting" />
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" description="MCG Control 4 Register" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM" description="Slow Internal Reference Clock Fine Trim" />
      <BitField start="1" size="4" name="FCTRIM" description="Fast Internal Reference Clock Trim Setting" />
      <BitField start="5" size="2" name="DRST_DRS" description="DCO Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range." />
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range." />
        <Enum name="11" start="0b11" description="Encoding 3 - High range." />
      </BitField>
      <BitField start="7" size="1" name="DMX32" description="DCO Maximum Frequency with 32.768 kHz Reference">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%." />
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="ReadOnly" description="MCG Control 5 Register" reset_value="0" reset_mask="0xFF" />
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" description="MCG Control 6 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="CME0" description="Clock Monitor Enable">
        <Enum name="0" start="0b0" description="External clock monitor is disabled." />
        <Enum name="1" start="0b1" description="Generate an interrupt or a reset request (see MCG_C2[LOCRE0]) on loss of external clock." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="ReadOnly" description="MCG Status Register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST" description="Internal Reference Clock Status">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)." />
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)." />
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0" description="OSC Initialization" />
      <BitField start="2" size="2" name="CLKST" description="Clock Mode Status">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
      </BitField>
      <BitField start="4" size="1" name="IREFST" description="Internal Reference Status">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock." />
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" description="MCG Status and Control Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0" description="OSC0 Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred." />
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred." />
      </BitField>
      <BitField start="1" size="3" name="FCRDIV" description="Fast Clock Internal Reference Divider">
        <Enum name="000" start="0b000" description="Divide Factor is 1" />
        <Enum name="001" start="0b001" description="Divide Factor is 2." />
        <Enum name="010" start="0b010" description="Divide Factor is 4." />
        <Enum name="011" start="0b011" description="Divide Factor is 8." />
        <Enum name="100" start="0b100" description="Divide Factor is 16" />
        <Enum name="101" start="0b101" description="Divide Factor is 32" />
        <Enum name="110" start="0b110" description="Divide Factor is 64" />
        <Enum name="111" start="0b111" description="Divide Factor is 128." />
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV" description="FLL Filter Preserve Enable">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode." />
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change." />
      </BitField>
      <BitField start="5" size="1" name="ATMF" description="Automatic Trim Machine Fail Flag">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally." />
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed." />
      </BitField>
      <BitField start="6" size="1" name="ATMS" description="Automatic Trim Machine Select">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected." />
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected." />
      </BitField>
      <BitField start="7" size="1" name="ATME" description="Automatic Trim Machine Enable">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled." />
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled." />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" description="MCG Auto Trim Compare Value High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH" description="ATM Compare Value High" />
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" description="MCG Auto Trim Compare Value Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL" description="ATM Compare Value Low" />
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" description="MCG Control 7 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="OSCSEL" description="MCG OSC Clock Select">
        <Enum name="0" start="0b0" description="Selects Oscillator (OSCCLK)." />
        <Enum name="1" start="0b1" description="Selects 32 kHz RTC Oscillator." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" description="MCG Control 8 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1" description="RTC Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur." />
        <Enum name="1" start="0b1" description="Loss of RTC has occur" />
      </BitField>
      <BitField start="5" size="1" name="CME1" description="Clock Monitor Enable1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE1" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C0_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C1_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="7" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40074000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000" description="Low leakage wakeup unit">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" description="LLWU Pin Enable 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" description="LLWU Pin Enable 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_ME" access="Read/Write" description="LLWU Module Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_F1" access="Read/Write" description="LLWU Flag 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wake-up source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wake-up source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_F2" access="Read/Write" description="LLWU Flag 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_F3" access="ReadOnly" description="LLWU Flag 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_FILT1" access="Read/Write" description="LLWU Pin Filter 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL" description="Filter Pin Select">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter" />
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_FILT2" access="Read/Write" description="LLWU Pin Filter 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL" description="Filter Pin Select">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter" />
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state." />
      </BitField>
      <BitField start="6" size="1" name="VLPO" description="VLPx Option">
        <Enum name="0" start="0b0" description="Operating frequencies and MCG clocking modes are restricted during VLPx modes as listed in the Power Management chapter." />
        <Enum name="1" start="0b1" description="If BGEN is also set, operating frequencies and MCG clocking modes are unrestricted during VLPx modes. Note that flash access frequency is still restricted however." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any LLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any LLSx mode is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="1" start="0b1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLSx)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="LLSM" description="LLS or VLLS Mode Control">
        <Enum name="000" start="0b000" description="VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="001" start="0b001" description="VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="010" start="0b010" description="VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx" />
        <Enum name="011" start="0b011" description="VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx" />
      </BitField>
      <BitField start="4" size="1" name="RAM2PO" description="RAM2 Power Option">
        <Enum name="0" start="0b0" description="RAM2 not powered in LLS2/VLLS2" />
        <Enum name="1" start="0b1" description="RAM2 powered in LLS2/VLLS2" />
      </BitField>
      <BitField start="5" size="1" name="PORPO" description="POR Power Option">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0" />
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0" />
      </BitField>
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode" />
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" description="System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP" description="Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" description="System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SACKERR" description="Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" description="Reset Pin Filter Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" description="Reset Pin Filter Width register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1" />
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2" />
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3" />
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4" />
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5" />
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6" />
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7" />
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8" />
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9" />
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10" />
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11" />
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12" />
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13" />
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14" />
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15" />
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16" />
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17" />
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18" />
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19" />
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20" />
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21" />
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22" />
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23" />
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24" />
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25" />
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26" />
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27" />
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28" />
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29" />
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30" />
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31" />
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="ReadOnly" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410CC601" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Minor revision number m in the rnpm revision status" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="16" size="4" name="ARCHITECTURE" description="Indicates the architecture" />
      <BitField start="20" size="4" name="VARIANT" description="Major revision number n in the npm revision status" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="Reserved for Debug use" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="15" size="1" name="ENDIANNESS" description="Data endianness bit">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode">
        <Enum name="0" start="0b0" description="do not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="Send Event on Pending bit">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="ReadOnly" description="Configuration and Control Register" reset_value="0x208" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Always reads as one, indicates that all unaligned accesses generate a HardFault" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="22" size="2" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="30" size="2" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000" description="Micro Trace Buffer">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" description="MTB Position Register" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP" description="WRAP" />
      <BitField start="3" size="29" name="POINTER" description="Trace Packet Address Pointer[28:0]" />
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" description="MTB Master Register" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK" description="Mask" />
      <BitField start="5" size="1" name="TSTARTEN" description="Trace Start Input Enable" />
      <BitField start="6" size="1" name="TSTOPEN" description="Trace Stop Input Enable" />
      <BitField start="7" size="1" name="SFRWPRIV" description="Special Function Register Write Privilege" />
      <BitField start="8" size="1" name="RAMPRIV" description="RAM Privilege" />
      <BitField start="9" size="1" name="HALTREQ" description="Halt Request" />
      <BitField start="31" size="1" name="EN" description="Main Trace Enable" />
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" description="MTB Flow Register" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP" description="AUTOSTOP" />
      <BitField start="1" size="1" name="AUTOHALT" description="AUTOHALT" />
      <BitField start="3" size="29" name="WATERMARK" description="WATERMARK[28:0]" />
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" description="MTB Base Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR" description="BASEADDR" />
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL" description="MODECTRL" />
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" description="Claim TAG Set Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET" description="TAGSET" />
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" description="Claim TAG Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR" description="TAGCLEAR" />
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" description="Lock Access Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS" description="Hardwired to 0x0000_0000" />
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" description="Lock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT" description="LOCKSTAT" />
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0" description="Connected to DBGEN." />
      <BitField start="1" size="1" name="BIT1" description="BIT1" />
      <BitField start="2" size="1" name="BIT2" description="BIT2" />
      <BitField start="3" size="1" name="BIT3" description="BIT3" />
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" description="Device Architecture Register" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH" description="DEVICEARCH" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000" description="MTB data watchpoint and trace">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" description="MTB DWT Control Register" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL" description="DWT configuration controls" />
      <BitField start="28" size="4" name="NUMCMP" description="Number of comparators" />
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" description="MTB_DWT Comparator Function Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="Data Value Match">
        <Enum name="0" start="0b0" description="Perform address comparison." />
        <Enum name="1" start="0b1" description="Perform data value comparison." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Data Value Size">
        <Enum name="00" start="0b00" description="Byte." />
        <Enum name="01" start="0b01" description="Halfword." />
        <Enum name="10" start="0b10" description="Word." />
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Data Value Address 0" />
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" description="MTB_DWT Comparator Function Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" description="MTB_DWT Trace Buffer Control Register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0" description="Action based on Comparator 0 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]." />
      </BitField>
      <BitField start="1" size="1" name="ACOMP1" description="Action based on Comparator 1 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="Number of Comparators" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000" description="System ROM">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" description="End of Table Marker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK" description="MARK" />
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" description="System Access Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS" description="SYSACCESS" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x7" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent." />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present." />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x5" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" description="Platform Control Register" reset_value="0x50" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB" description="Arbitration select">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters" />
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters" />
      </BitField>
      <BitField start="10" size="1" name="CFCC" description="Clear Flash Controller Cache" />
      <BitField start="11" size="1" name="DFCDA" description="Disable Flash Controller Data Caching">
        <Enum name="0" start="0b0" description="Enable flash controller data caching" />
        <Enum name="1" start="0b1" description="Disable flash controller data caching." />
      </BitField>
      <BitField start="12" size="1" name="DFCIC" description="Disable Flash Controller Instruction Caching">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching." />
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching." />
      </BitField>
      <BitField start="13" size="1" name="DFCC" description="Disable Flash Controller Cache">
        <Enum name="0" start="0b0" description="Enable flash controller cache." />
        <Enum name="1" start="0b1" description="Disable flash controller cache." />
      </BitField>
      <BitField start="14" size="1" name="EFDS" description="Enable Flash Data Speculation">
        <Enum name="0" start="0b0" description="Disable flash data speculation." />
        <Enum name="1" start="0b1" description="Enable flash data speculation." />
      </BitField>
      <BitField start="15" size="1" name="DFCS" description="Disable Flash Controller Speculation">
        <Enum name="0" start="0b0" description="Enable flash controller speculation." />
        <Enum name="1" start="0b1" description="Disable flash controller speculation." />
      </BitField>
      <BitField start="16" size="1" name="ESFC" description="Enable Stalling Flash Controller">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy." />
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation Request">
        <Enum name="0" start="0b0" description="Request is cleared." />
        <Enum name="1" start="0b1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation Acknowledge">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation Wake-up on Interrupt">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOA" start="0xF8000000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOB" start="0xF8000040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOC" start="0xF8000080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="FTFA" start="5" size="1" />
      <BitField name="LVD_LVW_DCDC" start="6" size="1" />
      <BitField name="LLWU" start="7" size="1" />
      <BitField name="I2C0" start="8" size="1" />
      <BitField name="I2C1" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="TSI0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="TRNG0" start="13" size="1" />
      <BitField name="CMT" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="TPM0" start="17" size="1" />
      <BitField name="TPM1" start="18" size="1" />
      <BitField name="TPM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="RTC_Seconds" start="21" size="1" />
      <BitField name="PIT" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="DAC0" start="25" size="1" />
      <BitField name="MCG" start="27" size="1" />
      <BitField name="LPTMR0" start="28" size="1" />
      <BitField name="SPI1" start="29" size="1" />
      <BitField name="PORTA" start="30" size="1" />
      <BitField name="PORTB_PORTC" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="FTFA" start="5" size="1" />
      <BitField name="LVD_LVW_DCDC" start="6" size="1" />
      <BitField name="LLWU" start="7" size="1" />
      <BitField name="I2C0" start="8" size="1" />
      <BitField name="I2C1" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="TSI0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="TRNG0" start="13" size="1" />
      <BitField name="CMT" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="TPM0" start="17" size="1" />
      <BitField name="TPM1" start="18" size="1" />
      <BitField name="TPM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="RTC_Seconds" start="21" size="1" />
      <BitField name="PIT" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="DAC0" start="25" size="1" />
      <BitField name="MCG" start="27" size="1" />
      <BitField name="LPTMR0" start="28" size="1" />
      <BitField name="SPI1" start="29" size="1" />
      <BitField name="PORTA" start="30" size="1" />
      <BitField name="PORTB_PORTC" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="FTFA" start="5" size="1" />
      <BitField name="LVD_LVW_DCDC" start="6" size="1" />
      <BitField name="LLWU" start="7" size="1" />
      <BitField name="I2C0" start="8" size="1" />
      <BitField name="I2C1" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="TSI0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="TRNG0" start="13" size="1" />
      <BitField name="CMT" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="TPM0" start="17" size="1" />
      <BitField name="TPM1" start="18" size="1" />
      <BitField name="TPM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="RTC_Seconds" start="21" size="1" />
      <BitField name="PIT" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="DAC0" start="25" size="1" />
      <BitField name="MCG" start="27" size="1" />
      <BitField name="LPTMR0" start="28" size="1" />
      <BitField name="SPI1" start="29" size="1" />
      <BitField name="PORTA" start="30" size="1" />
      <BitField name="PORTB_PORTC" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="FTFA" start="5" size="1" />
      <BitField name="LVD_LVW_DCDC" start="6" size="1" />
      <BitField name="LLWU" start="7" size="1" />
      <BitField name="I2C0" start="8" size="1" />
      <BitField name="I2C1" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="TSI0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="TRNG0" start="13" size="1" />
      <BitField name="CMT" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="TPM0" start="17" size="1" />
      <BitField name="TPM1" start="18" size="1" />
      <BitField name="TPM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="RTC_Seconds" start="21" size="1" />
      <BitField name="PIT" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="DAC0" start="25" size="1" />
      <BitField name="MCG" start="27" size="1" />
      <BitField name="LPTMR0" start="28" size="1" />
      <BitField name="SPI1" start="29" size="1" />
      <BitField name="PORTA" start="30" size="1" />
      <BitField name="PORTB_PORTC" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="FTFA" start="5" size="1" />
      <BitField name="LVD_LVW_DCDC" start="6" size="1" />
      <BitField name="LLWU" start="7" size="1" />
      <BitField name="I2C0" start="8" size="1" />
      <BitField name="I2C1" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="TSI0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="TRNG0" start="13" size="1" />
      <BitField name="CMT" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="TPM0" start="17" size="1" />
      <BitField name="TPM1" start="18" size="1" />
      <BitField name="TPM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="RTC_Seconds" start="21" size="1" />
      <BitField name="PIT" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="DAC0" start="25" size="1" />
      <BitField name="MCG" start="27" size="1" />
      <BitField name="LPTMR0" start="28" size="1" />
      <BitField name="SPI1" start="29" size="1" />
      <BitField name="PORTA" start="30" size="1" />
      <BitField name="PORTB_PORTC" start="31" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0" start="6" size="2" />
      <BitField name="DMA1" start="14" size="2" />
      <BitField name="DMA2" start="22" size="2" />
      <BitField name="DMA3" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="FTFA" start="14" size="2" />
      <BitField name="LVD_LVW_DCDC" start="22" size="2" />
      <BitField name="LLWU" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="I2C0" start="6" size="2" />
      <BitField name="I2C1" start="14" size="2" />
      <BitField name="SPI0" start="22" size="2" />
      <BitField name="TSI0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="LPUART0" start="6" size="2" />
      <BitField name="TRNG0" start="14" size="2" />
      <BitField name="CMT" start="22" size="2" />
      <BitField name="ADC0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="CMP0" start="6" size="2" />
      <BitField name="TPM0" start="14" size="2" />
      <BitField name="TPM1" start="22" size="2" />
      <BitField name="TPM2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="RTC" start="6" size="2" />
      <BitField name="RTC_Seconds" start="14" size="2" />
      <BitField name="PIT" start="22" size="2" />
      <BitField name="LTC0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="DAC0" start="14" size="2" />
      <BitField name="MCG" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="LPTMR0" start="6" size="2" />
      <BitField name="SPI1" start="14" size="2" />
      <BitField name="PORTA" start="22" size="2" />
      <BitField name="PORTB_PORTC" start="30" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="30" size="2" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="30" size="2" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="22" size="2" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
</Processor>
