# PIC 8259A Control Logic
## Description
- Implementation of initialization and configuration sequence.
- Implemenation of interrupt sequence with automatic end of interrupt AEOI mode.
- Implementation of cascade mode: configurations and interrupt.

## Block Diagram
![ControlLogic](https://github.com/mohamedhamiid/Verilog/assets/111571591/8b45cab9-195a-406e-8f02-a8030b8c5125)

## Testbench of Interrupt with AEOI
![image](https://github.com/mohamedhamiid/Verilog/assets/111571591/9b1993f3-4f51-45d5-af8b-29f040cd6b4b)

## Testbench of Cascade mode
![image](https://github.com/mohamedhamiid/Verilog/assets/111571591/f7d2477f-fde3-40f2-86be-6f398cea9bb9)
