
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.953641                       # Number of seconds simulated
sim_ticks                                953641292500                       # Number of ticks simulated
final_tick                               953641292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1047842                       # Simulator instruction rate (inst/s)
host_op_rate                                  1351501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1998530562                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838128                       # Number of bytes of host memory used
host_seconds                                   477.17                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     644897355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           84736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          365888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             450624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  7                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              88855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             383675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                472530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         88855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            88855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             88855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            383675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               473000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          7                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        7                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 450560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  450624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  339409337500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.486837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.941390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.444789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1791     72.54%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          252     10.21%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89      3.60%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      2.63%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      1.46%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.77%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.05%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.61%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176      7.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2469                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     80602250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               212602250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11449.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30199.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   48156829.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8731800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4764375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23751000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          62286903120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22854204720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         552134524500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           637312879515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            668.297289                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 918530534000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   31844020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3262247250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9933840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5420250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                31161000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          62286903120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          23150515230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         551874603000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           637358536440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            668.345165                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 918096759250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   31844020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3696022000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                27605467                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27605467                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2796923                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20755835                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20637218                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.428513                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.571487                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                  765165                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2580                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   35                       # Number of system calls
system.cpu.numCycles                       1907282585                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     644897355                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             625874539                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               27676456                       # Number of float alu accesses
system.cpu.num_func_calls                     1531167                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25302638                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    625874539                       # number of integer instructions
system.cpu.num_fp_insts                      27676456                       # number of float instructions
system.cpu.num_int_register_reads          1467551040                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569495492                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             21880209                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            23672833                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            187333859                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260735231                       # number of times the CC registers were written
system.cpu.num_mem_refs                     254894290                       # number of memory refs
system.cpu.num_load_insts                   219204140                       # Number of load instructions
system.cpu.num_store_insts                   35690150                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.BranchMispredPercent             10.131772                       # Number of branch mispredictions percentage
system.cpu.num_busy_cycles                 1907282585                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27605467                       # Number of branches fetched
system.cpu.predictedBranches                 21402383                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2796923                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass               1502927      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363721864     56.40%     56.63% # Class of executed instruction
system.cpu.op_class::IntMult                   618823      0.10%     56.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   6323450      0.98%     57.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                17836001      2.77%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::MemRead                219204140     33.99%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                35690150      5.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  644897355                       # Class of executed instruction
system.cpu.dcache.tags.replacements            197148                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2043.020668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254695200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            199196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1278.616036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       11232073500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2043.020668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1336                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         509987988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        509987988                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    219138204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219138204                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     35554863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35554863                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         2133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2133                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     254693067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254693067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254695200                       # number of overall hits
system.cpu.dcache.overall_hits::total       254695200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        59847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       135364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       135364                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3985                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3985                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       195211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         195211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       199196                       # number of overall misses
system.cpu.dcache.overall_misses::total        199196                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    821829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    821829500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2033210000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2033210000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2855039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2855039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2855039500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2855039500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    219198051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219198051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35690227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35690227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    254888278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254888278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    254894396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254894396                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003793                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.651357                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.651357                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000781                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13732.175381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13732.175381                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15020.315594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15020.315594                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14625.402769                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14625.402769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14332.815418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14332.815418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.910138                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       193549                       # number of writebacks
system.cpu.dcache.writebacks::total            193549                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        59847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59847                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       135364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135364                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3985                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3985                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       195211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       195211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       199196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       199196                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    761982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    761982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1897846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1897846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    133485000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    133485000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2659828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2659828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2793313500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2793313500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.651357                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.651357                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000781                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12732.175381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12732.175381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14020.315594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14020.315594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 33496.863237                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33496.863237                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13625.402769                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13625.402769                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14022.939718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14022.939718                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               163                       # number of replacements
system.cpu.icache.tags.tagsinuse          1170.912939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695976611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          520940.577096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1170.912939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.571735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.571735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.572754                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1391957230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1391957230                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    695976611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695976611                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     695976611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695976611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    695976611                       # number of overall hits
system.cpu.icache.overall_hits::total       695976611                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1336                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1336                       # number of overall misses
system.cpu.icache.overall_misses::total          1336                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104892500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104892500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104892500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104892500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104892500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104892500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    695977947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695977947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    695977947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695977947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    695977947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695977947                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78512.350299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78512.350299                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78512.350299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78512.350299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78512.350299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78512.350299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1336                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1336                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103556500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103556500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103556500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103556500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77512.350299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77512.350299                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77512.350299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77512.350299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77512.350299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77512.350299                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       281                       # number of replacements
system.l2.tags.tagsinuse                  4740.531410                       # Cycle average of tags in use
system.l2.tags.total_refs                      188300                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.588736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2877.893570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1098.993455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        763.644386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.351305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.134154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.093218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.578678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4721                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.611572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1732023                       # Number of tag accesses
system.l2.tags.data_accesses                  1732023                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       193549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           193549                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             131586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131586                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          61893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61893                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                193479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193491                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   12                       # number of overall hits
system.l2.overall_hits::cpu.data               193479                       # number of overall hits
system.l2.overall_hits::total                  193491                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3778                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1324                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5717                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7041                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1324                       # number of overall misses
system.l2.overall_misses::cpu.data               5717                       # number of overall misses
system.l2.overall_misses::total                  7041                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    312808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     312808000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    101424000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101424000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    149840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    149840000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     462648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        564072000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101424000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    462648000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       564072000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       193549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       193549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         135364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            135364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        63832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            199196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200532                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           199196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200532                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.027910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027910                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991018                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.030377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030377                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.028700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035112                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.028700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035112                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82797.247221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82797.247221                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76604.229607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76604.229607                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77276.946880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77276.946880                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76604.229607                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80924.960644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80112.484022                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76604.229607                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80924.960644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80112.484022                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    7                       # number of writebacks
system.l2.writebacks::total                         7                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3778                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1324                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7041                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    275028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    275028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     88184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    130450000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    130450000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     88184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    405478000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    493662000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     88184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    405478000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    493662000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.027910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.030377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030377                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.028700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.028700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035112                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72797.247221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72797.247221                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66604.229607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66604.229607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67276.946880                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67276.946880                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66604.229607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70924.960644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70112.484022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66604.229607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70924.960644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70112.484022                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3778                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3263                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       451072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       451072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  451072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7073                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7645500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37428750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       397843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       197311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            251                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             65168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           135364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          135364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       595539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                598374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     25135680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25231616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             281                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           200813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 200561     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             200813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          392633500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2004000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         298794000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
