{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1280 -y 250 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 5 -x 1280 -y 230 -defaultsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_led_pcie_link_up -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD -left
preplace inst pcie -pg 1 -lvl 1 -x 180 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 57 58 59 60 56 62 63 64 65 66} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir led_pcie_link_up left -pinY led_pcie_link_up 40L -pinDir axi_aclk right -pinY axi_aclk 40R -pinDir axi_aresetn right -pinY axi_aresetn 60R
preplace inst eth_0 -pg 1 -lvl 4 -x 1110 -y 230 -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 40L -pinDir stream_clk left -pinY stream_clk 60L -pinDir stream_resetn left -pinY stream_resetn 80L
preplace inst source_200Mhz -pg 1 -lvl 1 -x 180 -y 470 -defaultsOSRD -pinDir clk_200mhz left -pinY clk_200mhz 0L -pinBusDir clk right -pinBusY clk 0R -pinBusDir resetn right -pinBusY resetn 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R
preplace inst smartconnect -pg 1 -lvl 2 -x 500 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 130 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 38 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir M02_AXI right -pinY M02_AXI 80R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst debug_slave -pg 1 -lvl 3 -x 800 -y 400 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst data_gen -pg 1 -lvl 2 -x 500 -y 180 -defaultsOSRD -pinDir AXIS right -pinY AXIS 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst eth_cdc -pg 1 -lvl 3 -x 800 -y 90 -swap {0 1 2 3 4 10 6 7 8 9 5 11 12 13 14 15 16 17 19 18 20 21} -defaultsOSRD -pinDir TX_IN left -pinY TX_IN 90L -pinDir TX_OUT right -pinY TX_OUT 140R -pinDir RX_OUT right -pinY RX_OUT 0R -pinDir RX_IN right -pinY RX_IN 160R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 130L -pinDir s_axis_aclk left -pinY s_axis_aclk 110L -pinDir stream_aclk right -pinY stream_aclk 200R -pinDir stream_aresetn right -pinY stream_aresetn 220R
preplace inst data_consumer -pg 1 -lvl 4 -x 1110 -y 90 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir packet_id right -pinBusY packet_id 0R -pinBusDir cycle_id right -pinBusY cycle_id 20R
preplace netloc source_200Mhz_clk 1 1 3 360 260 640 10 960J
preplace netloc source_200Mhz_resetn 1 1 3 340 460 660 30 940
preplace netloc xdma_0_user_lnk_up 1 0 1 NJ 360
preplace netloc eth_0_gt_txusrclk2 1 3 1 N 290
preplace netloc eth_0_stream_resetn 1 3 1 N 310
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 470
preplace netloc cmac_usplus_0_gt_serial_port 1 4 1 NJ 230
preplace netloc gt_ref_clk_0_1 1 4 1 NJ 250
preplace netloc pcie_refclk_1 1 0 1 NJ 320
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 340
preplace netloc smartconnect_M02_AXI 1 2 1 N 400
preplace netloc xdma_0_M_AXI_B 1 1 1 N 320
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 340
preplace netloc data_gen_AXIS 1 2 1 N 180
preplace netloc cdc1_M_AXIS 1 3 1 N 230
preplace netloc tx_cdc_RX_OUT 1 3 1 N 90
preplace netloc RX_IN_1 1 3 1 N 250
levelinfo -pg 1 0 180 500 800 1110 1280
pagesize -pg 1 -db -bbox -sgen -170 0 1400 560
",
   "No Loops_ScaleFactor":"0.839309",
   "No Loops_TopLeft":"-166,-194",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus clk -pg 1 -lvl 3 -x 670 -y 60 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst clock_buffer_100MHz -pg 1 -lvl 1 -x 150 -y 60 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace netloc clock_buffer_100MHz_IBUF_OUT 1 1 2 280 60 NJ
preplace netloc one_dout 1 1 1 NJ 160
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -140 0 800 280
"
}
{
   "da_axi4_cnt":"2"
}
