{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433946785190 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433946785190 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433946785261 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433946785261 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433946785333 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433946785333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433946788874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433946788874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 11:33:08 2015 " "Processing started: Wed Jun 10 11:33:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433946788874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433946788874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433946788875 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433946789008 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1433946789008 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433946789290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AP9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AP9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AP9 " "Found entity 1: AP9" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946801879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946801879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802299 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802300 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802302 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802303 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_2_7seg-main " "Found design unit 1: hex_2_7seg-main" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802304 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_MOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_MOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MOD-main " "Found design unit 1: LCD_MOD-main" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802305 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MOD " "Found entity 1: LCD_MOD" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AP9_cpu.vhd " "Can't analyze file -- file AP9_cpu.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433946802307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802308 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802308 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd " "Can't analyze file -- file ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433946802309 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak.vhd " "Can't analyze file -- file testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433946802309 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak2.vhd " "Can't analyze file -- file testeBreak2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433946802310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeabc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testeabc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testeabc-ab " "Found design unit 1: testeabc-ab" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802310 ""} { "Info" "ISGN_ENTITY_NAME" "1 testeabc " "Found entity 1: testeabc" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AP9 " "Elaborating entity \"AP9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433946802404 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[16..0\] " "Not all bits in bus \"LEDR\[16..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 216 24 200 232 "LEDR\[0\]" "" } { 448 544 720 464 "LEDR\[1\]" "" } { 72 424 600 88 "LEDR\[2\]" "" } { 72 -192 -16 88 "LEDR\[16\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433946802406 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 432 -424 -256 448 "SW\[3\]" "" } { 464 -424 -256 480 "SW\[4\]" "" } { 528 -424 -256 544 "SW\[6\]" "" } { 368 -424 -256 384 "SW\[1\]" "" } { 400 -424 -256 416 "SW\[2\]" "" } { 336 -424 -256 352 "SW\[0\]" "" } { 496 -424 -256 512 "SW\[5\]" "" } { 560 -424 -256 576 "SW\[7\]" "" } { 96 -432 -264 112 "SW\[16\]" "" } { -16 -456 -288 0 "SW\[17\]" "" } { 968 -216 -48 984 "SW\[14\]" "" } { 928 -216 -48 944 "SW\[13\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433946802406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD VGA_MOD:inst " "Elaborating entity \"VGA_MOD\" for hierarchy \"VGA_MOD:inst\"" {  } { { "AP9.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -136 1240 1448 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VIDEO_FILTER.bdf 1 1 " "Using design file VIDEO_FILTER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Found entity 1: VIDEO_FILTER" {  } { { "VIDEO_FILTER.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER VGA_MOD:inst\|VIDEO_FILTER:inst8 " "Elaborating entity \"VIDEO_FILTER\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802411 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802415 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Elaborating entity \"lpm_dff0\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "VIDEO_FILTER.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946802426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802426 ""}  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946802426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802431 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Elaborating entity \"lpm_dff2\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "VIDEO_FILTER.bdf" "inst4" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946802434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802434 ""}  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946802434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_MOD:inst\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_MOD:inst\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802438 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946802439 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946802439 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802442 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE VGA_MOD:inst\|COLOR_BRIDGE:inst1 " "Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"VGA_MOD:inst\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946802449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst13 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802449 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946802449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802543 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 VGA_MOD:inst\|lpm_ram_dq0:inst3 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946802677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802678 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946802678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_8rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_8rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_7nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946802867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_8rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEMUX.bdf 1 1 " "Using design file DEMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "DEMUX.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX VGA_MOD:inst\|DEMUX:inst18 " "Elaborating entity \"DEMUX\" for hierarchy \"VGA_MOD:inst\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802878 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946802878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946802878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 VGA_MOD:inst\|fifo0:inst7 " "Elaborating entity \"fifo0\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946802971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Instantiated megafunction \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946802972 ""}  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946802972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_it21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_it21 " "Found entity 1: scfifo_it21" {  } { { "db/scfifo_it21.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_it21 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated " "Elaborating entity \"scfifo_it21\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p331 " "Found entity 1: a_dpfifo_p331" {  } { { "db/a_dpfifo_p331.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p331 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo " "Elaborating entity \"a_dpfifo_p331\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\"" {  } { { "db/scfifo_it21.tdf" "dpfifo" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58e1 " "Found entity 1: altsyncram_58e1" {  } { { "db/altsyncram_58e1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_58e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58e1 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram " "Elaborating entity \"altsyncram_58e1\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram\"" {  } { { "db/a_dpfifo_p331.tdf" "FIFOram" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p331.tdf" "almost_full_comparer" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_p331.tdf" "three_comparison" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p331.tdf" "rd_ptr_msb" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_p331.tdf" "usedw_counter" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_p331.tdf" "wr_ptr" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946803255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst15 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803255 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946803255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803302 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946803302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 VGA_MOD:inst\|lpm_ram_dq1:inst2 " "Elaborating entity \"lpm_ram_dq1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946803307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803308 ""}  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946803308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_4rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst14 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946803484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst14 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803484 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946803484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946803527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803532 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946803532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst1 " "Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst1\"" {  } { { "AP9.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -176 -64 80 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946803536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803536 ""}  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946803536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER TEXT_DRAWER:inst2 " "Elaborating entity \"TEXT_DRAWER\" for hierarchy \"TEXT_DRAWER:inst2\"" {  } { { "AP9.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -192 520 752 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803544 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946803544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946803544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst16 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst16\"" {  } { { "AP9.bdf" "inst16" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 168 456 688 392 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946803551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(818) " "VHDL Process Statement warning at cpu.vhd(818): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946803605 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(827) " "VHDL Process Statement warning at cpu.vhd(827): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946803605 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FR cpu.vhd(828) " "VHDL Process Statement warning at cpu.vhd(828): signal \"FR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946803606 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result cpu.vhd(905) " "VHDL Process Statement warning at cpu.vhd(905): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433946803609 "|AP9|cpu:inst16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result cpu.vhd(807) " "VHDL Process Statement warning at cpu.vhd(807): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1433946803610 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] cpu.vhd(807) " "Inferred latch for \"result\[0\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] cpu.vhd(807) " "Inferred latch for \"result\[1\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] cpu.vhd(807) " "Inferred latch for \"result\[2\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] cpu.vhd(807) " "Inferred latch for \"result\[3\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] cpu.vhd(807) " "Inferred latch for \"result\[4\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] cpu.vhd(807) " "Inferred latch for \"result\[5\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] cpu.vhd(807) " "Inferred latch for \"result\[6\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] cpu.vhd(807) " "Inferred latch for \"result\[7\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] cpu.vhd(807) " "Inferred latch for \"result\[8\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803814 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] cpu.vhd(807) " "Inferred latch for \"result\[9\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] cpu.vhd(807) " "Inferred latch for \"result\[10\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] cpu.vhd(807) " "Inferred latch for \"result\[11\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] cpu.vhd(807) " "Inferred latch for \"result\[12\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] cpu.vhd(807) " "Inferred latch for \"result\[13\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] cpu.vhd(807) " "Inferred latch for \"result\[14\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] cpu.vhd(807) " "Inferred latch for \"result\[15\]\" at cpu.vhd(807)" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433946803815 "|AP9|cpu:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testeabc testeabc:inst18 " "Elaborating entity \"testeabc\" for hierarchy \"testeabc:inst18\"" {  } { { "AP9.bdf" "inst18" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 168 -344 -160 296 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SeletorClock.v 1 1 " "Using design file SeletorClock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorClock " "Found entity 1: SeletorClock" {  } { { "SeletorClock.v" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/SeletorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946804147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorClock SeletorClock:inst20 " "Elaborating entity \"SeletorClock\" for hierarchy \"SeletorClock:inst20\"" {  } { { "AP9.bdf" "inst20" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 280 0 216 632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804152 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946804152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst25 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst25\"" {  } { { "AP9.bdf" "inst25" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -400 168 384 -176 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Found design unit 1: debounce-a" {  } { { "debounce.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804157 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946804157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst23 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst23\"" {  } { { "AP9.bdf" "inst23" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -40 -168 48 56 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_keyboard.vhd 2 1 " "Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_keyboard-a " "Found design unit 1: dec_keyboard-a" {  } { { "dec_keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804162 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_keyboard " "Found entity 1: dec_keyboard" {  } { { "dec_keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946804162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_keyboard dec_keyboard:inst11 " "Elaborating entity \"dec_keyboard\" for hierarchy \"dec_keyboard:inst11\"" {  } { { "AP9.bdf" "inst11" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 672 152 408 768 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804167 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433946804167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst14 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst14\"" {  } { { "AP9.bdf" "inst14" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 632 -240 16 760 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst6 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst6\"" {  } { { "AP9.bdf" "inst6" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 232 896 1064 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946804181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804182 ""}  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946804182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thc1 " "Found entity 1: altsyncram_thc1" {  } { { "db/altsyncram_thc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946804238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thc1 RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated " "Elaborating entity \"altsyncram_thc1\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946804283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_thc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946804324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_thc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946804368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_thc1:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_thc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_thc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII_CONV ASCII_CONV:inst4 " "Elaborating entity \"ASCII_CONV\" for hierarchy \"ASCII_CONV:inst4\"" {  } { { "AP9.bdf" "inst4" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 488 920 1072 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst3\"" {  } { { "AP9.bdf" "inst3" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 16 832 1000 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946804386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file charmap.mif " "Parameter \"init_file\" = \"charmap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804387 ""}  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946804387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd71 " "Found entity 1: altsyncram_nd71" {  } { { "db/altsyncram_nd71.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_nd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946804432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946804432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nd71 lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated " "Elaborating entity \"altsyncram_nd71\" for hierarchy \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONV POS_CONV:inst13 " "Elaborating entity \"POS_CONV\" for hierarchy \"POS_CONV:inst13\"" {  } { { "AP9.bdf" "inst13" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 400 920 1072 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_MOD LCD_MOD:inst12 " "Elaborating entity \"LCD_MOD\" for hierarchy \"LCD_MOD:inst12\"" {  } { { "AP9.bdf" "inst12" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 48 1224 1448 176 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946804437 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst9~0 " "Found clock multiplexer inst9~0" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 0 280 344 48 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1433946806764 "|AP9|inst9~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1433946806764 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst16\|Div0\"" {  } { { "cpu.vhd" "Div0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 856 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst16\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst16\|Mod0\"" {  } { { "cpu.vhd" "Mod0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 864 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Mod0\"" {  } { { "POS_CONV.vhd" "Mod0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "POS_CONV:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"POS_CONV:inst13\|Div0\"" {  } { { "POS_CONV.vhd" "Div0" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433946810930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_divide:Div0\"" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 856 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946810962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:inst16\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946810962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946810962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946810962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946810962 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 856 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946810962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946811178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811179 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/roberto/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946811179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:inst16\|lpm_divide:Mod0\"" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 864 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946811241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst16\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:inst16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811242 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 864 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946811242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Mod0\"" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946811298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Mod0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811299 ""}  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946811299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ecm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_q9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "POS_CONV:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"POS_CONV:inst13\|lpm_divide:Div0\"" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946811370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "POS_CONV:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"POS_CONV:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433946811371 ""}  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433946811371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433946811428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433946811428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[14\] " "Latch cpu:inst16\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812869 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[13\] " "Latch cpu:inst16\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812869 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[0\] " "Latch cpu:inst16\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812869 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[1\] " "Latch cpu:inst16\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812869 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[2\] " "Latch cpu:inst16\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812870 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[3\] " "Latch cpu:inst16\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812870 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[4\] " "Latch cpu:inst16\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812870 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[5\] " "Latch cpu:inst16\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812870 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[6\] " "Latch cpu:inst16\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812870 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[7\] " "Latch cpu:inst16\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812871 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[8\] " "Latch cpu:inst16\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812871 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[9\] " "Latch cpu:inst16\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812871 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[10\] " "Latch cpu:inst16\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812871 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[11\] " "Latch cpu:inst16\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812871 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[12\] " "Latch cpu:inst16\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812872 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst16\|result\[15\] " "Latch cpu:inst16\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst16\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1433946812872 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1433946812872 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 36 -1 0 } } { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1433946812893 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1433946812893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -112 1448 1624 -96 "VGA_BLANK_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433946821472 "|AP9|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 104 1448 1624 120 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433946821472 "|AP9|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 232 1448 1624 248 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433946821472 "|AP9|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433946821472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433946828035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433946828035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4291 " "Implemented 4291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433946828427 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433946828427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4087 " "Implemented 4087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433946828427 ""} { "Info" "ICUT_CUT_TM_RAMS" "133 " "Implemented 133 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433946828427 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433946828427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433946828427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433946828472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 11:33:48 2015 " "Processing ended: Wed Jun 10 11:33:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433946828472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433946828472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433946828472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433946828472 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433946832265 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1433946832265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433946832269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433946832270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 11:33:51 2015 " "Processing started: Wed Jun 10 11:33:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433946832270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1433946832270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AP9 -c AP9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1433946832270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1433946832323 ""}
{ "Info" "0" "" "Project  = AP9" {  } {  } 0 0 "Project  = AP9" 0 0 "Fitter" 0 0 1433946832324 ""}
{ "Info" "0" "" "Revision = AP9" {  } {  } 0 0 "Revision = AP9" 0 0 "Fitter" 0 0 1433946832324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1433946832452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AP9 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"AP9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433946832485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433946832555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433946832555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433946833068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1433946833074 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433946833209 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433946833209 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9965 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433946833226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9967 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433946833226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9969 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433946833226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9971 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433946833226 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1433946833226 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433946833230 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433946834068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 69 " "No exact pin location assignment(s) for 6 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1433946835146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1433946836094 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AP9.sdc " "Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1433946836101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1433946836101 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[14\]~6  from: datad  to: combout " "Cell: inst16\|result\[14\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433946836141 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9  from: datac  to: combout " "Cell: inst9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433946836141 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1433946836141 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1433946836178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433946836180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1433946836181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_MOD:inst\|inst6~0 " "Destination node VGA_MOD:inst\|inst6~0" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 256 704 768 304 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 5586 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836689 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836689 ""}  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -192 -432 -264 -176 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9948 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|OP\[5\] " "Destination node cpu:inst16\|OP\[5\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1422 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 0 280 344 48 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 2205 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Automatically promoted node lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testeabc:inst18\|breakOut " "Destination node testeabc:inst18\|breakOut" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1018 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SeletorClock:inst20\|clock_saida " "Destination node SeletorClock:inst20\|clock_saida" {  } { { "SeletorClock.v" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/SeletorClock.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1015 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_MOD:inst\|inst6~0 " "Destination node VGA_MOD:inst\|inst6~0" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 256 704 768 304 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 5586 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Destination node lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 7382 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -96 1448 1624 -80 "VGA_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 9899 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "lpm_ff.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1809 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst16\|result\[14\]~6  " "Automatically promoted node cpu:inst16\|result\[14\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 807 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 5690 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_keyboard:inst11\|f3  " "Automatically promoted node dec_keyboard:inst11\|f3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "dec_keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 958 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_100hz_int  " "Automatically promoted node clk_div:inst25\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_100Hz " "Destination node clk_div:inst25\|clock_100Hz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1009 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_100hz_int~0 " "Destination node clk_div:inst25\|clock_100hz_int~0" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 6768 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1006 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_100KHz  " "Automatically promoted node clk_div:inst25\|clock_100KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst23\|pb_debounced " "Destination node debounce:inst23\|pb_debounced" {  } { { "debounce.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/debounce.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 968 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SeletorClock:inst20\|clock_saida~3 " "Destination node SeletorClock:inst20\|clock_saida~3" {  } { { "SeletorClock.v" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/SeletorClock.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 5579 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836690 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1012 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_100Khz_int  " "Automatically promoted node clk_div:inst25\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_100KHz " "Destination node clk_div:inst25\|clock_100KHz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1012 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_100Khz_int~0 " "Destination node clk_div:inst25\|clock_100Khz_int~0" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 6764 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1002 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_10Hz_int  " "Automatically promoted node clk_div:inst25\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_10Hz " "Destination node clk_div:inst25\|clock_10Hz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1008 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_10Hz_int~0 " "Destination node clk_div:inst25\|clock_10Hz_int~0" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 6769 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1007 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_10Khz_int  " "Automatically promoted node clk_div:inst25\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_10KHz " "Destination node clk_div:inst25\|clock_10KHz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1011 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_10Khz_int~0 " "Destination node clk_div:inst25\|clock_10Khz_int~0" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 6767 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1003 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_1Khz_int  " "Automatically promoted node clk_div:inst25\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_1KHz " "Destination node clk_div:inst25\|clock_1KHz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1010 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_1Khz_int~0 " "Destination node clk_div:inst25\|clock_1Khz_int~0" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 6762 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1005 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_1Mhz_int  " "Automatically promoted node clk_div:inst25\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst25\|clock_1MHz " "Destination node clk_div:inst25\|clock_1MHz" {  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1013 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1014 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst25\|clock_1KHz  " "Automatically promoted node clk_div:inst25\|clock_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SeletorClock:inst20\|clock_saida~6 " "Destination node SeletorClock:inst20\|clock_saida~6" {  } { { "SeletorClock.v" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/SeletorClock.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 5582 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836691 ""}  } { { "clk_div.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/clk_div.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1010 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst14\|INCNT\[0\]~6  " "Automatically promoted node keyboard:inst14\|INCNT\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|Ponto\[2\] " "Destination node cpu:inst16\|Ponto\[2\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1347 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|Ponto\[1\] " "Destination node cpu:inst16\|Ponto\[1\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1348 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|Ponto\[0\] " "Destination node cpu:inst16\|Ponto\[0\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1349 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_MOD:inst\|VGA_SYNC:inst\|VSYNC " "Destination node VGA_MOD:inst\|VGA_SYNC:inst\|VSYNC" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 2180 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_MOD:inst\|VGA_SYNC:inst\|HSYNC " "Destination node VGA_MOD:inst\|VGA_SYNC:inst\|HSYNC" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 2183 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|FR\[2\] " "Destination node cpu:inst16\|FR\[2\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1328 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|FR\[3\] " "Destination node cpu:inst16\|FR\[3\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1327 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|FR\[1\] " "Destination node cpu:inst16\|FR\[1\]" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 235 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1329 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst14\|READ_CHAR " "Destination node keyboard:inst14\|READ_CHAR" {  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 934 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst16\|LoadSP " "Destination node cpu:inst16\|LoadSP" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 1454 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433946836692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1433946836692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433946836692 ""}  } { { "keyboard.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 3407 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433946836692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433946837870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433946837875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433946837876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433946837884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433946837891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433946837900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433946838303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1433946838308 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433946838308 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1433946838326 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1433946838326 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1433946838326 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 38 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 12 53 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 28 43 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433946838328 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1433946838328 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1433946838328 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433946839300 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1433946839300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433946839333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1433946839342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433946845873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433946848661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433946848759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433946884284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433946884285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433946885668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.1% " "3e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1433946897019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433946899844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433946899844 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1433946983489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:14:28 " "Fitter routing operations ending: elapsed time is 00:14:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433947757914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433947757916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433947757916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.64 " "Total time spent on timing analysis during the Fitter is 9.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1433947758141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433947758266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433947760051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433947760123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433947761897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433947764018 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1433947765265 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -192 -432 -264 -176 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433947765289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 656 -424 -256 672 "PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433947765289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roberto/altera/15.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roberto/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 672 -424 -256 688 "PS2_DAT" "" } } } } { "temporary_test_loc" "" { Generic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433947765289 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1433947765289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.fit.smsg " "Generated suppressed messages file /home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433947765865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 472 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 472 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1351 " "Peak virtual memory: 1351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433947767234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 11:49:27 2015 " "Processing ended: Wed Jun 10 11:49:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433947767234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:36 " "Elapsed time: 00:15:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433947767234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:35 " "Total CPU time (on all processors): 00:15:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433947767234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433947767234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1433947770222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433947770223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 11:49:30 2015 " "Processing started: Wed Jun 10 11:49:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433947770223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1433947770223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AP9 -c AP9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1433947770223 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433947770337 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1433947770337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1433947774421 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1433947774575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433947776659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 11:49:36 2015 " "Processing ended: Wed Jun 10 11:49:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433947776659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433947776659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433947776659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1433947776659 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1433947777335 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433947779973 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1433947779973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1433947779977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433947779978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 11:49:39 2015 " "Processing started: Wed Jun 10 11:49:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433947779978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433947779978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AP9 -c AP9 " "Command: quartus_sta AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433947779978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1433947780079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433947780441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433947780516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433947780516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1433947781091 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AP9.sdc " "Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1433947781187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1433947781187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "create_clock -period 1.000 -name lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[16\] SW\[16\] " "create_clock -period 1.000 -name SW\[16\] SW\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_10Hz_int clk_div:inst25\|clock_10Hz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_10Hz_int clk_div:inst25\|clock_10Hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_100hz_int clk_div:inst25\|clock_100hz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_100hz_int clk_div:inst25\|clock_100hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_1Khz_int clk_div:inst25\|clock_1Khz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_1Khz_int clk_div:inst25\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_10Khz_int clk_div:inst25\|clock_10Khz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_10Khz_int clk_div:inst25\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_100Khz_int clk_div:inst25\|clock_100Khz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_100Khz_int clk_div:inst25\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_1Mhz_int clk_div:inst25\|clock_1Mhz_int " "create_clock -period 1.000 -name clk_div:inst25\|clock_1Mhz_int clk_div:inst25\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_100KHz clk_div:inst25\|clock_100KHz " "create_clock -period 1.000 -name clk_div:inst25\|clock_100KHz clk_div:inst25\|clock_100KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dec_keyboard:inst11\|f3 dec_keyboard:inst11\|f3 " "create_clock -period 1.000 -name dec_keyboard:inst11\|f3 dec_keyboard:inst11\|f3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst25\|clock_1KHz clk_div:inst25\|clock_1KHz " "create_clock -period 1.000 -name clk_div:inst25\|clock_1KHz clk_div:inst25\|clock_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst14\|scan_ready keyboard:inst14\|scan_ready " "create_clock -period 1.000 -name keyboard:inst14\|scan_ready keyboard:inst14\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst14\|ready_set keyboard:inst14\|ready_set " "create_clock -period 1.000 -name keyboard:inst14\|ready_set keyboard:inst14\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst16\|OP\[4\] cpu:inst16\|OP\[4\] " "create_clock -period 1.000 -name cpu:inst16\|OP\[4\] cpu:inst16\|OP\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781210 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[14\]~6  from: datac  to: combout " "Cell: inst16\|result\[14\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9  from: datab  to: combout " "Cell: inst9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781594 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433947781594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1433947781614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433947781619 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1433947781621 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1433947781662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433947782289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433947782289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.987 " "Worst-case setup slack is -59.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.987            -902.148 cpu:inst16\|OP\[4\]  " "  -59.987            -902.148 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.166           -5866.752 SW\[16\]  " "  -52.166           -5866.752 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.830           -1762.488 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "  -25.830           -1762.488 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.603           -3771.950 CLOCK_50  " "   -9.603           -3771.950 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909             -21.750 dec_keyboard:inst11\|f3  " "   -2.909             -21.750 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -37.875 PS2_CLK  " "   -1.997             -37.875 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201              -1.646 clk_div:inst25\|clock_10Khz_int  " "   -1.201              -1.646 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -1.523 clk_div:inst25\|clock_1Mhz_int  " "   -1.077              -1.523 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -1.567 clk_div:inst25\|clock_1Khz_int  " "   -1.075              -1.567 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -1.521 clk_div:inst25\|clock_100Khz_int  " "   -1.075              -1.521 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074              -1.519 clk_div:inst25\|clock_100hz_int  " "   -1.074              -1.519 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757              -1.125 clk_div:inst25\|clock_1KHz  " "   -0.757              -1.125 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -1.191 clk_div:inst25\|clock_10Hz_int  " "   -0.754              -1.191 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703              -0.944 clk_div:inst25\|clock_100KHz  " "   -0.703              -0.944 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947782291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.635 " "Worst-case hold slack is -3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635            -133.646 SW\[16\]  " "   -3.635            -133.646 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -0.324 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -0.324              -0.324 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.801 cpu:inst16\|OP\[4\]  " "   -0.280              -0.801 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 PS2_CLK  " "    0.098               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_div:inst25\|clock_10Khz_int  " "    0.402               0.000 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_div:inst25\|clock_1Mhz_int  " "    0.402               0.000 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_div:inst25\|clock_100Khz_int  " "    0.403               0.000 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_div:inst25\|clock_100hz_int  " "    0.403               0.000 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_div:inst25\|clock_1Khz_int  " "    0.403               0.000 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_div:inst25\|clock_10Hz_int  " "    0.405               0.000 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 dec_keyboard:inst11\|f3  " "    0.405               0.000 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk_div:inst25\|clock_1KHz  " "    0.411               0.000 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk_div:inst25\|clock_100KHz  " "    0.438               0.000 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947782360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.249 " "Worst-case recovery slack is -3.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249              -3.249 keyboard:inst14\|scan_ready  " "   -3.249              -3.249 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 keyboard:inst14\|ready_set  " "    0.016               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947782362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.122 " "Worst-case removal slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 keyboard:inst14\|ready_set  " "    0.122               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.705               0.000 keyboard:inst14\|scan_ready  " "    3.705               0.000 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947782363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1418.945 CLOCK_50  " "   -3.000           -1418.945 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -506.720 SW\[16\]  " "   -3.000            -506.720 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.555 PS2_CLK  " "   -3.000             -32.555 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -312.255 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -1.285            -312.255 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dec_keyboard:inst11\|f3  " "   -1.285             -12.850 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clk_div:inst25\|clock_100KHz  " "   -1.285              -6.425 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_100Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_100hz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_10Hz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_10Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_1Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_1Mhz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clk_div:inst25\|clock_1KHz  " "   -1.285              -3.855 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 keyboard:inst14\|ready_set  " "   -1.285              -1.285 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 keyboard:inst14\|scan_ready  " "   -1.285              -1.285 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 cpu:inst16\|OP\[4\]  " "    0.457               0.000 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947782366 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1433947783759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1433947783806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1433947785707 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[14\]~6  from: datac  to: combout " "Cell: inst16\|result\[14\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9  from: datab  to: combout " "Cell: inst9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786027 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433947786027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433947786192 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433947786192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.624 " "Worst-case setup slack is -54.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.624            -821.111 cpu:inst16\|OP\[4\]  " "  -54.624            -821.111 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.246           -5388.240 SW\[16\]  " "  -47.246           -5388.240 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.476           -1595.369 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "  -23.476           -1595.369 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.799           -3431.329 CLOCK_50  " "   -8.799           -3431.329 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.654             -19.967 dec_keyboard:inst11\|f3  " "   -2.654             -19.967 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744             -32.865 PS2_CLK  " "   -1.744             -32.865 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973              -1.114 clk_div:inst25\|clock_10Khz_int  " "   -0.973              -1.114 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -1.095 clk_div:inst25\|clock_1Khz_int  " "   -0.894              -1.095 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -1.010 clk_div:inst25\|clock_1Mhz_int  " "   -0.857              -1.010 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856              -1.010 clk_div:inst25\|clock_100Khz_int  " "   -0.856              -1.010 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -1.008 clk_div:inst25\|clock_100hz_int  " "   -0.855              -1.008 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -0.773 clk_div:inst25\|clock_10Hz_int  " "   -0.582              -0.773 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -0.946 clk_div:inst25\|clock_1KHz  " "   -0.580              -0.946 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439              -0.513 clk_div:inst25\|clock_100KHz  " "   -0.439              -0.513 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947786200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.535 " "Worst-case hold slack is -3.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.535            -163.004 SW\[16\]  " "   -3.535            -163.004 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.284 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -0.284              -0.284 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.442 cpu:inst16\|OP\[4\]  " "   -0.150              -0.442 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 PS2_CLK  " "    0.089               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLOCK_50  " "    0.308               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_div:inst25\|clock_10Khz_int  " "    0.353               0.000 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_div:inst25\|clock_1Mhz_int  " "    0.353               0.000 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_div:inst25\|clock_100Khz_int  " "    0.354               0.000 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_div:inst25\|clock_100hz_int  " "    0.354               0.000 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_div:inst25\|clock_1Khz_int  " "    0.354               0.000 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk_div:inst25\|clock_10Hz_int  " "    0.356               0.000 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 dec_keyboard:inst11\|f3  " "    0.356               0.000 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk_div:inst25\|clock_1KHz  " "    0.367               0.000 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_div:inst25\|clock_100KHz  " "    0.403               0.000 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947786273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.814 " "Worst-case recovery slack is -2.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814              -2.814 keyboard:inst14\|scan_ready  " "   -2.814              -2.814 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 keyboard:inst14\|ready_set  " "    0.113               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947786282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.105 " "Worst-case removal slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 keyboard:inst14\|ready_set  " "    0.105               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.343               0.000 keyboard:inst14\|scan_ready  " "    3.343               0.000 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947786290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1397.385 CLOCK_50  " "   -3.000           -1397.385 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -506.720 SW\[16\]  " "   -3.000            -506.720 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.555 PS2_CLK  " "   -3.000             -32.555 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -312.255 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -1.285            -312.255 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 dec_keyboard:inst11\|f3  " "   -1.285             -12.850 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clk_div:inst25\|clock_100KHz  " "   -1.285              -6.425 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_100Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_100hz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_10Hz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_10Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_1Khz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clk_div:inst25\|clock_1Mhz_int  " "   -1.285              -5.140 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clk_div:inst25\|clock_1KHz  " "   -1.285              -3.855 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 keyboard:inst14\|ready_set  " "   -1.285              -1.285 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 keyboard:inst14\|scan_ready  " "   -1.285              -1.285 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 cpu:inst16\|OP\[4\]  " "    0.371               0.000 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947786300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1433947788073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[14\]~6  from: datac  to: combout " "Cell: inst16\|result\[14\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9  from: datab  to: combout " "Cell: inst9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433947788431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433947788502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433947788502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.284 " "Worst-case setup slack is -29.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.284            -435.487 cpu:inst16\|OP\[4\]  " "  -29.284            -435.487 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.000           -2897.725 SW\[16\]  " "  -25.000           -2897.725 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.951            -744.730 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "  -11.951            -744.730 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394           -1609.798 CLOCK_50  " "   -4.394           -1609.798 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -3.904 dec_keyboard:inst11\|f3  " "   -0.737              -3.904 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -6.262 PS2_CLK  " "   -0.484              -6.262 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 clk_div:inst25\|clock_1Mhz_int  " "   -0.142              -0.142 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.134 clk_div:inst25\|clock_1Khz_int  " "   -0.134              -0.134 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.133 clk_div:inst25\|clock_100Khz_int  " "   -0.133              -0.133 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.124 clk_div:inst25\|clock_100hz_int  " "   -0.124              -0.124 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 clk_div:inst25\|clock_10Khz_int  " "   -0.093              -0.093 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 clk_div:inst25\|clock_100KHz  " "    0.069               0.000 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_div:inst25\|clock_10Hz_int  " "    0.147               0.000 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:inst25\|clock_1KHz  " "    0.148               0.000 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947788519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.474 " "Worst-case hold slack is -1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474             -84.422 SW\[16\]  " "   -1.474             -84.422 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -2.249 cpu:inst16\|OP\[4\]  " "   -0.424              -2.249 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.279 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -0.260              -0.279 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 clk_div:inst25\|clock_10Khz_int  " "   -0.002              -0.002 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 clk_div:inst25\|clock_100hz_int  " "    0.031               0.000 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 clk_div:inst25\|clock_1Mhz_int  " "    0.037               0.000 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk_div:inst25\|clock_100Khz_int  " "    0.040               0.000 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 PS2_CLK  " "    0.074               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clk_div:inst25\|clock_1Khz_int  " "    0.085               0.000 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 CLOCK_50  " "    0.109               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_div:inst25\|clock_10Hz_int  " "    0.182               0.000 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 dec_keyboard:inst11\|f3  " "    0.183               0.000 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk_div:inst25\|clock_1KHz  " "    0.189               0.000 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk_div:inst25\|clock_100KHz  " "    0.194               0.000 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947788601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.174 " "Worst-case recovery slack is -1.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174              -1.174 keyboard:inst14\|scan_ready  " "   -1.174              -1.174 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 keyboard:inst14\|ready_set  " "    0.171               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947788616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.069 " "Worst-case removal slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 keyboard:inst14\|ready_set  " "    0.069               0.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.872               0.000 keyboard:inst14\|scan_ready  " "    1.872               0.000 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947788633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -755.187 SW\[16\]  " "   -3.000            -755.187 SW\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -742.512 CLOCK_50  " "   -3.000            -742.512 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.968 PS2_CLK  " "   -3.000             -38.968 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -243.000 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "   -1.000            -243.000 lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 dec_keyboard:inst11\|f3  " "   -1.000             -10.000 dec_keyboard:inst11\|f3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clk_div:inst25\|clock_100KHz  " "   -1.000              -5.000 clk_div:inst25\|clock_100KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_100Khz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_100hz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_10Hz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_10Khz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_1Khz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:inst25\|clock_1Mhz_int  " "   -1.000              -4.000 clk_div:inst25\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_div:inst25\|clock_1KHz  " "   -1.000              -3.000 clk_div:inst25\|clock_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 keyboard:inst14\|ready_set  " "   -1.000              -1.000 keyboard:inst14\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 keyboard:inst14\|scan_ready  " "   -1.000              -1.000 keyboard:inst14\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 cpu:inst16\|OP\[4\]  " "    0.313               0.000 cpu:inst16\|OP\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433947788652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433947791219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433947791222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433947791548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 11:49:51 2015 " "Processing ended: Wed Jun 10 11:49:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433947791548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433947791548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433947791548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433947791548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 548 s " "Quartus II Full Compilation was successful. 0 errors, 548 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433947792464 ""}
