Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (lin64) Build 2035080 Fri Oct 20 14:20:00 MDT 2017
| Date         : Mon Oct 30 03:31:28 2017
| Host         : brandon-P2540UA running 64-bit Linux Mint 18.2 Sonya
| Command      : report_timing_summary -file Wrapper_timing_summary_routed.rpt -warn_on_violation -rpx Wrapper_timing_summary_routed.rpx
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: BTND (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTNR (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: CD/Clk_Out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Btn_prev_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Btn_prev_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Btn_prev_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Btn_prev_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/State_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DeBoun/Timer_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: HCounter/Val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.354        0.000                      0                   82        0.264        0.000                      0                   82        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.354        0.000                      0                   82        0.264        0.000                      0                   82        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 AB/RedDivider/Divider_Counter/Val_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB/RedDivider/Clk_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.645ns  (logic 0.831ns (31.413%)  route 1.814ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 10.304 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.702    10.304    AB/RedDivider/Divider_Counter/CLK100MHZ
    SLICE_X79Y111        FDRE                                         r  AB/RedDivider/Divider_Counter/Val_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.459    10.763 r  AB/RedDivider/Divider_Counter/Val_reg[3]/Q
                         net (fo=4, routed)           1.014    11.778    AB/RedDivider/Divider_Counter/Val_reg[3]
    SLICE_X80Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.902 r  AB/RedDivider/Divider_Counter/Clk_Out_i_6__1/O
                         net (fo=1, routed)           0.492    12.394    AB/RedDivider/Divider_Counter/Clk_Out_i_6__1_n_0
    SLICE_X80Y113        LUT5 (Prop_lut5_I0_O)        0.124    12.518 r  AB/RedDivider/Divider_Counter/Clk_Out_i_4__2/O
                         net (fo=1, routed)           0.308    12.826    AB/RedDivider/Divider_Counter/Clk_Out_i_4__2_n_0
    SLICE_X80Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  AB/RedDivider/Divider_Counter/Clk_Out_i_1__0/O
                         net (fo=1, routed)           0.000    12.950    AB/RedDivider/Divider_Counter_n_0
    SLICE_X80Y115        FDRE                                         r  AB/RedDivider/Clk_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.581    15.003    AB/RedDivider/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y115        FDRE                                         r  AB/RedDivider/Clk_Out_reg/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X80Y115        FDRE (Setup_fdre_C_D)        0.077    15.304    AB/RedDivider/Clk_Out_reg
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AB/BlueDivider/Clk_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB/BlueDivider/Clk_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    AB/BlueDivider/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y116        FDRE                                         r  AB/BlueDivider/Clk_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  AB/BlueDivider/Clk_Out_reg/Q
                         net (fo=2, routed)           0.175     1.850    AB/BlueDivider/Divider_Counter/Clk_Out_reg_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  AB/BlueDivider/Divider_Counter/Clk_Out_i_1__2/O
                         net (fo=1, routed)           0.000     1.895    AB/BlueDivider/Divider_Counter_n_0
    SLICE_X80Y116        FDRE                                         r  AB/BlueDivider/Clk_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     2.026    AB/BlueDivider/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y116        FDRE                                         r  AB/BlueDivider/Clk_Out_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X80Y116        FDRE (Hold_fdre_C_D)         0.120     1.630    AB/BlueDivider/Clk_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y112   AB/GreenDivider/Divider_Counter/Val_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y116   AB/BlueDivider/Clk_Out_reg/C



