module top_module (
    input clk,
    input j,
    input k,
    output Q); 
    always @(posedge clk) begin
        if (j == 0 ) begin 
            if (k==0) 
                Q=Q;
            else 
                Q=1'b0;
        end 
         else begin
             if (k==0)
                 Q= 1'b1;
             else
                 Q= ~Q;
         end
    end
endmodule
