{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671719902228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671719902228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 14:38:22 2022 " "Processing started: Thu Dec 22 14:38:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671719902228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671719902228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi -c MSXPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671719902228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671719902442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi-rtl " "Found design unit 1: MSXPi-rtl" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671719902800 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi " "Found entity 1: MSXPi" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671719902800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671719902800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi " "Elaborating entity \"MSXPi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671719902859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BUSDIR_n MSXPi.vhd(79) " "VHDL Signal Declaration warning at MSXPi.vhd(79): used implicit default value for signal \"BUSDIR_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671719902860 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[0\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[0\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[1\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[1\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[2\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[2\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[3\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[3\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[4\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[4\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[5\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[5\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[6\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[6\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[7\] MSXPi.vhd(123) " "Inferred latch for \"D_buff_msx\[7\]\" at MSXPi.vhd(123)" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671719902862 "|MSXPi"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "spi_count_s_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"spi_count_s_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671719902894 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671719902894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:spi_count_s_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:spi_count_s_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671719902923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:spi_count_s_rtl_0 " "Instantiated megafunction \"lpm_counter:spi_count_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671719902924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671719902924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671719902924 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671719902924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BUSDIR_n GND " "Pin \"BUSDIR_n\" is stuck at GND" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSXPi/hardware/CPLD_Project/MSXPi.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671719903003 "|MSXPi|BUSDIR_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671719903003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671719903041 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671719903041 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671719903041 ""} { "Info" "ICUT_CUT_TM_MCELLS" "41 " "Implemented 41 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1671719903041 ""} { "Info" "ICUT_CUT_TM_SEXPS" "5 " "Implemented 5 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1671719903041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671719903041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671719903076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 14:38:23 2022 " "Processing ended: Thu Dec 22 14:38:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671719903076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671719903076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671719903076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671719903076 ""}
