{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@205:215@HdlIdDef", "wire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n\naxi_dmac_reset_manager #(\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@201:211", "wire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@206:216", "wire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n\naxi_dmac_reset_manager #(\n  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@202:212", "wire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@200:210", "wire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@203:213", "\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n"]], "Diff Content": {"Delete": [[210, "wire req_valid_gated;\n"]], "Add": []}}