{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545803423140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545803423150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:50:22 2018 " "Processing started: Wed Dec 26 13:50:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545803423150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545803423150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADUart -c ADUart " "Command: quartus_sta ADUart -c ADUart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545803423150 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1545803423350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1545803423710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1545803423710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803423770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803423770 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1545803423970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADUart.sdc " "Synopsys Design Constraints File file not found: 'ADUart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1545803424051 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803424051 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545803424060 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 24 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 24 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545803424060 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545803424060 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803424060 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uartrx:u3\|rdsig uartrx:u3\|rdsig " "create_clock -period 1.000 -name uartrx:u3\|rdsig uartrx:u3\|rdsig" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545803424060 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " "create_clock -period 1.000 -name TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545803424060 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fx fx " "create_clock -period 1.000 -name fx fx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545803424060 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545803424060 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1545803424070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545803424070 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545803424070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545803424090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545803424460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545803424460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -164.887 " "Worst-case setup slack is -164.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -164.887          -11179.446 clk  " " -164.887          -11179.446 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.778             -91.152 fx  " "   -4.778             -91.152 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208              -4.208 uartrx:u3\|rdsig  " "   -4.208              -4.208 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272              -2.272 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.272              -2.272 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.295 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "   -0.017              -0.295 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803424460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "    0.400               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 uartrx:u3\|rdsig  " "    0.485               0.000 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 fx  " "    0.621               0.000 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803424481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803424490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803424510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 fx  " "   -3.000             -43.149 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "   -1.487             -35.688 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 uartrx:u3\|rdsig  " "   -1.487              -1.487 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.735               0.000 clk  " "    9.735               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.802               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   51.802               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803424520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803424520 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545803426400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545803426440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545803427020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545803427220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545803427260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545803427260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -148.331 " "Worst-case setup slack is -148.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -148.331          -10054.204 clk  " " -148.331          -10054.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.479             -82.211 fx  " "   -4.479             -82.211 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.173              -4.173 uartrx:u3\|rdsig  " "   -4.173              -4.173 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964              -1.964 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.964              -1.964 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.936 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "   -0.044              -0.936 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803427270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 fx  " "    0.401               0.000 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 uartrx:u3\|rdsig  " "    0.430               0.000 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "    0.459               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803427290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803427310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803427320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.149 fx  " "   -3.000             -43.149 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "   -1.487             -35.688 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 uartrx:u3\|rdsig  " "   -1.487              -1.487 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 clk  " "    9.748               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.801               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   51.801               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803427330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803427330 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545803429191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545803429651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545803429661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545803429661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.110 " "Worst-case setup slack is -61.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.110           -4138.418 clk  " "  -61.110           -4138.418 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.789              -1.789 uartrx:u3\|rdsig  " "   -1.789              -1.789 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -25.446 fx  " "   -1.398             -25.446 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -1.208 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.208              -1.208 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "    0.450               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803429671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 uartrx:u3\|rdsig  " "    0.201               0.000 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "    0.220               0.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 fx  " "    0.278               0.000 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803429701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803429710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545803429720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.102 fx  " "   -3.000             -44.102 fx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q  " "   -1.000             -24.000 TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 uartrx:u3\|rdsig  " "   -1.000              -1.000 uartrx:u3\|rdsig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.233               0.000 clk  " "    9.233               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.879               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   51.879               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545803429740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545803429740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545803431800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545803431800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545803431940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:50:31 2018 " "Processing ended: Wed Dec 26 13:50:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545803431940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545803431940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545803431940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545803431940 ""}
