-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Wed May 14 09:56:47 2025
-- Host        : Yehoh running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_CTRL_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    img_neg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_sample_idx_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln146_fu_646_p2 : out STD_LOGIC;
    sub_ln145_fu_640_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    img_pos_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln146_reg_1011[0]_i_7_n_0\ : STD_LOGIC;
  signal \^img_neg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_neg_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^img_pos_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_img_neg_00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_0[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_neg_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_1[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_neg_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_neg_2[7]_i_3_n_0\ : STD_LOGIC;
  signal int_img_neg_30 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_3[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_neg_40 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_4[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_neg_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_5[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_neg_60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_6[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_neg_6[7]_i_3_n_0\ : STD_LOGIC;
  signal int_img_neg_70 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_neg_7[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_0[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_1[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_pos_2[7]_i_3_n_0\ : STD_LOGIC;
  signal int_img_pos_30 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_3[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_40 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_4[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_5[7]_i_1_n_0\ : STD_LOGIC;
  signal int_img_pos_60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_6[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_pos_6[7]_i_3_n_0\ : STD_LOGIC;
  signal int_img_pos_70 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_img_pos_7[7]_i_1_n_0\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_last_sample0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_last_sample[31]_i_1_n_0\ : STD_LOGIC;
  signal int_sample_idx0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_sample_idx[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_sample_idx_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal last_sample : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal sample_idx : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_product__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_2_n_1\ : STD_LOGIC;
  signal \tmp_product__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_2_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_3_n_1\ : STD_LOGIC;
  signal \tmp_product__0_i_3_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_3_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_4_n_1\ : STD_LOGIC;
  signal \tmp_product__0_i_4_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_4_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_i_9_n_0\ : STD_LOGIC;
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal tmp_product_i_11_n_0 : STD_LOGIC;
  signal tmp_product_i_12_n_0 : STD_LOGIC;
  signal tmp_product_i_13_n_0 : STD_LOGIC;
  signal tmp_product_i_14_n_0 : STD_LOGIC;
  signal tmp_product_i_15_n_0 : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal tmp_product_i_17_n_0 : STD_LOGIC;
  signal tmp_product_i_18_n_0 : STD_LOGIC;
  signal tmp_product_i_19_n_0 : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_1 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_4_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_1 : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_3 : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_img_neg_0[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_img_neg_0[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_img_neg_0[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_img_neg_0[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_img_neg_0[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_img_neg_0[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_img_neg_0[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_img_neg_0[7]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_img_neg_1[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_img_neg_1[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_img_neg_1[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_img_neg_1[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_img_neg_1[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_img_neg_1[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_img_neg_1[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_img_neg_1[7]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_img_neg_2[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_img_neg_2[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_img_neg_2[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_img_neg_2[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_img_neg_2[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_img_neg_2[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_img_neg_2[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_img_neg_2[7]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_img_neg_3[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_img_neg_3[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_img_neg_3[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_img_neg_3[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_img_neg_3[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_img_neg_3[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_img_neg_3[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_img_neg_3[7]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_img_neg_4[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_img_neg_4[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_img_neg_4[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_img_neg_4[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_img_neg_4[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_img_neg_4[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_img_neg_4[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_img_neg_4[7]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_img_neg_5[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_img_neg_5[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_img_neg_5[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_img_neg_5[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_img_neg_5[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_img_neg_5[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_img_neg_5[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_img_neg_5[7]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_img_neg_6[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_img_neg_6[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_img_neg_6[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_img_neg_6[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_img_neg_6[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_img_neg_6[5]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_img_neg_6[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_img_neg_6[7]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_img_neg_7[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_img_neg_7[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_img_neg_7[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_img_neg_7[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_img_neg_7[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_img_neg_7[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_img_neg_7[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_img_neg_7[7]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_img_pos_0[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_img_pos_0[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_img_pos_0[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_img_pos_0[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_img_pos_0[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_img_pos_0[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_img_pos_0[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_img_pos_0[7]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_img_pos_1[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_img_pos_1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_img_pos_1[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_img_pos_1[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_img_pos_1[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_img_pos_1[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_img_pos_1[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_img_pos_1[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_img_pos_2[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_img_pos_2[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_img_pos_2[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_img_pos_2[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_img_pos_2[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_img_pos_2[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_img_pos_2[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_img_pos_2[7]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_img_pos_3[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_img_pos_3[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_img_pos_3[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_img_pos_3[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_img_pos_3[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_img_pos_3[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_img_pos_3[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_img_pos_3[7]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_img_pos_4[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_img_pos_4[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_img_pos_4[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_img_pos_4[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_img_pos_4[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_img_pos_4[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_img_pos_4[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_img_pos_4[7]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_img_pos_5[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_img_pos_5[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_img_pos_5[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_img_pos_5[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_img_pos_5[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_img_pos_5[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_img_pos_5[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_img_pos_5[7]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_img_pos_6[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_img_pos_6[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_img_pos_6[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_img_pos_6[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_img_pos_6[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_img_pos_6[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_img_pos_6[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_img_pos_6[7]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_img_pos_7[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_img_pos_7[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_img_pos_7[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_img_pos_7[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_img_pos_7[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_img_pos_7[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_img_pos_7[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_img_pos_7[7]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_last_sample[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_last_sample[10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_last_sample[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_last_sample[12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_last_sample[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_last_sample[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_last_sample[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_last_sample[16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_last_sample[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_last_sample[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_last_sample[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_last_sample[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_last_sample[20]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_last_sample[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_last_sample[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_last_sample[23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_last_sample[24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_last_sample[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_last_sample[26]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_last_sample[27]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_last_sample[28]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_last_sample[29]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_last_sample[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_last_sample[30]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_last_sample[31]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_last_sample[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_last_sample[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_last_sample[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_last_sample[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_last_sample[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_last_sample[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_last_sample[9]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_sample_idx[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_sample_idx[10]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_sample_idx[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_sample_idx[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_sample_idx[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_sample_idx[14]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_sample_idx[15]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_sample_idx[16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_sample_idx[17]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_sample_idx[18]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_sample_idx[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_sample_idx[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_sample_idx[20]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_sample_idx[21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_sample_idx[22]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_sample_idx[23]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_sample_idx[24]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_sample_idx[25]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_sample_idx[26]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_sample_idx[27]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_sample_idx[28]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_sample_idx[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_sample_idx[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_sample_idx[30]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_sample_idx[31]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_sample_idx[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_sample_idx[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_sample_idx[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_sample_idx[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_sample_idx[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_sample_idx[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_sample_idx[9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[0]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdata[1]_i_10\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rdata[1]_i_11\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rdata[31]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdata[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[4]_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[9]_i_5\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_1 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_2 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_3 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_4 : label is 35;
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  SR(0) <= \^sr\(0);
  img_neg_0(7 downto 0) <= \^img_neg_0\(7 downto 0);
  img_neg_1(7 downto 0) <= \^img_neg_1\(7 downto 0);
  img_neg_2(7 downto 0) <= \^img_neg_2\(7 downto 0);
  img_neg_3(7 downto 0) <= \^img_neg_3\(7 downto 0);
  img_neg_4(7 downto 0) <= \^img_neg_4\(7 downto 0);
  img_neg_5(7 downto 0) <= \^img_neg_5\(7 downto 0);
  img_neg_6(7 downto 0) <= \^img_neg_6\(7 downto 0);
  img_neg_7(7 downto 0) <= \^img_neg_7\(7 downto 0);
  img_pos_0(7 downto 0) <= \^img_pos_0\(7 downto 0);
  img_pos_1(7 downto 0) <= \^img_pos_1\(7 downto 0);
  img_pos_2(7 downto 0) <= \^img_pos_2\(7 downto 0);
  img_pos_3(7 downto 0) <= \^img_pos_3\(7 downto 0);
  img_pos_4(7 downto 0) <= \^img_pos_4\(7 downto 0);
  img_pos_5(7 downto 0) <= \^img_pos_5\(7 downto 0);
  img_pos_6(7 downto 0) <= \^img_pos_6\(7 downto 0);
  img_pos_7(7 downto 0) <= \^img_pos_7\(7 downto 0);
  \int_sample_idx_reg[0]_0\(0) <= \^int_sample_idx_reg[0]_0\(0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(31 downto 0) <= \^s_axi_ctrl_rdata\(31 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^sr\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^sr\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => s_axi_CTRL_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \^s_axi_ctrl_bvalid\,
      I3 => s_axi_CTRL_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^sr\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^sr\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^sr\(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => ap_done,
      I3 => Q(11),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(11),
      I3 => Q(1),
      I4 => \ap_CS_fsm[1]_i_2_n_0\,
      I5 => \ap_CS_fsm[1]_i_3_n_0\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(0),
      I3 => ap_start,
      I4 => Q(2),
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => p_18_in(7),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^sr\(0)
    );
\icmp_ln146_reg_1011[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln146_reg_1011[0]_i_2_n_0\,
      I1 => \icmp_ln146_reg_1011[0]_i_3_n_0\,
      I2 => \icmp_ln146_reg_1011[0]_i_4_n_0\,
      I3 => \icmp_ln146_reg_1011[0]_i_5_n_0\,
      I4 => \icmp_ln146_reg_1011[0]_i_6_n_0\,
      I5 => \icmp_ln146_reg_1011[0]_i_7_n_0\,
      O => icmp_ln146_fu_646_p2
    );
\icmp_ln146_reg_1011[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => last_sample(12),
      I1 => last_sample(13),
      I2 => last_sample(10),
      I3 => last_sample(11),
      I4 => last_sample(9),
      I5 => last_sample(8),
      O => \icmp_ln146_reg_1011[0]_i_2_n_0\
    );
\icmp_ln146_reg_1011[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => last_sample(18),
      I1 => last_sample(19),
      I2 => last_sample(16),
      I3 => last_sample(17),
      I4 => last_sample(15),
      I5 => last_sample(14),
      O => \icmp_ln146_reg_1011[0]_i_3_n_0\
    );
\icmp_ln146_reg_1011[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => last_sample(30),
      I1 => last_sample(31),
      I2 => last_sample(28),
      I3 => last_sample(29),
      I4 => last_sample(27),
      I5 => last_sample(26),
      O => \icmp_ln146_reg_1011[0]_i_4_n_0\
    );
\icmp_ln146_reg_1011[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => last_sample(24),
      I1 => last_sample(25),
      I2 => last_sample(22),
      I3 => last_sample(23),
      I4 => last_sample(21),
      I5 => last_sample(20),
      O => \icmp_ln146_reg_1011[0]_i_5_n_0\
    );
\icmp_ln146_reg_1011[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_sample(0),
      I1 => last_sample(1),
      O => \icmp_ln146_reg_1011[0]_i_6_n_0\
    );
\icmp_ln146_reg_1011[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => last_sample(6),
      I1 => last_sample(7),
      I2 => last_sample(4),
      I3 => last_sample(5),
      I4 => last_sample(3),
      I5 => last_sample(2),
      O => \icmp_ln146_reg_1011[0]_i_7_n_0\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_18_in(2),
      R => \^sr\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => ar_hs,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \rdata[9]_i_3_n_0\,
      I3 => p_18_in(7),
      I4 => ap_done,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => \^sr\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^sr\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => p_18_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_18_in(7),
      R => \^sr\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => int_gie_i_3_n_0,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^sr\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^sr\(0)
    );
\int_img_neg_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(0),
      O => int_img_neg_00(0)
    );
\int_img_neg_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(1),
      O => int_img_neg_00(1)
    );
\int_img_neg_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(2),
      O => int_img_neg_00(2)
    );
\int_img_neg_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(3),
      O => int_img_neg_00(3)
    );
\int_img_neg_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(4),
      O => int_img_neg_00(4)
    );
\int_img_neg_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(5),
      O => int_img_neg_00(5)
    );
\int_img_neg_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(6),
      O => int_img_neg_00(6)
    );
\int_img_neg_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_pos_6[7]_i_3_n_0\,
      O => \int_img_neg_0[7]_i_1_n_0\
    );
\int_img_neg_0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_0\(7),
      O => int_img_neg_00(7)
    );
\int_img_neg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(0),
      Q => \^img_neg_0\(0),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(1),
      Q => \^img_neg_0\(1),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(2),
      Q => \^img_neg_0\(2),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(3),
      Q => \^img_neg_0\(3),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(4),
      Q => \^img_neg_0\(4),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(5),
      Q => \^img_neg_0\(5),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(6),
      Q => \^img_neg_0\(6),
      R => \^sr\(0)
    );
\int_img_neg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_0[7]_i_1_n_0\,
      D => int_img_neg_00(7),
      Q => \^img_neg_0\(7),
      R => \^sr\(0)
    );
\int_img_neg_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(0),
      O => int_img_neg_10(0)
    );
\int_img_neg_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(1),
      O => int_img_neg_10(1)
    );
\int_img_neg_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(2),
      O => int_img_neg_10(2)
    );
\int_img_neg_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(3),
      O => int_img_neg_10(3)
    );
\int_img_neg_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(4),
      O => int_img_neg_10(4)
    );
\int_img_neg_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(5),
      O => int_img_neg_10(5)
    );
\int_img_neg_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(6),
      O => int_img_neg_10(6)
    );
\int_img_neg_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_pos_6[7]_i_3_n_0\,
      O => \int_img_neg_1[7]_i_1_n_0\
    );
\int_img_neg_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_1\(7),
      O => int_img_neg_10(7)
    );
\int_img_neg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(0),
      Q => \^img_neg_1\(0),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(1),
      Q => \^img_neg_1\(1),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(2),
      Q => \^img_neg_1\(2),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(3),
      Q => \^img_neg_1\(3),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(4),
      Q => \^img_neg_1\(4),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(5),
      Q => \^img_neg_1\(5),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(6),
      Q => \^img_neg_1\(6),
      R => \^sr\(0)
    );
\int_img_neg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_1[7]_i_1_n_0\,
      D => int_img_neg_10(7),
      Q => \^img_neg_1\(7),
      R => \^sr\(0)
    );
\int_img_neg_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(0),
      O => int_img_neg_20(0)
    );
\int_img_neg_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(1),
      O => int_img_neg_20(1)
    );
\int_img_neg_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(2),
      O => int_img_neg_20(2)
    );
\int_img_neg_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(3),
      O => int_img_neg_20(3)
    );
\int_img_neg_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(4),
      O => int_img_neg_20(4)
    );
\int_img_neg_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(5),
      O => int_img_neg_20(5)
    );
\int_img_neg_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(6),
      O => int_img_neg_20(6)
    );
\int_img_neg_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_neg_2[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_neg_2[7]_i_1_n_0\
    );
\int_img_neg_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_2\(7),
      O => int_img_neg_20(7)
    );
\int_img_neg_2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_img_neg_2[7]_i_3_n_0\
    );
\int_img_neg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(0),
      Q => \^img_neg_2\(0),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(1),
      Q => \^img_neg_2\(1),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(2),
      Q => \^img_neg_2\(2),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(3),
      Q => \^img_neg_2\(3),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(4),
      Q => \^img_neg_2\(4),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(5),
      Q => \^img_neg_2\(5),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(6),
      Q => \^img_neg_2\(6),
      R => \^sr\(0)
    );
\int_img_neg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_2[7]_i_1_n_0\,
      D => int_img_neg_20(7),
      Q => \^img_neg_2\(7),
      R => \^sr\(0)
    );
\int_img_neg_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(0),
      O => int_img_neg_30(0)
    );
\int_img_neg_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(1),
      O => int_img_neg_30(1)
    );
\int_img_neg_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(2),
      O => int_img_neg_30(2)
    );
\int_img_neg_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(3),
      O => int_img_neg_30(3)
    );
\int_img_neg_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(4),
      O => int_img_neg_30(4)
    );
\int_img_neg_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(5),
      O => int_img_neg_30(5)
    );
\int_img_neg_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(6),
      O => int_img_neg_30(6)
    );
\int_img_neg_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_neg_2[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_neg_3[7]_i_1_n_0\
    );
\int_img_neg_3[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_3\(7),
      O => int_img_neg_30(7)
    );
\int_img_neg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(0),
      Q => \^img_neg_3\(0),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(1),
      Q => \^img_neg_3\(1),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(2),
      Q => \^img_neg_3\(2),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(3),
      Q => \^img_neg_3\(3),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(4),
      Q => \^img_neg_3\(4),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(5),
      Q => \^img_neg_3\(5),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(6),
      Q => \^img_neg_3\(6),
      R => \^sr\(0)
    );
\int_img_neg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_3[7]_i_1_n_0\,
      D => int_img_neg_30(7),
      Q => \^img_neg_3\(7),
      R => \^sr\(0)
    );
\int_img_neg_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(0),
      O => int_img_neg_40(0)
    );
\int_img_neg_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(1),
      O => int_img_neg_40(1)
    );
\int_img_neg_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(2),
      O => int_img_neg_40(2)
    );
\int_img_neg_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(3),
      O => int_img_neg_40(3)
    );
\int_img_neg_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(4),
      O => int_img_neg_40(4)
    );
\int_img_neg_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(5),
      O => int_img_neg_40(5)
    );
\int_img_neg_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(6),
      O => int_img_neg_40(6)
    );
\int_img_neg_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_neg_2[7]_i_3_n_0\,
      O => \int_img_neg_4[7]_i_1_n_0\
    );
\int_img_neg_4[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_4\(7),
      O => int_img_neg_40(7)
    );
\int_img_neg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(0),
      Q => \^img_neg_4\(0),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(1),
      Q => \^img_neg_4\(1),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(2),
      Q => \^img_neg_4\(2),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(3),
      Q => \^img_neg_4\(3),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(4),
      Q => \^img_neg_4\(4),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(5),
      Q => \^img_neg_4\(5),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(6),
      Q => \^img_neg_4\(6),
      R => \^sr\(0)
    );
\int_img_neg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_4[7]_i_1_n_0\,
      D => int_img_neg_40(7),
      Q => \^img_neg_4\(7),
      R => \^sr\(0)
    );
\int_img_neg_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(0),
      O => int_img_neg_50(0)
    );
\int_img_neg_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(1),
      O => int_img_neg_50(1)
    );
\int_img_neg_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(2),
      O => int_img_neg_50(2)
    );
\int_img_neg_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(3),
      O => int_img_neg_50(3)
    );
\int_img_neg_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(4),
      O => int_img_neg_50(4)
    );
\int_img_neg_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(5),
      O => int_img_neg_50(5)
    );
\int_img_neg_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(6),
      O => int_img_neg_50(6)
    );
\int_img_neg_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_neg_2[7]_i_3_n_0\,
      O => \int_img_neg_5[7]_i_1_n_0\
    );
\int_img_neg_5[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_5\(7),
      O => int_img_neg_50(7)
    );
\int_img_neg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(0),
      Q => \^img_neg_5\(0),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(1),
      Q => \^img_neg_5\(1),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(2),
      Q => \^img_neg_5\(2),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(3),
      Q => \^img_neg_5\(3),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(4),
      Q => \^img_neg_5\(4),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(5),
      Q => \^img_neg_5\(5),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(6),
      Q => \^img_neg_5\(6),
      R => \^sr\(0)
    );
\int_img_neg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_5[7]_i_1_n_0\,
      D => int_img_neg_50(7),
      Q => \^img_neg_5\(7),
      R => \^sr\(0)
    );
\int_img_neg_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(0),
      O => int_img_neg_60(0)
    );
\int_img_neg_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(1),
      O => int_img_neg_60(1)
    );
\int_img_neg_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(2),
      O => int_img_neg_60(2)
    );
\int_img_neg_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(3),
      O => int_img_neg_60(3)
    );
\int_img_neg_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(4),
      O => int_img_neg_60(4)
    );
\int_img_neg_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(5),
      O => int_img_neg_60(5)
    );
\int_img_neg_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(6),
      O => int_img_neg_60(6)
    );
\int_img_neg_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_neg_6[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_neg_6[7]_i_1_n_0\
    );
\int_img_neg_6[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_6\(7),
      O => int_img_neg_60(7)
    );
\int_img_neg_6[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_img_neg_6[7]_i_3_n_0\
    );
\int_img_neg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(0),
      Q => \^img_neg_6\(0),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(1),
      Q => \^img_neg_6\(1),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(2),
      Q => \^img_neg_6\(2),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(3),
      Q => \^img_neg_6\(3),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(4),
      Q => \^img_neg_6\(4),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(5),
      Q => \^img_neg_6\(5),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(6),
      Q => \^img_neg_6\(6),
      R => \^sr\(0)
    );
\int_img_neg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_6[7]_i_1_n_0\,
      D => int_img_neg_60(7),
      Q => \^img_neg_6\(7),
      R => \^sr\(0)
    );
\int_img_neg_7[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(0),
      O => int_img_neg_70(0)
    );
\int_img_neg_7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(1),
      O => int_img_neg_70(1)
    );
\int_img_neg_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(2),
      O => int_img_neg_70(2)
    );
\int_img_neg_7[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(3),
      O => int_img_neg_70(3)
    );
\int_img_neg_7[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(4),
      O => int_img_neg_70(4)
    );
\int_img_neg_7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(5),
      O => int_img_neg_70(5)
    );
\int_img_neg_7[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(6),
      O => int_img_neg_70(6)
    );
\int_img_neg_7[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_neg_6[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_neg_7[7]_i_1_n_0\
    );
\int_img_neg_7[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_neg_7\(7),
      O => int_img_neg_70(7)
    );
\int_img_neg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(0),
      Q => \^img_neg_7\(0),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(1),
      Q => \^img_neg_7\(1),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(2),
      Q => \^img_neg_7\(2),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(3),
      Q => \^img_neg_7\(3),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(4),
      Q => \^img_neg_7\(4),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(5),
      Q => \^img_neg_7\(5),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(6),
      Q => \^img_neg_7\(6),
      R => \^sr\(0)
    );
\int_img_neg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_neg_7[7]_i_1_n_0\,
      D => int_img_neg_70(7),
      Q => \^img_neg_7\(7),
      R => \^sr\(0)
    );
\int_img_pos_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(0),
      O => int_img_pos_00(0)
    );
\int_img_pos_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(1),
      O => int_img_pos_00(1)
    );
\int_img_pos_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(2),
      O => int_img_pos_00(2)
    );
\int_img_pos_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(3),
      O => int_img_pos_00(3)
    );
\int_img_pos_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(4),
      O => int_img_pos_00(4)
    );
\int_img_pos_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(5),
      O => int_img_pos_00(5)
    );
\int_img_pos_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(6),
      O => int_img_pos_00(6)
    );
\int_img_pos_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => \int_img_pos_0[7]_i_1_n_0\
    );
\int_img_pos_0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_0\(7),
      O => int_img_pos_00(7)
    );
\int_img_pos_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(0),
      Q => \^img_pos_0\(0),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(1),
      Q => \^img_pos_0\(1),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(2),
      Q => \^img_pos_0\(2),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(3),
      Q => \^img_pos_0\(3),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(4),
      Q => \^img_pos_0\(4),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(5),
      Q => \^img_pos_0\(5),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(6),
      Q => \^img_pos_0\(6),
      R => \^sr\(0)
    );
\int_img_pos_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_0[7]_i_1_n_0\,
      D => int_img_pos_00(7),
      Q => \^img_pos_0\(7),
      R => \^sr\(0)
    );
\int_img_pos_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(0),
      O => int_img_pos_10(0)
    );
\int_img_pos_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(1),
      O => int_img_pos_10(1)
    );
\int_img_pos_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(2),
      O => int_img_pos_10(2)
    );
\int_img_pos_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(3),
      O => int_img_pos_10(3)
    );
\int_img_pos_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(4),
      O => int_img_pos_10(4)
    );
\int_img_pos_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(5),
      O => int_img_pos_10(5)
    );
\int_img_pos_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(6),
      O => int_img_pos_10(6)
    );
\int_img_pos_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => \int_img_pos_1[7]_i_1_n_0\
    );
\int_img_pos_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_1\(7),
      O => int_img_pos_10(7)
    );
\int_img_pos_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(0),
      Q => \^img_pos_1\(0),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(1),
      Q => \^img_pos_1\(1),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(2),
      Q => \^img_pos_1\(2),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(3),
      Q => \^img_pos_1\(3),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(4),
      Q => \^img_pos_1\(4),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(5),
      Q => \^img_pos_1\(5),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(6),
      Q => \^img_pos_1\(6),
      R => \^sr\(0)
    );
\int_img_pos_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_1[7]_i_1_n_0\,
      D => int_img_pos_10(7),
      Q => \^img_pos_1\(7),
      R => \^sr\(0)
    );
\int_img_pos_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(0),
      O => int_img_pos_20(0)
    );
\int_img_pos_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(1),
      O => int_img_pos_20(1)
    );
\int_img_pos_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(2),
      O => int_img_pos_20(2)
    );
\int_img_pos_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(3),
      O => int_img_pos_20(3)
    );
\int_img_pos_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(4),
      O => int_img_pos_20(4)
    );
\int_img_pos_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(5),
      O => int_img_pos_20(5)
    );
\int_img_pos_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(6),
      O => int_img_pos_20(6)
    );
\int_img_pos_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_pos_2[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_pos_2[7]_i_1_n_0\
    );
\int_img_pos_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_2\(7),
      O => int_img_pos_20(7)
    );
\int_img_pos_2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_img_pos_2[7]_i_3_n_0\
    );
\int_img_pos_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(0),
      Q => \^img_pos_2\(0),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(1),
      Q => \^img_pos_2\(1),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(2),
      Q => \^img_pos_2\(2),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(3),
      Q => \^img_pos_2\(3),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(4),
      Q => \^img_pos_2\(4),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(5),
      Q => \^img_pos_2\(5),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(6),
      Q => \^img_pos_2\(6),
      R => \^sr\(0)
    );
\int_img_pos_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_2[7]_i_1_n_0\,
      D => int_img_pos_20(7),
      Q => \^img_pos_2\(7),
      R => \^sr\(0)
    );
\int_img_pos_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(0),
      O => int_img_pos_30(0)
    );
\int_img_pos_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(1),
      O => int_img_pos_30(1)
    );
\int_img_pos_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(2),
      O => int_img_pos_30(2)
    );
\int_img_pos_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(3),
      O => int_img_pos_30(3)
    );
\int_img_pos_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(4),
      O => int_img_pos_30(4)
    );
\int_img_pos_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(5),
      O => int_img_pos_30(5)
    );
\int_img_pos_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(6),
      O => int_img_pos_30(6)
    );
\int_img_pos_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_pos_2[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_pos_3[7]_i_1_n_0\
    );
\int_img_pos_3[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_3\(7),
      O => int_img_pos_30(7)
    );
\int_img_pos_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(0),
      Q => \^img_pos_3\(0),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(1),
      Q => \^img_pos_3\(1),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(2),
      Q => \^img_pos_3\(2),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(3),
      Q => \^img_pos_3\(3),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(4),
      Q => \^img_pos_3\(4),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(5),
      Q => \^img_pos_3\(5),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(6),
      Q => \^img_pos_3\(6),
      R => \^sr\(0)
    );
\int_img_pos_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_3[7]_i_1_n_0\,
      D => int_img_pos_30(7),
      Q => \^img_pos_3\(7),
      R => \^sr\(0)
    );
\int_img_pos_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(0),
      O => int_img_pos_40(0)
    );
\int_img_pos_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(1),
      O => int_img_pos_40(1)
    );
\int_img_pos_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(2),
      O => int_img_pos_40(2)
    );
\int_img_pos_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(3),
      O => int_img_pos_40(3)
    );
\int_img_pos_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(4),
      O => int_img_pos_40(4)
    );
\int_img_pos_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(5),
      O => int_img_pos_40(5)
    );
\int_img_pos_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(6),
      O => int_img_pos_40(6)
    );
\int_img_pos_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_pos_2[7]_i_3_n_0\,
      O => \int_img_pos_4[7]_i_1_n_0\
    );
\int_img_pos_4[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_4\(7),
      O => int_img_pos_40(7)
    );
\int_img_pos_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(0),
      Q => \^img_pos_4\(0),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(1),
      Q => \^img_pos_4\(1),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(2),
      Q => \^img_pos_4\(2),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(3),
      Q => \^img_pos_4\(3),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(4),
      Q => \^img_pos_4\(4),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(5),
      Q => \^img_pos_4\(5),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(6),
      Q => \^img_pos_4\(6),
      R => \^sr\(0)
    );
\int_img_pos_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_4[7]_i_1_n_0\,
      D => int_img_pos_40(7),
      Q => \^img_pos_4\(7),
      R => \^sr\(0)
    );
\int_img_pos_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(0),
      O => int_img_pos_50(0)
    );
\int_img_pos_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(1),
      O => int_img_pos_50(1)
    );
\int_img_pos_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(2),
      O => int_img_pos_50(2)
    );
\int_img_pos_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(3),
      O => int_img_pos_50(3)
    );
\int_img_pos_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(4),
      O => int_img_pos_50(4)
    );
\int_img_pos_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(5),
      O => int_img_pos_50(5)
    );
\int_img_pos_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(6),
      O => int_img_pos_50(6)
    );
\int_img_pos_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_pos_2[7]_i_3_n_0\,
      O => \int_img_pos_5[7]_i_1_n_0\
    );
\int_img_pos_5[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_5\(7),
      O => int_img_pos_50(7)
    );
\int_img_pos_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(0),
      Q => \^img_pos_5\(0),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(1),
      Q => \^img_pos_5\(1),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(2),
      Q => \^img_pos_5\(2),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(3),
      Q => \^img_pos_5\(3),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(4),
      Q => \^img_pos_5\(4),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(5),
      Q => \^img_pos_5\(5),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(6),
      Q => \^img_pos_5\(6),
      R => \^sr\(0)
    );
\int_img_pos_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_5[7]_i_1_n_0\,
      D => int_img_pos_50(7),
      Q => \^img_pos_5\(7),
      R => \^sr\(0)
    );
\int_img_pos_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(0),
      O => int_img_pos_60(0)
    );
\int_img_pos_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(1),
      O => int_img_pos_60(1)
    );
\int_img_pos_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(2),
      O => int_img_pos_60(2)
    );
\int_img_pos_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(3),
      O => int_img_pos_60(3)
    );
\int_img_pos_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(4),
      O => int_img_pos_60(4)
    );
\int_img_pos_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(5),
      O => int_img_pos_60(5)
    );
\int_img_pos_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(6),
      O => int_img_pos_60(6)
    );
\int_img_pos_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_pos_6[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_pos_6[7]_i_1_n_0\
    );
\int_img_pos_6[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_6\(7),
      O => int_img_pos_60(7)
    );
\int_img_pos_6[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_img_pos_6[7]_i_3_n_0\
    );
\int_img_pos_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(0),
      Q => \^img_pos_6\(0),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(1),
      Q => \^img_pos_6\(1),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(2),
      Q => \^img_pos_6\(2),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(3),
      Q => \^img_pos_6\(3),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(4),
      Q => \^img_pos_6\(4),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(5),
      Q => \^img_pos_6\(5),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(6),
      Q => \^img_pos_6\(6),
      R => \^sr\(0)
    );
\int_img_pos_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_6[7]_i_1_n_0\,
      D => int_img_pos_60(7),
      Q => \^img_pos_6\(7),
      R => \^sr\(0)
    );
\int_img_pos_7[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(0),
      O => int_img_pos_70(0)
    );
\int_img_pos_7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(1),
      O => int_img_pos_70(1)
    );
\int_img_pos_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(2),
      O => int_img_pos_70(2)
    );
\int_img_pos_7[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(3),
      O => int_img_pos_70(3)
    );
\int_img_pos_7[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(4),
      O => int_img_pos_70(4)
    );
\int_img_pos_7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(5),
      O => int_img_pos_70(5)
    );
\int_img_pos_7[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(6),
      O => int_img_pos_70(6)
    );
\int_img_pos_7[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_img_pos_6[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_img_pos_7[7]_i_1_n_0\
    );
\int_img_pos_7[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^img_pos_7\(7),
      O => int_img_pos_70(7)
    );
\int_img_pos_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(0),
      Q => \^img_pos_7\(0),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(1),
      Q => \^img_pos_7\(1),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(2),
      Q => \^img_pos_7\(2),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(3),
      Q => \^img_pos_7\(3),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(4),
      Q => \^img_pos_7\(4),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(5),
      Q => \^img_pos_7\(5),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(6),
      Q => \^img_pos_7\(6),
      R => \^sr\(0)
    );
\int_img_pos_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_pos_7[7]_i_1_n_0\,
      D => int_img_pos_70(7),
      Q => \^img_pos_7\(7),
      R => \^sr\(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^sr\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_isr[0]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => int_isr7_out
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \int_isr[0]_i_3_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\int_last_sample[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(0),
      O => int_last_sample0(0)
    );
\int_last_sample[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(10),
      O => int_last_sample0(10)
    );
\int_last_sample[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(11),
      O => int_last_sample0(11)
    );
\int_last_sample[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(12),
      O => int_last_sample0(12)
    );
\int_last_sample[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(13),
      O => int_last_sample0(13)
    );
\int_last_sample[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(14),
      O => int_last_sample0(14)
    );
\int_last_sample[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(15),
      O => int_last_sample0(15)
    );
\int_last_sample[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(16),
      O => int_last_sample0(16)
    );
\int_last_sample[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(17),
      O => int_last_sample0(17)
    );
\int_last_sample[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(18),
      O => int_last_sample0(18)
    );
\int_last_sample[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(19),
      O => int_last_sample0(19)
    );
\int_last_sample[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(1),
      O => int_last_sample0(1)
    );
\int_last_sample[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(20),
      O => int_last_sample0(20)
    );
\int_last_sample[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(21),
      O => int_last_sample0(21)
    );
\int_last_sample[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(22),
      O => int_last_sample0(22)
    );
\int_last_sample[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => last_sample(23),
      O => int_last_sample0(23)
    );
\int_last_sample[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(24),
      O => int_last_sample0(24)
    );
\int_last_sample[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(25),
      O => int_last_sample0(25)
    );
\int_last_sample[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(26),
      O => int_last_sample0(26)
    );
\int_last_sample[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(27),
      O => int_last_sample0(27)
    );
\int_last_sample[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(28),
      O => int_last_sample0(28)
    );
\int_last_sample[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(29),
      O => int_last_sample0(29)
    );
\int_last_sample[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(2),
      O => int_last_sample0(2)
    );
\int_last_sample[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(30),
      O => int_last_sample0(30)
    );
\int_last_sample[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_neg_6[7]_i_3_n_0\,
      O => \int_last_sample[31]_i_1_n_0\
    );
\int_last_sample[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => last_sample(31),
      O => int_last_sample0(31)
    );
\int_last_sample[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(3),
      O => int_last_sample0(3)
    );
\int_last_sample[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(4),
      O => int_last_sample0(4)
    );
\int_last_sample[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(5),
      O => int_last_sample0(5)
    );
\int_last_sample[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(6),
      O => int_last_sample0(6)
    );
\int_last_sample[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => last_sample(7),
      O => int_last_sample0(7)
    );
\int_last_sample[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(8),
      O => int_last_sample0(8)
    );
\int_last_sample[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => last_sample(9),
      O => int_last_sample0(9)
    );
\int_last_sample_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(0),
      Q => last_sample(0),
      R => \^sr\(0)
    );
\int_last_sample_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(10),
      Q => last_sample(10),
      R => \^sr\(0)
    );
\int_last_sample_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(11),
      Q => last_sample(11),
      R => \^sr\(0)
    );
\int_last_sample_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(12),
      Q => last_sample(12),
      R => \^sr\(0)
    );
\int_last_sample_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(13),
      Q => last_sample(13),
      R => \^sr\(0)
    );
\int_last_sample_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(14),
      Q => last_sample(14),
      R => \^sr\(0)
    );
\int_last_sample_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(15),
      Q => last_sample(15),
      R => \^sr\(0)
    );
\int_last_sample_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(16),
      Q => last_sample(16),
      R => \^sr\(0)
    );
\int_last_sample_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(17),
      Q => last_sample(17),
      R => \^sr\(0)
    );
\int_last_sample_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(18),
      Q => last_sample(18),
      R => \^sr\(0)
    );
\int_last_sample_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(19),
      Q => last_sample(19),
      R => \^sr\(0)
    );
\int_last_sample_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(1),
      Q => last_sample(1),
      R => \^sr\(0)
    );
\int_last_sample_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(20),
      Q => last_sample(20),
      R => \^sr\(0)
    );
\int_last_sample_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(21),
      Q => last_sample(21),
      R => \^sr\(0)
    );
\int_last_sample_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(22),
      Q => last_sample(22),
      R => \^sr\(0)
    );
\int_last_sample_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(23),
      Q => last_sample(23),
      R => \^sr\(0)
    );
\int_last_sample_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(24),
      Q => last_sample(24),
      R => \^sr\(0)
    );
\int_last_sample_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(25),
      Q => last_sample(25),
      R => \^sr\(0)
    );
\int_last_sample_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(26),
      Q => last_sample(26),
      R => \^sr\(0)
    );
\int_last_sample_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(27),
      Q => last_sample(27),
      R => \^sr\(0)
    );
\int_last_sample_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(28),
      Q => last_sample(28),
      R => \^sr\(0)
    );
\int_last_sample_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(29),
      Q => last_sample(29),
      R => \^sr\(0)
    );
\int_last_sample_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(2),
      Q => last_sample(2),
      R => \^sr\(0)
    );
\int_last_sample_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(30),
      Q => last_sample(30),
      R => \^sr\(0)
    );
\int_last_sample_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(31),
      Q => last_sample(31),
      R => \^sr\(0)
    );
\int_last_sample_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(3),
      Q => last_sample(3),
      R => \^sr\(0)
    );
\int_last_sample_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(4),
      Q => last_sample(4),
      R => \^sr\(0)
    );
\int_last_sample_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(5),
      Q => last_sample(5),
      R => \^sr\(0)
    );
\int_last_sample_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(6),
      Q => last_sample(6),
      R => \^sr\(0)
    );
\int_last_sample_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(7),
      Q => last_sample(7),
      R => \^sr\(0)
    );
\int_last_sample_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(8),
      Q => last_sample(8),
      R => \^sr\(0)
    );
\int_last_sample_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_last_sample[31]_i_1_n_0\,
      D => int_last_sample0(9),
      Q => last_sample(9),
      R => \^sr\(0)
    );
\int_sample_idx[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_sample_idx_reg[0]_0\(0),
      O => int_sample_idx0(0)
    );
\int_sample_idx[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(10),
      O => int_sample_idx0(10)
    );
\int_sample_idx[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(11),
      O => int_sample_idx0(11)
    );
\int_sample_idx[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(12),
      O => int_sample_idx0(12)
    );
\int_sample_idx[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(13),
      O => int_sample_idx0(13)
    );
\int_sample_idx[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(14),
      O => int_sample_idx0(14)
    );
\int_sample_idx[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(15),
      O => int_sample_idx0(15)
    );
\int_sample_idx[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(16),
      O => int_sample_idx0(16)
    );
\int_sample_idx[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(17),
      O => int_sample_idx0(17)
    );
\int_sample_idx[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(18),
      O => int_sample_idx0(18)
    );
\int_sample_idx[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(19),
      O => int_sample_idx0(19)
    );
\int_sample_idx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(1),
      O => int_sample_idx0(1)
    );
\int_sample_idx[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(20),
      O => int_sample_idx0(20)
    );
\int_sample_idx[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(21),
      O => int_sample_idx0(21)
    );
\int_sample_idx[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(22),
      O => int_sample_idx0(22)
    );
\int_sample_idx[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => sample_idx(23),
      O => int_sample_idx0(23)
    );
\int_sample_idx[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(24),
      O => int_sample_idx0(24)
    );
\int_sample_idx[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(25),
      O => int_sample_idx0(25)
    );
\int_sample_idx[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(26),
      O => int_sample_idx0(26)
    );
\int_sample_idx[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(27),
      O => int_sample_idx0(27)
    );
\int_sample_idx[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(28),
      O => int_sample_idx0(28)
    );
\int_sample_idx[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(29),
      O => int_sample_idx0(29)
    );
\int_sample_idx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(2),
      O => int_sample_idx0(2)
    );
\int_sample_idx[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(30),
      O => int_sample_idx0(30)
    );
\int_sample_idx[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_img_neg_6[7]_i_3_n_0\,
      O => \int_sample_idx[31]_i_1_n_0\
    );
\int_sample_idx[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => sample_idx(31),
      O => int_sample_idx0(31)
    );
\int_sample_idx[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(3),
      O => int_sample_idx0(3)
    );
\int_sample_idx[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(4),
      O => int_sample_idx0(4)
    );
\int_sample_idx[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(5),
      O => int_sample_idx0(5)
    );
\int_sample_idx[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(6),
      O => int_sample_idx0(6)
    );
\int_sample_idx[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => sample_idx(7),
      O => int_sample_idx0(7)
    );
\int_sample_idx[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(8),
      O => int_sample_idx0(8)
    );
\int_sample_idx[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => sample_idx(9),
      O => int_sample_idx0(9)
    );
\int_sample_idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(0),
      Q => \^int_sample_idx_reg[0]_0\(0),
      R => \^sr\(0)
    );
\int_sample_idx_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(10),
      Q => sample_idx(10),
      R => \^sr\(0)
    );
\int_sample_idx_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(11),
      Q => sample_idx(11),
      R => \^sr\(0)
    );
\int_sample_idx_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(12),
      Q => sample_idx(12),
      R => \^sr\(0)
    );
\int_sample_idx_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(13),
      Q => sample_idx(13),
      R => \^sr\(0)
    );
\int_sample_idx_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(14),
      Q => sample_idx(14),
      R => \^sr\(0)
    );
\int_sample_idx_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(15),
      Q => sample_idx(15),
      R => \^sr\(0)
    );
\int_sample_idx_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(16),
      Q => sample_idx(16),
      R => \^sr\(0)
    );
\int_sample_idx_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(17),
      Q => sample_idx(17),
      R => \^sr\(0)
    );
\int_sample_idx_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(18),
      Q => sample_idx(18),
      R => \^sr\(0)
    );
\int_sample_idx_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(19),
      Q => sample_idx(19),
      R => \^sr\(0)
    );
\int_sample_idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(1),
      Q => sample_idx(1),
      R => \^sr\(0)
    );
\int_sample_idx_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(20),
      Q => sample_idx(20),
      R => \^sr\(0)
    );
\int_sample_idx_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(21),
      Q => sample_idx(21),
      R => \^sr\(0)
    );
\int_sample_idx_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(22),
      Q => sample_idx(22),
      R => \^sr\(0)
    );
\int_sample_idx_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(23),
      Q => sample_idx(23),
      R => \^sr\(0)
    );
\int_sample_idx_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(24),
      Q => sample_idx(24),
      R => \^sr\(0)
    );
\int_sample_idx_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(25),
      Q => sample_idx(25),
      R => \^sr\(0)
    );
\int_sample_idx_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(26),
      Q => sample_idx(26),
      R => \^sr\(0)
    );
\int_sample_idx_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(27),
      Q => sample_idx(27),
      R => \^sr\(0)
    );
\int_sample_idx_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(28),
      Q => sample_idx(28),
      R => \^sr\(0)
    );
\int_sample_idx_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(29),
      Q => sample_idx(29),
      R => \^sr\(0)
    );
\int_sample_idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(2),
      Q => sample_idx(2),
      R => \^sr\(0)
    );
\int_sample_idx_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(30),
      Q => sample_idx(30),
      R => \^sr\(0)
    );
\int_sample_idx_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(31),
      Q => sample_idx(31),
      R => \^sr\(0)
    );
\int_sample_idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(3),
      Q => sample_idx(3),
      R => \^sr\(0)
    );
\int_sample_idx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(4),
      Q => sample_idx(4),
      R => \^sr\(0)
    );
\int_sample_idx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(5),
      Q => sample_idx(5),
      R => \^sr\(0)
    );
\int_sample_idx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(6),
      Q => sample_idx(6),
      R => \^sr\(0)
    );
\int_sample_idx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(7),
      Q => sample_idx(7),
      R => \^sr\(0)
    );
\int_sample_idx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(8),
      Q => sample_idx(8),
      R => \^sr\(0)
    );
\int_sample_idx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_sample_idx[31]_i_1_n_0\,
      D => int_sample_idx0(9),
      Q => sample_idx(9),
      R => \^sr\(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => ap_done,
      I1 => auto_restart_status_reg_n_0,
      I2 => p_18_in(2),
      I3 => ap_idle,
      I4 => int_task_ap_done_i_2_n_0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => int_task_ap_done_i_3_n_0,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[31]_i_4_n_0\,
      I5 => ar_hs,
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => \^sr\(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFFFD00000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \rdata[0]_i_4_n_0\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      O => \rdata[0]_i_10_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[0]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[0]_i_6_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000383830000808"
    )
        port map (
      I0 => \rdata[0]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[0]_i_8_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_9_n_0\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000004000400"
    )
        port map (
      I0 => \rdata[1]_i_11_n_0\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \rdata[0]_i_10_n_0\,
      I3 => int_gie_reg_n_0,
      I4 => \int_isr_reg_n_0_[0]\,
      I5 => \rdata[1]_i_10_n_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_1\(0),
      I1 => \^img_pos_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(0),
      I1 => \^img_pos_4\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(0),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_sample_idx_reg[0]_0\(0),
      I1 => last_sample(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(0),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(0),
      I1 => \^img_neg_4\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(0),
      I1 => \^img_neg_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(0),
      O => \rdata[0]_i_9_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(16),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(17),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(18),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(19),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFFFD00000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata[1]_i_10_n_0\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[1]_i_11_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[1]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[1]_i_6_n_0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000383830000808"
    )
        port map (
      I0 => \rdata[1]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[1]_i_8_n_0\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_9_n_0\,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \rdata[1]_i_10_n_0\,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[1]_i_11_n_0\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_1\(1),
      I1 => \^img_pos_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(1),
      I1 => \^img_pos_4\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(1),
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(1),
      I1 => last_sample(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(1),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(1),
      I1 => \^img_neg_4\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(1),
      I1 => \^img_neg_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(1),
      O => \rdata[1]_i_9_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(20),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(21),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(22),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(23),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(24),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(25),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(26),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(27),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(28),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(29),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00F0CCCC"
    )
        port map (
      I0 => \rdata_reg[2]_i_2_n_0\,
      I1 => \rdata_reg[2]_i_3_n_0\,
      I2 => \rdata[2]_i_4_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(2),
      I1 => last_sample(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(2),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(2),
      I1 => \^img_neg_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(2),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(2),
      I1 => \^img_neg_4\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(2),
      O => \rdata[2]_i_6_n_0\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^img_pos_1\(2),
      I1 => \^img_pos_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_18_in(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_7_n_0\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(2),
      I1 => \^img_pos_4\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(2),
      O => \rdata[2]_i_8_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(30),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[31]_i_4_n_0\,
      I5 => ar_hs,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(31),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00F0CCCC"
    )
        port map (
      I0 => \rdata_reg[3]_i_2_n_0\,
      I1 => \rdata_reg[3]_i_3_n_0\,
      I2 => \rdata[3]_i_4_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(3),
      I1 => last_sample(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(3),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(3),
      I1 => \^img_neg_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(3),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(3),
      I1 => \^img_neg_4\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(3),
      O => \rdata[3]_i_6_n_0\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^img_pos_1\(3),
      I1 => \^img_pos_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ap_ready__0\,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_7_n_0\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(3),
      I1 => \^img_pos_4\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(3),
      O => \rdata[3]_i_8_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55405540FFFF5540"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => \rdata[4]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[4]_i_4_n_0\,
      I4 => \rdata[4]_i_5_n_0\,
      I5 => \rdata[4]_i_6_n_0\,
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[4]_i_7_n_0\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[4]_i_8_n_0\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(4),
      I1 => \^img_neg_4\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^img_pos_7\(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^img_pos_6\(4),
      I5 => \rdata[4]_i_9_n_0\,
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(4),
      I1 => last_sample(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(4),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      O => \rdata[4]_i_6_n_0\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAAAEAA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^img_pos_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_1\(4),
      O => \rdata[4]_i_7_n_0\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(4),
      I1 => \^img_pos_4\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(4),
      O => \rdata[4]_i_8_n_0\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000FFFFFFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^img_neg_1\(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^img_neg_0\(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[4]_i_9_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0C0CFF00"
    )
        port map (
      I0 => \rdata_reg[5]_i_2_n_0\,
      I1 => \rdata[5]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[5]_i_4_n_0\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(5),
      I1 => last_sample(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(5),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[5]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^img_pos_0\(5),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^img_pos_1\(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(5),
      I1 => \^img_neg_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(5),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(5),
      I1 => \^img_neg_4\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(5),
      O => \rdata[5]_i_6_n_0\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(5),
      I1 => \^img_pos_4\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(5),
      O => \rdata[5]_i_7_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00F0CCCC"
    )
        port map (
      I0 => \rdata_reg[6]_i_2_n_0\,
      I1 => \rdata[6]_i_3_n_0\,
      I2 => \rdata[6]_i_4_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[6]_i_7_n_0\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^img_pos_0\(6),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^img_pos_1\(6),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(6),
      I1 => last_sample(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(6),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(6),
      I1 => \^img_neg_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(6),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(6),
      I1 => \^img_neg_4\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(6),
      O => \rdata[6]_i_6_n_0\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(6),
      I1 => \^img_pos_4\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(6),
      O => \rdata[6]_i_7_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F2F002F0F200020"
    )
        port map (
      I0 => \rdata[7]_i_3_n_0\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata_reg[7]_i_4_n_0\,
      I5 => \rdata_reg[7]_i_5_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sample_idx(7),
      I1 => last_sample(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_7\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_6\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_1\(7),
      I1 => \^img_neg_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_7\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_6\(7),
      O => \rdata[7]_i_6_n_0\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_neg_5\(7),
      I1 => \^img_neg_4\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_neg_3\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_neg_2\(7),
      O => \rdata[7]_i_7_n_0\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^img_pos_1\(7),
      I1 => \^img_pos_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_18_in(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_8_n_0\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_pos_5\(7),
      I1 => \^img_pos_4\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^img_pos_3\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^img_pos_2\(7),
      O => \rdata[7]_i_9_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sample_idx(8),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => last_sample(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \^interrupt\,
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \rdata[9]_i_3_n_0\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(9),
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => last_sample(9),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => sample_idx(9),
      I3 => \rdata[9]_i_4_n_0\,
      I4 => \rdata[9]_i_5_n_0\,
      I5 => \rdata[31]_i_4_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      O => \rdata[9]_i_5_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_5_n_0\,
      I1 => \rdata[2]_i_6_n_0\,
      O => \rdata_reg[2]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_7_n_0\,
      I1 => \rdata[2]_i_8_n_0\,
      O => \rdata_reg[2]_i_3_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => \^s_axi_ctrl_rdata\(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_5_n_0\,
      I1 => \rdata[3]_i_6_n_0\,
      O => \rdata_reg[3]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_7_n_0\,
      I1 => \rdata[3]_i_8_n_0\,
      O => \rdata_reg[3]_i_3_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_5_n_0\,
      I1 => \rdata[5]_i_6_n_0\,
      O => \rdata_reg[5]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_5_n_0\,
      I1 => \rdata[6]_i_6_n_0\,
      O => \rdata_reg[6]_i_2_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_0\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_6_n_0\,
      I1 => \rdata[7]_i_7_n_0\,
      O => \rdata_reg[7]_i_4_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_8_n_0\,
      I1 => \rdata[7]_i_9_n_0\,
      O => \rdata_reg[7]_i_5_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[9]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => '0'
    );
\tmp_product__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_2_n_0\,
      CO(3) => \tmp_product__0_i_1_n_0\,
      CO(2) => \tmp_product__0_i_1_n_1\,
      CO(1) => \tmp_product__0_i_1_n_2\,
      CO(0) => \tmp_product__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(12 downto 9),
      O(3 downto 0) => sub_ln145_fu_640_p2(15 downto 12),
      S(3) => \tmp_product__0_i_5_n_0\,
      S(2) => \tmp_product__0_i_6_n_0\,
      S(1) => \tmp_product__0_i_7_n_0\,
      S(0) => \tmp_product__0_i_8_n_0\
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(7),
      I1 => sample_idx(11),
      O => \tmp_product__0_i_10_n_0\
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(6),
      I1 => sample_idx(10),
      O => \tmp_product__0_i_11_n_0\
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(5),
      I1 => sample_idx(9),
      O => \tmp_product__0_i_12_n_0\
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(4),
      I1 => sample_idx(8),
      O => \tmp_product__0_i_13_n_0\
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(3),
      I1 => sample_idx(7),
      O => \tmp_product__0_i_14_n_0\
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(2),
      I1 => sample_idx(6),
      O => \tmp_product__0_i_15_n_0\
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(1),
      I1 => sample_idx(5),
      O => \tmp_product__0_i_16_n_0\
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_sample_idx_reg[0]_0\(0),
      O => \tmp_product__0_i_17_n_0\
    );
\tmp_product__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_sample_idx_reg[0]_0\(0),
      I1 => sample_idx(4),
      O => \tmp_product__0_i_18_n_0\
    );
\tmp_product__0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_idx(3),
      O => \tmp_product__0_i_19_n_0\
    );
\tmp_product__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_3_n_0\,
      CO(3) => \tmp_product__0_i_2_n_0\,
      CO(2) => \tmp_product__0_i_2_n_1\,
      CO(1) => \tmp_product__0_i_2_n_2\,
      CO(0) => \tmp_product__0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(8 downto 5),
      O(3 downto 0) => sub_ln145_fu_640_p2(11 downto 8),
      S(3) => \tmp_product__0_i_9_n_0\,
      S(2) => \tmp_product__0_i_10_n_0\,
      S(1) => \tmp_product__0_i_11_n_0\,
      S(0) => \tmp_product__0_i_12_n_0\
    );
\tmp_product__0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_idx(2),
      O => \tmp_product__0_i_20_n_0\
    );
\tmp_product__0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_idx(1),
      O => \tmp_product__0_i_21_n_0\
    );
\tmp_product__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_4_n_0\,
      CO(3) => \tmp_product__0_i_3_n_0\,
      CO(2) => \tmp_product__0_i_3_n_1\,
      CO(1) => \tmp_product__0_i_3_n_2\,
      CO(0) => \tmp_product__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(4 downto 1),
      O(3 downto 0) => sub_ln145_fu_640_p2(7 downto 4),
      S(3) => \tmp_product__0_i_13_n_0\,
      S(2) => \tmp_product__0_i_14_n_0\,
      S(1) => \tmp_product__0_i_15_n_0\,
      S(0) => \tmp_product__0_i_16_n_0\
    );
\tmp_product__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_i_4_n_0\,
      CO(2) => \tmp_product__0_i_4_n_1\,
      CO(1) => \tmp_product__0_i_4_n_2\,
      CO(0) => \tmp_product__0_i_4_n_3\,
      CYINIT => \tmp_product__0_i_17_n_0\,
      DI(3) => \^int_sample_idx_reg[0]_0\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => sub_ln145_fu_640_p2(3 downto 0),
      S(3) => \tmp_product__0_i_18_n_0\,
      S(2) => \tmp_product__0_i_19_n_0\,
      S(1) => \tmp_product__0_i_20_n_0\,
      S(0) => \tmp_product__0_i_21_n_0\
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(12),
      I1 => sample_idx(16),
      O => \tmp_product__0_i_5_n_0\
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(11),
      I1 => sample_idx(15),
      O => \tmp_product__0_i_6_n_0\
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(10),
      I1 => sample_idx(14),
      O => \tmp_product__0_i_7_n_0\
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(9),
      I1 => sample_idx(13),
      O => \tmp_product__0_i_8_n_0\
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(8),
      I1 => sample_idx(12),
      O => \tmp_product__0_i_9_n_0\
    );
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 2) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_1_n_2,
      CO(0) => tmp_product_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sample_idx(26 downto 25),
      O(3) => NLW_tmp_product_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => sub_ln145_fu_640_p2(30 downto 28),
      S(3) => '0',
      S(2) => tmp_product_i_5_n_0,
      S(1) => tmp_product_i_6_n_0,
      S(0) => tmp_product_i_7_n_0
    );
tmp_product_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(22),
      I1 => sample_idx(26),
      O => tmp_product_i_10_n_0
    );
tmp_product_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(21),
      I1 => sample_idx(25),
      O => tmp_product_i_11_n_0
    );
tmp_product_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(20),
      I1 => sample_idx(24),
      O => tmp_product_i_12_n_0
    );
tmp_product_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(19),
      I1 => sample_idx(23),
      O => tmp_product_i_13_n_0
    );
tmp_product_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(18),
      I1 => sample_idx(22),
      O => tmp_product_i_14_n_0
    );
tmp_product_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(17),
      I1 => sample_idx(21),
      O => tmp_product_i_15_n_0
    );
tmp_product_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(16),
      I1 => sample_idx(20),
      O => tmp_product_i_16_n_0
    );
tmp_product_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(15),
      I1 => sample_idx(19),
      O => tmp_product_i_17_n_0
    );
tmp_product_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(14),
      I1 => sample_idx(18),
      O => tmp_product_i_18_n_0
    );
tmp_product_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(13),
      I1 => sample_idx(17),
      O => tmp_product_i_19_n_0
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_0,
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(24 downto 21),
      O(3 downto 0) => sub_ln145_fu_640_p2(27 downto 24),
      S(3) => tmp_product_i_8_n_0,
      S(2) => tmp_product_i_9_n_0,
      S(1) => tmp_product_i_10_n_0,
      S(0) => tmp_product_i_11_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_4_n_0,
      CO(3) => tmp_product_i_3_n_0,
      CO(2) => tmp_product_i_3_n_1,
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(20 downto 17),
      O(3 downto 0) => sub_ln145_fu_640_p2(23 downto 20),
      S(3) => tmp_product_i_12_n_0,
      S(2) => tmp_product_i_13_n_0,
      S(1) => tmp_product_i_14_n_0,
      S(0) => tmp_product_i_15_n_0
    );
tmp_product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_1_n_0\,
      CO(3) => tmp_product_i_4_n_0,
      CO(2) => tmp_product_i_4_n_1,
      CO(1) => tmp_product_i_4_n_2,
      CO(0) => tmp_product_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sample_idx(16 downto 13),
      O(3 downto 0) => sub_ln145_fu_640_p2(19 downto 16),
      S(3) => tmp_product_i_16_n_0,
      S(2) => tmp_product_i_17_n_0,
      S(1) => tmp_product_i_18_n_0,
      S(0) => tmp_product_i_19_n_0
    );
tmp_product_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(27),
      I1 => sample_idx(31),
      O => tmp_product_i_5_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(26),
      I1 => sample_idx(30),
      O => tmp_product_i_6_n_0
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(25),
      I1 => sample_idx(29),
      O => tmp_product_i_7_n_0
    );
tmp_product_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(24),
      I1 => sample_idx(28),
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sample_idx(23),
      I1 => sample_idx(27),
      O => tmp_product_i_9_n_0
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_0_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init is
  port (
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \j_fu_34_reg[0]\ : out STD_LOGIC;
    \j_fu_34_reg[0]_0\ : out STD_LOGIC;
    \j_fu_34_reg[0]_1\ : out STD_LOGIC;
    W2_out_we0 : out STD_LOGIC;
    W2_out_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_34_reg[2]\ : in STD_LOGIC;
    \j_fu_34_reg[2]_0\ : in STD_LOGIC;
    \j_fu_34_reg[1]\ : in STD_LOGIC;
    \j_fu_34_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^grp_train_step_pipeline_vitis_loop_141_4_fu_623_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \W2_out_address0[0]_INST_0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \W2_out_address0[1]_INST_0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of W2_out_we0_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \j_fu_34[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \j_fu_34[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \j_fu_34[2]_i_1\ : label is "soft_lutpair139";
begin
  grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done <= \^grp_train_step_pipeline_vitis_loop_141_4_fu_623_ap_done\;
\W2_out_address0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_34_reg[2]\,
      I1 => \j_fu_34_reg[1]\,
      I2 => ap_loop_init_int,
      O => W2_out_address0(0)
    );
\W2_out_address0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_34_reg[2]_1\,
      I1 => \j_fu_34_reg[1]\,
      I2 => ap_loop_init_int,
      O => W2_out_address0(1)
    );
W2_out_we0_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC8CC"
    )
        port map (
      I0 => \j_fu_34_reg[2]_1\,
      I1 => \j_fu_34_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_34_reg[2]_0\,
      I4 => \j_fu_34_reg[2]\,
      O => W2_out_we0
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \j_fu_34_reg[2]_1\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_34_reg[2]_0\,
      I3 => \j_fu_34_reg[2]\,
      I4 => \j_fu_34_reg[1]\,
      I5 => ap_done_cache,
      O => \^grp_train_step_pipeline_vitis_loop_141_4_fu_623_ap_done\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_train_step_pipeline_vitis_loop_141_4_fu_623_ap_done\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FF555575FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \j_fu_34_reg[2]\,
      I2 => \j_fu_34_reg[2]_0\,
      I3 => ap_loop_init_int,
      I4 => \j_fu_34_reg[1]\,
      I5 => \j_fu_34_reg[2]_1\,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \j_fu_34_reg[2]\,
      I2 => \j_fu_34_reg[2]_0\,
      I3 => ap_loop_init_int,
      I4 => \j_fu_34_reg[1]\,
      I5 => \j_fu_34_reg[2]_1\,
      O => \ap_CS_fsm_reg[10]\
    );
\j_fu_34[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5AAF1AA"
    )
        port map (
      I0 => \j_fu_34_reg[2]\,
      I1 => \j_fu_34_reg[2]_0\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_34_reg[1]\,
      I4 => \j_fu_34_reg[2]_1\,
      O => \j_fu_34_reg[0]_0\
    );
\j_fu_34[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => \j_fu_34_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \j_fu_34_reg[1]\,
      I3 => \j_fu_34_reg[2]_1\,
      O => \j_fu_34_reg[0]_1\
    );
\j_fu_34[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06CC0CCC"
    )
        port map (
      I0 => \j_fu_34_reg[2]\,
      I1 => \j_fu_34_reg[2]_0\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_34_reg[1]\,
      I4 => \j_fu_34_reg[2]_1\,
      O => \j_fu_34_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \j_fu_122_reg[0]\ : out STD_LOGIC;
    \j_fu_122_reg[0]_0\ : out STD_LOGIC;
    \j_fu_122_reg[0]_1\ : out STD_LOGIC;
    W1_out_we1 : out STD_LOGIC;
    W1_out_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_j_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_d1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_6_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_4_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_2_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_d0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_7_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_5_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_3_2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_we1_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg : in STD_LOGIC;
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done : in STD_LOGIC;
    \j_fu_122_reg[2]\ : in STD_LOGIC;
    \j_fu_122_reg[2]_0\ : in STD_LOGIC;
    \j_fu_122_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \W1_out_address1[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_out_d1[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_d1_0_sp_1 : in STD_LOGIC;
    \W1_out_d1[0]_0\ : in STD_LOGIC;
    \W1_out_d1[0]_1\ : in STD_LOGIC;
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_out_d1[1]_0\ : in STD_LOGIC;
    \W1_out_d1[1]_1\ : in STD_LOGIC;
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_out_d0[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_d0_0_sp_1 : in STD_LOGIC;
    \W1_out_d0[0]_0\ : in STD_LOGIC;
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \W1_out_d0[1]_0\ : in STD_LOGIC;
    \W1_out_d0[1]_1\ : in STD_LOGIC;
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init_63 : entity is "train_step_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init_63 is
  signal \W1_out_d0[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \W1_out_d0[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal W1_out_d0_0_sn_1 : STD_LOGIC;
  signal \W1_out_d1[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \W1_out_d1[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal W1_out_d1_0_sn_1 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^ap_sig_allocacmp_j_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal icmp_ln136_fu_399_p21_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \W1_out_address1[3]_INST_0_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \j_fu_122[1]_i_1\ : label is "soft_lutpair132";
begin
  W1_out_d0_0_sn_1 <= W1_out_d0_0_sp_1;
  W1_out_d1_0_sn_1 <= W1_out_d1_0_sp_1;
  ap_done <= \^ap_done\;
  ap_sig_allocacmp_j_2(1 downto 0) <= \^ap_sig_allocacmp_j_2\(1 downto 0);
\W1_out_address1[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
        port map (
      I0 => W1_out_we1_0(3),
      I1 => \W1_out_address1[4]\(0),
      I2 => W1_out_we1_0(2),
      I3 => W1_out_we1_0(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      O => W1_out_address1(0)
    );
\W1_out_address1[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_122_reg[2]\,
      I1 => W1_out_we1_0(0),
      I2 => ap_loop_init_int,
      I3 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      O => \^ap_sig_allocacmp_j_2\(0)
    );
\W1_out_address1[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
        port map (
      I0 => W1_out_we1_0(3),
      I1 => \W1_out_address1[4]\(1),
      I2 => W1_out_we1_0(2),
      I3 => W1_out_we1_0(1),
      I4 => \^ap_sig_allocacmp_j_2\(1),
      O => W1_out_address1(1)
    );
\W1_out_address1[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \j_fu_122_reg[2]_1\,
      I1 => W1_out_we1_0(0),
      I2 => ap_loop_init_int,
      I3 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      O => \^ap_sig_allocacmp_j_2\(1)
    );
\W1_out_d0[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \W1_out_d0[1]\(0),
      I1 => W1_out_we1_0(3),
      I2 => \W1_out_d0[0]_INST_0_i_1_n_0\,
      I3 => W1_out_d1_0_sn_1,
      I4 => W1_out_d0_0_sn_1,
      I5 => \W1_out_d0[0]_0\,
      O => W1_out_d0(0)
    );
\W1_out_d0[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_1_2(0),
      I1 => W1_1_3(0),
      I2 => W1_1_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_1_1(0),
      O => \W1_out_d0[0]_INST_0_i_1_n_0\
    );
\W1_out_d0[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \W1_out_d0[1]\(1),
      I1 => W1_out_we1_0(3),
      I2 => \W1_out_d0[1]_INST_0_i_1_n_0\,
      I3 => W1_out_d1_0_sn_1,
      I4 => \W1_out_d0[1]_0\,
      I5 => \W1_out_d0[1]_1\,
      O => W1_out_d0(1)
    );
\W1_out_d0[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_1_2(1),
      I1 => W1_1_3(1),
      I2 => W1_1_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_1_1(1),
      O => \W1_out_d0[1]_INST_0_i_1_n_0\
    );
\W1_out_d1[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \W1_out_d1[1]\(0),
      I1 => W1_out_we1_0(3),
      I2 => \W1_out_d1[0]_INST_0_i_1_n_0\,
      I3 => W1_out_d1_0_sn_1,
      I4 => \W1_out_d1[0]_0\,
      I5 => \W1_out_d1[0]_1\,
      O => W1_out_d1(0)
    );
\W1_out_d1[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_0_2(0),
      I1 => W1_0_3(0),
      I2 => W1_0_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_0_1(0),
      O => \W1_out_d1[0]_INST_0_i_1_n_0\
    );
\W1_out_d1[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \W1_out_d1[1]\(1),
      I1 => W1_out_we1_0(3),
      I2 => \W1_out_d1[1]_INST_0_i_1_n_0\,
      I3 => W1_out_d1_0_sn_1,
      I4 => \W1_out_d1[1]_0\,
      I5 => \W1_out_d1[1]_1\,
      O => W1_out_d1(1)
    );
\W1_out_d1[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_0_2(1),
      I1 => W1_0_3(1),
      I2 => W1_0_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_0_1(1),
      O => \W1_out_d1[1]_INST_0_i_1_n_0\
    );
W1_out_we1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => W1_out_we1_0(3),
      I1 => W1_out_we1_0(2),
      I2 => W1_out_we1_0(1),
      I3 => icmp_ln136_fu_399_p21_in,
      I4 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I5 => W1_out_we1_0(0),
      O => W1_out_we1
    );
W1_out_we1_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004444444"
    )
        port map (
      I0 => \j_fu_122_reg[2]\,
      I1 => \j_fu_122_reg[2]_0\,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => W1_out_we1_0(0),
      I5 => \j_fu_122_reg[2]_1\,
      O => icmp_ln136_fu_399_p21_in
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => W1_out_we1_0(0),
      I1 => icmp_ln136_fu_399_p21_in,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => W1_out_we1_0(3),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_done\,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => W1_out_we1_0(3),
      I1 => W1_out_we1_0(2),
      I2 => W1_out_we1_0(1),
      I3 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I4 => W1_out_we1_0(0),
      I5 => icmp_ln136_fu_399_p21_in,
      O => \ap_CS_fsm_reg[3]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => W1_out_we1_0(0),
      I1 => icmp_ln136_fu_399_p21_in,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFD555D555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => icmp_ln136_fu_399_p21_in,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => W1_out_we1_0(0),
      I4 => W1_out_we1_0(3),
      I5 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln136_fu_399_p21_in,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => W1_out_we1_0(0),
      O => \ap_CS_fsm_reg[10]\
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088008800000000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => W1_out_we1_0(0),
      I3 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I4 => icmp_ln136_fu_399_p21_in,
      I5 => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
      O => \^ap_done\
    );
\j_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA5AAAAAFA1AAAAA"
    )
        port map (
      I0 => \j_fu_122_reg[2]\,
      I1 => \j_fu_122_reg[2]_0\,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => W1_out_we1_0(0),
      I5 => \j_fu_122_reg[2]_1\,
      O => \j_fu_122_reg[0]_0\
    );
\j_fu_122[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37FF0800"
    )
        port map (
      I0 => \j_fu_122_reg[2]\,
      I1 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => W1_out_we1_0(0),
      I4 => \j_fu_122_reg[2]_1\,
      O => \j_fu_122_reg[0]_1\
    );
\j_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C6CCCCC0CCCCCCC"
    )
        port map (
      I0 => \j_fu_122_reg[2]\,
      I1 => \j_fu_122_reg[2]_0\,
      I2 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => W1_out_we1_0(0),
      I5 => \j_fu_122_reg[2]_1\,
      O => \j_fu_122_reg[0]\
    );
\tmp_2_reg_764[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_2_2(0),
      I1 => W1_2_3(0),
      I2 => W1_2_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_2_1(0),
      O => \W1_2_2_reg[1]\(0)
    );
\tmp_2_reg_764[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_2_2(1),
      I1 => W1_2_3(1),
      I2 => W1_2_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_2_1(1),
      O => \W1_2_2_reg[1]\(1)
    );
\tmp_3_reg_769[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_3_2(0),
      I1 => W1_3_3(0),
      I2 => W1_3_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_3_1(0),
      O => \W1_3_2_reg[1]\(0)
    );
\tmp_3_reg_769[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_3_2(1),
      I1 => W1_3_3(1),
      I2 => W1_3_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_3_1(1),
      O => \W1_3_2_reg[1]\(1)
    );
\tmp_4_reg_774[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_4_2(0),
      I1 => W1_4_3(0),
      I2 => W1_4_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_4_1(0),
      O => \W1_4_2_reg[1]\(0)
    );
\tmp_4_reg_774[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_4_2(1),
      I1 => W1_4_3(1),
      I2 => W1_4_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_4_1(1),
      O => \W1_4_2_reg[1]\(1)
    );
\tmp_5_reg_779[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_5_2(0),
      I1 => W1_5_3(0),
      I2 => W1_5_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_5_1(0),
      O => \W1_5_2_reg[1]\(0)
    );
\tmp_5_reg_779[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_5_2(1),
      I1 => W1_5_3(1),
      I2 => W1_5_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_5_1(1),
      O => \W1_5_2_reg[1]\(1)
    );
\tmp_6_reg_784[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_6_2(0),
      I1 => W1_6_3(0),
      I2 => W1_6_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_6_1(0),
      O => \W1_6_2_reg[1]\(0)
    );
\tmp_6_reg_784[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_6_2(1),
      I1 => W1_6_3(1),
      I2 => W1_6_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_6_1(1),
      O => \W1_6_2_reg[1]\(1)
    );
\tmp_7_reg_789[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_7_2(0),
      I1 => W1_7_3(0),
      I2 => W1_7_0(0),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_7_1(0),
      O => \W1_7_2_reg[1]\(0)
    );
\tmp_7_reg_789[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => W1_7_2(1),
      I1 => W1_7_3(1),
      I2 => W1_7_0(1),
      I3 => \^ap_sig_allocacmp_j_2\(1),
      I4 => \^ap_sig_allocacmp_j_2\(0),
      I5 => W1_7_1(1),
      O => \W1_7_2_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_26_reg_1199_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__30_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__30_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__30_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__30_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__30_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__30_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__30_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__30_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__30_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__30_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\add_ln56_26_reg_1199[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \add_ln56_26_reg_1199_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__30_n_0\,
      S(2) => \p_carry_i_2__30_n_0\,
      S(1) => \p_carry_i_3__30_n_0\,
      S(0) => \p_carry_i_4__30_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__30_n_0\,
      S(2) => \p_carry__0_i_2__30_n_0\,
      S(1) => \p_carry__0_i_3__30_n_0\,
      S(0) => \p_carry__0_i_4__30_n_0\
    );
\p_carry__0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__30_n_0\
    );
\p_carry__0_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__30_n_0\
    );
\p_carry__0_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__30_n_0\
    );
\p_carry__0_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__30_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__30_n_0\,
      S(0) => \p_carry__1_i_3__30_n_0\
    );
\p_carry__1_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__30_n_0\
    );
\p_carry__1_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__30_n_0\
    );
\p_carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__30_n_0\
    );
\p_carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__30_n_0\
    );
\p_carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__30_n_0\
    );
\p_carry_i_4__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_6_3_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__30_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^q\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^q\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^q\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^q\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^q\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^q\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^q\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^q\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^q\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^q\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^q\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_3_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_6_3_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_3_int_reg(0),
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_6_3_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_3_int_reg(1),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_6_3_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_3_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__17_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__17_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__17_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__17_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__17_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__17_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__17_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__17_n_0\,
      S(2) => \p_carry_i_2__17_n_0\,
      S(1) => \p_carry_i_3__17_n_0\,
      S(0) => \p_carry_i_4__17_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__17_n_0\,
      S(2) => \p_carry__0_i_2__17_n_0\,
      S(1) => \p_carry__0_i_3__17_n_0\,
      S(0) => \p_carry__0_i_4__17_n_0\
    );
\p_carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__17_n_0\
    );
\p_carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__17_n_0\
    );
\p_carry__0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__17_n_0\
    );
\p_carry__0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__17_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__17_n_0\,
      S(0) => \p_carry__1_i_3__17_n_0\
    );
\p_carry__1_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__17_n_0\
    );
\p_carry__1_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__17_n_0\
    );
\p_carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__17_n_0\
    );
\p_carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__17_n_0\
    );
\p_carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__17_n_0\
    );
\p_carry_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_1_2_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__17_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_2_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_1_2_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_2_int_reg(0),
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_1_2_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_2_int_reg(1),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_1_2_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_2_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_12_reg_1169_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__28_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__28_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__28_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__28_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__28_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__28_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__28_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__28_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__28_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__28_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\add_ln56_12_reg_1169[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \add_ln56_12_reg_1169_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__28_n_0\,
      S(2) => \p_carry_i_2__28_n_0\,
      S(1) => \p_carry_i_3__28_n_0\,
      S(0) => \p_carry_i_4__28_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__28_n_0\,
      S(2) => \p_carry__0_i_2__28_n_0\,
      S(1) => \p_carry__0_i_3__28_n_0\,
      S(0) => \p_carry__0_i_4__28_n_0\
    );
\p_carry__0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__28_n_0\
    );
\p_carry__0_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__28_n_0\
    );
\p_carry__0_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__28_n_0\
    );
\p_carry__0_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__28_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__28_n_0\,
      S(0) => \p_carry__1_i_3__28_n_0\
    );
\p_carry__1_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__28_n_0\
    );
\p_carry__1_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__28_n_0\
    );
\p_carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__28_n_0\
    );
\p_carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__28_n_0\
    );
\p_carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__28_n_0\
    );
\p_carry_i_4__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_6_1_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__28_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^q\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^q\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^q\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^q\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^q\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^q\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^q\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^q\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^q\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^q\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^q\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_1_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_6_1_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_1_int_reg(0),
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_6_1_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_1_int_reg(1),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_6_1_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_1_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__24_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__24_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__24_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__24_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__24_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__24_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__24_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__24_n_0\,
      S(2) => \p_carry_i_2__24_n_0\,
      S(1) => \p_carry_i_3__24_n_0\,
      S(0) => \p_carry_i_4__24_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__24_n_0\,
      S(2) => \p_carry__0_i_2__24_n_0\,
      S(1) => \p_carry__0_i_3__24_n_0\,
      S(0) => \p_carry__0_i_4__24_n_0\
    );
\p_carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__24_n_0\
    );
\p_carry__0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__24_n_0\
    );
\p_carry__0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__24_n_0\
    );
\p_carry__0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__24_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__24_n_0\,
      S(0) => \p_carry__1_i_3__24_n_0\
    );
\p_carry__1_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__24_n_0\
    );
\p_carry__1_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__24_n_0\
    );
\p_carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__24_n_0\
    );
\p_carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__24_n_0\
    );
\p_carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__24_n_0\
    );
\p_carry_i_4__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_4_1_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__24_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_1_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_4_1_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_1_int_reg(0),
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_4_1_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_1_int_reg(1),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_4_1_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_1_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__20_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__20_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__20_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__20_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__20_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__20_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__20_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__20_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__20_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__20_n_0\,
      S(2) => \p_carry_i_2__20_n_0\,
      S(1) => \p_carry_i_3__20_n_0\,
      S(0) => \p_carry_i_4__20_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__20_n_0\,
      S(2) => \p_carry__0_i_2__20_n_0\,
      S(1) => \p_carry__0_i_3__20_n_0\,
      S(0) => \p_carry__0_i_4__20_n_0\
    );
\p_carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__20_n_0\
    );
\p_carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__20_n_0\
    );
\p_carry__0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__20_n_0\
    );
\p_carry__0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__20_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__20_n_0\,
      S(0) => \p_carry__1_i_3__20_n_0\
    );
\p_carry__1_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__20_n_0\
    );
\p_carry__1_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__20_n_0\
    );
\p_carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__20_n_0\
    );
\p_carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__20_n_0\
    );
\p_carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__20_n_0\
    );
\p_carry_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_2_1_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__20_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_1_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_2_1_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_1_int_reg(0),
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_2_1_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_1_int_reg(1),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_2_1_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_1_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__16_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__16_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__16_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__16_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__16_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__16_n_0\,
      S(2) => \p_carry_i_2__16_n_0\,
      S(1) => \p_carry_i_3__16_n_0\,
      S(0) => \p_carry_i_4__16_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__16_n_0\,
      S(2) => \p_carry__0_i_2__16_n_0\,
      S(1) => \p_carry__0_i_3__16_n_0\,
      S(0) => \p_carry__0_i_4__16_n_0\
    );
\p_carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__16_n_0\
    );
\p_carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__16_n_0\
    );
\p_carry__0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__16_n_0\
    );
\p_carry__0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__16_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__16_n_0\,
      S(0) => \p_carry__1_i_3__16_n_0\
    );
\p_carry__1_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__16_n_0\
    );
\p_carry__1_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__16_n_0\
    );
\p_carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__16_n_0\
    );
\p_carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__16_n_0\
    );
\p_carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__16_n_0\
    );
\p_carry_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_1_1_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__16_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_1_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_1_1_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_1_int_reg(0),
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_1_1_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_1_int_reg(1),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_1_1_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_1_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \m_reg_reg[4]_5\ : in STD_LOGIC;
    \m_reg_reg[0]_3\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_5_reg_1154_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m__0_carry__0_i_2__27_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__27_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__27_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__27_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__27_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_4__27_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__27_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__27_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__27_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__27_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__27_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__27_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__27_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__27_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__27_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__27_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__27_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__27_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^p_reg_reg[10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__27\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__28\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__29\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__30\ : label is "soft_lutpair131";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \p_reg_reg[10]_1\(10 downto 0) <= \^p_reg_reg[10]_1\(10 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\add_ln56_5_reg_1154[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_reg_reg[10]_1\(10),
      I1 => \add_ln56_5_reg_1154_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__27_n_0\,
      S(2) => \m__0_carry_i_5__27_n_0\,
      S(1) => \m__0_carry_i_6__27_n_0\,
      S(0) => \m_reg_reg[4]_1\(0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg[8]_0\(2),
      DI(2) => \m__0_carry__0_i_2__27_n_0\,
      DI(1 downto 0) => \m_reg_reg[8]_0\(1 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__27_n_0\,
      S(2) => \m__0_carry__0_i_6__27_n_0\,
      S(1) => \m__0_carry__0_i_7__27_n_0\,
      S(0) => \m__0_carry__0_i_8__27_n_0\
    );
\m__0_carry__0_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__27_n_0\
    );
\m__0_carry__0_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_3\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_4\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_5\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__0_i_5__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__27_n_0\
    );
\m__0_carry__0_i_5__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_3\(3)
    );
\m__0_carry__0_i_5__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_4\(3)
    );
\m__0_carry__0_i_5__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_3\,
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_5\(3)
    );
\m__0_carry__0_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \m__0_carry__0_i_6__27_n_0\
    );
\m__0_carry__0_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_3\,
      O => \a_reg_reg[6]_3\(2)
    );
\m__0_carry__0_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_4\,
      O => \a_reg_reg[6]_4\(2)
    );
\m__0_carry__0_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_5\,
      O => \a_reg_reg[6]_5\(2)
    );
\m__0_carry__0_i_7__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__27_n_0\
    );
\m__0_carry__0_i_7__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(1)
    );
\m__0_carry__0_i_7__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(1)
    );
\m__0_carry__0_i_7__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(1)
    );
\m__0_carry__0_i_8__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__27_n_0\
    );
\m__0_carry__0_i_8__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_8__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_8__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_4__27_n_0\
    );
\m__0_carry_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_5__27_n_0\
    );
\m__0_carry_i_5__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_6__27_n_0\
    );
\m__0_carry_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(0)
    );
\m_reg[0]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__27_n_0\
    );
\m_reg[0]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => D(0)
    );
\m_reg[0]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__27_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__27_n_0\,
      S(2) => \p_carry_i_2__27_n_0\,
      S(1) => \p_carry_i_3__27_n_0\,
      S(0) => \p_carry_i_4__27_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__27_n_0\,
      S(2) => \p_carry__0_i_2__27_n_0\,
      S(1) => \p_carry__0_i_3__27_n_0\,
      S(0) => \p_carry__0_i_4__27_n_0\
    );
\p_carry__0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_2\(2),
      O => \p_carry__0_i_1__27_n_0\
    );
\p_carry__0_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_2\(1),
      O => \p_carry__0_i_2__27_n_0\
    );
\p_carry__0_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_2\(0),
      O => \p_carry__0_i_3__27_n_0\
    );
\p_carry__0_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__27_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__27_n_0\,
      S(0) => \p_carry__1_i_3__27_n_0\
    );
\p_carry__1_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__27_n_0\
    );
\p_carry__1_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_2\(3),
      O => \p_carry__1_i_3__27_n_0\
    );
\p_carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__27_n_0\
    );
\p_carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__27_n_0\
    );
\p_carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__27_n_0\
    );
\p_carry_i_4__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_6_0_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__27_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^p_reg_reg[10]_1\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^p_reg_reg[10]_1\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^p_reg_reg[10]_1\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^p_reg_reg[10]_1\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^p_reg_reg[10]_1\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^p_reg_reg[10]_1\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^p_reg_reg[10]_1\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^p_reg_reg[10]_1\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^p_reg_reg[10]_1\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^p_reg_reg[10]_1\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^p_reg_reg[10]_1\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_0_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_6_0_int_reg(0),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_0_int_reg(0),
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_6_0_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_0_int_reg(1),
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_6_0_int_reg(0),
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_0_int_reg(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \m_reg_reg[4]_5\ : in STD_LOGIC;
    \m_reg_reg[0]_3\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m__0_carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__23_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__23_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__23_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__23_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_4__23_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__23_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__23_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__23_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__23_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__23_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__23_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__23_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__23_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__23_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__23_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__23\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__24\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__25\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__26\ : label is "soft_lutpair129";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__23_n_0\,
      S(2) => \m__0_carry_i_5__23_n_0\,
      S(1) => \m__0_carry_i_6__23_n_0\,
      S(0) => \m_reg_reg[4]_1\(0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg[8]_0\(2),
      DI(2) => \m__0_carry__0_i_2__23_n_0\,
      DI(1 downto 0) => \m_reg_reg[8]_0\(1 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__23_n_0\,
      S(2) => \m__0_carry__0_i_6__23_n_0\,
      S(1) => \m__0_carry__0_i_7__23_n_0\,
      S(0) => \m__0_carry__0_i_8__23_n_0\
    );
\m__0_carry__0_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__23_n_0\
    );
\m__0_carry__0_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_3\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_4\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_5\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__0_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__23_n_0\
    );
\m__0_carry__0_i_5__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_3\(3)
    );
\m__0_carry__0_i_5__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_4\(3)
    );
\m__0_carry__0_i_5__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_3\,
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_5\(3)
    );
\m__0_carry__0_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \m__0_carry__0_i_6__23_n_0\
    );
\m__0_carry__0_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_3\,
      O => \a_reg_reg[6]_3\(2)
    );
\m__0_carry__0_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_4\,
      O => \a_reg_reg[6]_4\(2)
    );
\m__0_carry__0_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_5\,
      O => \a_reg_reg[6]_5\(2)
    );
\m__0_carry__0_i_7__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__23_n_0\
    );
\m__0_carry__0_i_7__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(1)
    );
\m__0_carry__0_i_7__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(1)
    );
\m__0_carry__0_i_7__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(1)
    );
\m__0_carry__0_i_8__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__23_n_0\
    );
\m__0_carry__0_i_8__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_8__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_8__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_4__23_n_0\
    );
\m__0_carry_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_5__23_n_0\
    );
\m__0_carry_i_5__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_6__23_n_0\
    );
\m__0_carry_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(0)
    );
\m_reg[0]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__23_n_0\
    );
\m_reg[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => D(0)
    );
\m_reg[0]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__23_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__23_n_0\,
      S(2) => \p_carry_i_2__23_n_0\,
      S(1) => \p_carry_i_3__23_n_0\,
      S(0) => \p_carry_i_4__23_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__23_n_0\,
      S(2) => \p_carry__0_i_2__23_n_0\,
      S(1) => \p_carry__0_i_3__23_n_0\,
      S(0) => \p_carry__0_i_4__23_n_0\
    );
\p_carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__23_n_0\
    );
\p_carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__23_n_0\
    );
\p_carry__0_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__23_n_0\
    );
\p_carry__0_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__23_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__23_n_0\,
      S(0) => \p_carry__1_i_3__23_n_0\
    );
\p_carry__1_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__23_n_0\
    );
\p_carry__1_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__23_n_0\
    );
\p_carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__23_n_0\
    );
\p_carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__23_n_0\
    );
\p_carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__23_n_0\
    );
\p_carry_i_4__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_4_0_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__23_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_0_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_4_0_int_reg(0),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_0_int_reg(0),
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_4_0_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_0_int_reg(1),
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_4_0_int_reg(0),
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_0_int_reg(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \m_reg_reg[4]_5\ : in STD_LOGIC;
    \m_reg_reg[0]_3\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m__0_carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__19_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__19_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__19_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__19_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_4__19_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__19_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__19_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__19_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__19_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__19_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__19_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__19_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__19_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__19\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__20\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__21\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__22\ : label is "soft_lutpair127";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__19_n_0\,
      S(2) => \m__0_carry_i_5__19_n_0\,
      S(1) => \m__0_carry_i_6__19_n_0\,
      S(0) => \m_reg_reg[4]_1\(0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg[8]_0\(2),
      DI(2) => \m__0_carry__0_i_2__19_n_0\,
      DI(1 downto 0) => \m_reg_reg[8]_0\(1 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__19_n_0\,
      S(2) => \m__0_carry__0_i_6__19_n_0\,
      S(1) => \m__0_carry__0_i_7__19_n_0\,
      S(0) => \m__0_carry__0_i_8__19_n_0\
    );
\m__0_carry__0_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__19_n_0\
    );
\m__0_carry__0_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_3\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_4\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_5\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__0_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__19_n_0\
    );
\m__0_carry__0_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_3\(3)
    );
\m__0_carry__0_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_4\(3)
    );
\m__0_carry__0_i_5__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_3\,
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_5\(3)
    );
\m__0_carry__0_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \m__0_carry__0_i_6__19_n_0\
    );
\m__0_carry__0_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_3\,
      O => \a_reg_reg[6]_3\(2)
    );
\m__0_carry__0_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_4\,
      O => \a_reg_reg[6]_4\(2)
    );
\m__0_carry__0_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_5\,
      O => \a_reg_reg[6]_5\(2)
    );
\m__0_carry__0_i_7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__19_n_0\
    );
\m__0_carry__0_i_7__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(1)
    );
\m__0_carry__0_i_7__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(1)
    );
\m__0_carry__0_i_7__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(1)
    );
\m__0_carry__0_i_8__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__19_n_0\
    );
\m__0_carry__0_i_8__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_8__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_8__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_4__19_n_0\
    );
\m__0_carry_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_5__19_n_0\
    );
\m__0_carry_i_5__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \m__0_carry_i_6__19_n_0\
    );
\m__0_carry_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_5\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[2]_2\(0)
    );
\m_reg[0]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__19_n_0\
    );
\m_reg[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => D(0)
    );
\m_reg[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_3\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__19_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__19_n_0\,
      S(2) => \p_carry_i_2__19_n_0\,
      S(1) => \p_carry_i_3__19_n_0\,
      S(0) => \p_carry_i_4__19_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__19_n_0\,
      S(2) => \p_carry__0_i_2__19_n_0\,
      S(1) => \p_carry__0_i_3__19_n_0\,
      S(0) => \p_carry__0_i_4__19_n_0\
    );
\p_carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__19_n_0\
    );
\p_carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__19_n_0\
    );
\p_carry__0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__19_n_0\
    );
\p_carry__0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__19_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__19_n_0\,
      S(0) => \p_carry__1_i_3__19_n_0\
    );
\p_carry__1_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__19_n_0\
    );
\p_carry__1_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__19_n_0\
    );
\p_carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__19_n_0\
    );
\p_carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__19_n_0\
    );
\p_carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__19_n_0\
    );
\p_carry_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_2_0_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__19_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_0_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_2_0_int_reg(0),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_0_int_reg(0),
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_2_0_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_0_int_reg(1),
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_2_0_int_reg(0),
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_0_int_reg(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    b_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \m__0_carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__15_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__15_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__15_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__15_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry_i_4__15_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__15_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__15_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal m_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_reg[0]_i_1__15_n_0\ : STD_LOGIC;
  signal p : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__15_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_2__15_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__15_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__15_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__15\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__16\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__17\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__18\ : label is "soft_lutpair125";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => m(4 downto 1),
      S(3) => \m__0_carry_i_4__15_n_0\,
      S(2) => \m__0_carry_i_5__15_n_0\,
      S(1) => \m__0_carry_i_6__15_n_0\,
      S(0) => \m_reg_reg[4]_1\(0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg[8]_0\(2),
      DI(2) => \m__0_carry__0_i_2__15_n_0\,
      DI(1 downto 0) => \m_reg_reg[8]_0\(1 downto 0),
      O(3 downto 0) => m(8 downto 5),
      S(3) => \m__0_carry__0_i_5__15_n_0\,
      S(2) => \m__0_carry__0_i_6__15_n_0\,
      S(1) => \m__0_carry__0_i_7__15_n_0\,
      S(0) => \m__0_carry__0_i_8__15_n_0\
    );
\m__0_carry__0_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => b_reg(1),
      I2 => \^q\(7),
      I3 => b_reg(0),
      O => \m__0_carry__0_i_2__15_n_0\
    );
\m__0_carry__0_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_3\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_4\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__0_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => b_reg(0),
      I2 => b_reg(1),
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__15_n_0\
    );
\m__0_carry__0_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_3\(3)
    );
\m__0_carry__0_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_4\(3)
    );
\m__0_carry__0_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_5\(3)
    );
\m__0_carry__0_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => b_reg(0),
      I3 => \^q\(5),
      I4 => b_reg(1),
      O => \m__0_carry__0_i_6__15_n_0\
    );
\m__0_carry__0_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \a_reg_reg[6]_3\(2)
    );
\m__0_carry__0_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_3\,
      O => \a_reg_reg[6]_4\(2)
    );
\m__0_carry__0_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_4\,
      O => \a_reg_reg[6]_5\(2)
    );
\m__0_carry__0_i_7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => b_reg(1),
      I3 => \^q\(6),
      I4 => b_reg(0),
      O => \m__0_carry__0_i_7__15_n_0\
    );
\m__0_carry__0_i_7__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(1)
    );
\m__0_carry__0_i_7__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(1)
    );
\m__0_carry__0_i_7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(1)
    );
\m__0_carry__0_i_8__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => b_reg(1),
      I3 => \^q\(5),
      I4 => b_reg(0),
      O => \m__0_carry__0_i_8__15_n_0\
    );
\m__0_carry__0_i_8__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_8__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_8__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => m(9),
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => b_reg(1),
      I3 => \^q\(4),
      I4 => b_reg(0),
      O => \m__0_carry_i_4__15_n_0\
    );
\m__0_carry_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => b_reg(1),
      I3 => \^q\(3),
      I4 => b_reg(0),
      O => \m__0_carry_i_5__15_n_0\
    );
\m__0_carry_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => b_reg(1),
      I3 => \^q\(2),
      I4 => b_reg(0),
      O => \m__0_carry_i_6__15_n_0\
    );
\m__0_carry_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_3\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_4\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(0)
    );
\m_reg[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => b_reg(0),
      O => \m_reg[0]_i_1__15_n_0\
    );
\m_reg[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => D(0)
    );
\m_reg[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__15_n_0\,
      Q => m_reg(0),
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(1),
      Q => m_reg(1),
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(2),
      Q => m_reg(2),
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(3),
      Q => m_reg(3),
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(4),
      Q => m_reg(4),
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(5),
      Q => m_reg(5),
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(6),
      Q => m_reg(6),
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(7),
      Q => m_reg(7),
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(8),
      Q => m_reg(8),
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(9),
      Q => m_reg(9),
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(3 downto 0),
      O(3 downto 0) => p(3 downto 0),
      S(3) => \p_carry_i_1__15_n_0\,
      S(2) => \p_carry_i_2__15_n_0\,
      S(1) => \p_carry_i_3__15_n_0\,
      S(0) => \p_carry_i_4__15_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(7 downto 4),
      O(3 downto 0) => p(7 downto 4),
      S(3) => \p_carry__0_i_1__15_n_0\,
      S(2) => \p_carry__0_i_2__15_n_0\,
      S(1) => \p_carry__0_i_3__15_n_0\,
      S(0) => \p_carry__0_i_4__15_n_0\
    );
\p_carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(7),
      I1 => C(6),
      O => \p_carry__0_i_1__15_n_0\
    );
\p_carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(6),
      I1 => C(5),
      O => \p_carry__0_i_2__15_n_0\
    );
\p_carry__0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(5),
      I1 => C(4),
      O => \p_carry__0_i_3__15_n_0\
    );
\p_carry__0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(4),
      I1 => C(3),
      O => \p_carry__0_i_4__15_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => m_reg(8),
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => p(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__15_n_0\,
      S(0) => \p_carry__1_i_3__15_n_0\
    );
\p_carry__1_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_reg(9),
      I1 => CO(0),
      O => \p_carry__1_i_2__15_n_0\
    );
\p_carry__1_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(8),
      I1 => C(7),
      O => \p_carry__1_i_3__15_n_0\
    );
\p_carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(3),
      I1 => C(2),
      O => \p_carry_i_1__15_n_0\
    );
\p_carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(2),
      I1 => C(1),
      O => \p_carry_i_2__15_n_0\
    );
\p_carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(1),
      I1 => C(0),
      O => \p_carry_i_3__15_n_0\
    );
\p_carry_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => m_reg(0),
      I1 => W1_1_0_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__15_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(0),
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(10),
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(1),
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(2),
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(3),
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(4),
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(5),
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(6),
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(7),
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(8),
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(9),
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_0_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_1_0_int_reg(0),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_0_int_reg(0),
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_1_0_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_0_int_reg(1),
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_1_0_int_reg(0),
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_0_int_reg(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_6_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_26_reg_1199_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__14_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__14_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__14_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__14_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^p_reg_reg[10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
  \p_reg_reg[10]_1\(10 downto 0) <= \^p_reg_reg[10]_1\(10 downto 0);
\add_ln56_26_reg_1199[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_reg_reg[10]_1\(10),
      I1 => \add_ln56_26_reg_1199_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_3_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_3_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__14_n_0\,
      DI(2) => \m__0_carry_i_2__14_n_0\,
      DI(1) => \m__0_carry_i_3__14_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__14_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__14_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__14_n_0\,
      DI(0) => \m__0_carry__0_i_4__14_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__14_n_0\
    );
\m__0_carry__0_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__14_n_0\
    );
\m__0_carry__0_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__14_n_0\
    );
\m__0_carry__0_i_4__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__14_n_0\
    );
\m__0_carry_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__14_n_0\
    );
\m__0_carry_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__14_n_0\
    );
\m__0_carry_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__14_n_0\
    );
\m__0_carry_i_7__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__14_n_0\,
      S(2) => \p_carry_i_2__14_n_0\,
      S(1) => \p_carry_i_3__14_n_0\,
      S(0) => \p_carry_i_4__14_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__14_n_0\,
      S(2) => \p_carry__0_i_2__14_n_0\,
      S(1) => \p_carry__0_i_3__14_n_0\,
      S(0) => \p_carry__0_i_4__14_n_0\
    );
\p_carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_2\(2),
      O => \p_carry__0_i_1__14_n_0\
    );
\p_carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_2\(1),
      O => \p_carry__0_i_2__14_n_0\
    );
\p_carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_2\(0),
      O => \p_carry__0_i_3__14_n_0\
    );
\p_carry__0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__14_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__14_n_0\,
      S(0) => \p_carry__1_i_3__14_n_0\
    );
\p_carry__1_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__14_n_0\
    );
\p_carry__1_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_2\(3),
      O => \p_carry__1_i_3__14_n_0\
    );
\p_carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__14_n_0\
    );
\p_carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__14_n_0\
    );
\p_carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__14_n_0\
    );
\p_carry_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \p_carry_i_4__14_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^p_reg_reg[10]_1\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^p_reg_reg[10]_1\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^p_reg_reg[10]_1\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^p_reg_reg[10]_1\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^p_reg_reg[10]_1\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^p_reg_reg[10]_1\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^p_reg_reg[10]_1\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^p_reg_reg[10]_1\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^p_reg_reg[10]_1\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^p_reg_reg[10]_1\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^p_reg_reg[10]_1\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_3_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_3_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_3_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_4_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__10_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__10_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_3_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_3_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__10_n_0\,
      DI(2) => \m__0_carry_i_2__10_n_0\,
      DI(1) => \m__0_carry_i_3__10_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__10_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__10_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__10_n_0\,
      DI(0) => \m__0_carry__0_i_4__10_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__10_n_0\
    );
\m__0_carry__0_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__10_n_0\
    );
\m__0_carry__0_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__10_n_0\
    );
\m__0_carry__0_i_4__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__10_n_0\
    );
\m__0_carry_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__10_n_0\
    );
\m__0_carry_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__10_n_0\
    );
\m__0_carry_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__10_n_0\
    );
\m__0_carry_i_7__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__10_n_0\,
      S(2) => \p_carry_i_2__10_n_0\,
      S(1) => \p_carry_i_3__10_n_0\,
      S(0) => \p_carry_i_4__10_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__10_n_0\,
      S(2) => \p_carry__0_i_2__10_n_0\,
      S(1) => \p_carry__0_i_3__10_n_0\,
      S(0) => \p_carry__0_i_4__10_n_0\
    );
\p_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__10_n_0\
    );
\p_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__10_n_0\
    );
\p_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__10_n_0\
    );
\p_carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__10_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__10_n_0\,
      S(0) => \p_carry__1_i_3__10_n_0\
    );
\p_carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__10_n_0\
    );
\p_carry__1_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__10_n_0\
    );
\p_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__10_n_0\
    );
\p_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__10_n_0\
    );
\p_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__10_n_0\
    );
\p_carry_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \p_carry_i_4__10_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_3_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_3_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_3_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_2_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__6_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_3_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_3_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__6_n_0\,
      DI(2) => \m__0_carry_i_2__6_n_0\,
      DI(1) => \m__0_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__6_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__6_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__6_n_0\,
      DI(0) => \m__0_carry__0_i_4__6_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__6_n_0\
    );
\m__0_carry__0_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__6_n_0\
    );
\m__0_carry__0_i_4__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__6_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__6_n_0\
    );
\m__0_carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__6_n_0\
    );
\m__0_carry_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__6_n_0\
    );
\m__0_carry_i_7__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__6_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__6_n_0\,
      S(2) => \p_carry_i_2__6_n_0\,
      S(1) => \p_carry_i_3__6_n_0\,
      S(0) => \p_carry_i_4__6_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__6_n_0\,
      S(2) => \p_carry__0_i_2__6_n_0\,
      S(1) => \p_carry__0_i_3__6_n_0\,
      S(0) => \p_carry__0_i_4__6_n_0\
    );
\p_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__6_n_0\
    );
\p_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__6_n_0\
    );
\p_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__6_n_0\
    );
\p_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__6_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__6_n_0\,
      S(0) => \p_carry__1_i_3__6_n_0\
    );
\p_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__6_n_0\
    );
\p_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__6_n_0\
    );
\p_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__6_n_0\
    );
\p_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__6_n_0\
    );
\p_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__6_n_0\
    );
\p_carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \p_carry_i_4__6_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_3_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_3_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_3_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_1_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__2_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_3_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_3_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__2_n_0\,
      DI(2) => \m__0_carry_i_2__2_n_0\,
      DI(1) => \m__0_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__2_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__2_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__2_n_0\,
      DI(0) => \m__0_carry__0_i_4__2_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \m__0_carry__0_i_1__2_n_0\
    );
\m__0_carry__0_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \m__0_carry__0_i_3__2_n_0\
    );
\m__0_carry__0_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \m__0_carry__0_i_4__2_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \m__0_carry_i_1__2_n_0\
    );
\m__0_carry_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \m__0_carry_i_2__2_n_0\
    );
\m__0_carry_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \m__0_carry_i_3__2_n_0\
    );
\m__0_carry_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \m__0_carry_i_7__2_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__2_n_0\,
      S(2) => \p_carry_i_2__2_n_0\,
      S(1) => \p_carry_i_3__2_n_0\,
      S(0) => \p_carry_i_4__2_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__2_n_0\,
      S(2) => \p_carry__0_i_2__2_n_0\,
      S(1) => \p_carry__0_i_3__2_n_0\,
      S(0) => \p_carry__0_i_4__2_n_0\
    );
\p_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__2_n_0\
    );
\p_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__2_n_0\
    );
\p_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__2_n_0\
    );
\p_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__2_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__2_n_0\,
      S(0) => \p_carry__1_i_3__2_n_0\
    );
\p_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__2_n_0\
    );
\p_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__2_n_0\
    );
\p_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__2_n_0\
    );
\p_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__2_n_0\
    );
\p_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__2_n_0\
    );
\p_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \p_carry_i_4__2_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_3_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_3_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_3_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_6_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_19_reg_1184_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__13_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__13_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__13_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^p_reg_reg[10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
  \p_reg_reg[10]_1\(10 downto 0) <= \^p_reg_reg[10]_1\(10 downto 0);
\add_ln56_19_reg_1184[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_reg_reg[10]_1\(10),
      I1 => \add_ln56_19_reg_1184_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_2_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_2_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__13_n_0\,
      DI(2) => \m__0_carry_i_2__13_n_0\,
      DI(1) => \m__0_carry_i_3__13_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__13_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__13_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__13_n_0\,
      DI(0) => \m__0_carry__0_i_4__13_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__13_n_0\
    );
\m__0_carry__0_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__13_n_0\
    );
\m__0_carry__0_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__13_n_0\
    );
\m__0_carry__0_i_4__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__13_n_0\
    );
\m__0_carry_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__13_n_0\
    );
\m__0_carry_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__13_n_0\
    );
\m__0_carry_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__13_n_0\
    );
\m__0_carry_i_7__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__13_n_0\,
      S(2) => \p_carry_i_2__13_n_0\,
      S(1) => \p_carry_i_3__13_n_0\,
      S(0) => \p_carry_i_4__13_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__13_n_0\,
      S(2) => \p_carry__0_i_2__13_n_0\,
      S(1) => \p_carry__0_i_3__13_n_0\,
      S(0) => \p_carry__0_i_4__13_n_0\
    );
\p_carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_2\(2),
      O => \p_carry__0_i_1__13_n_0\
    );
\p_carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_2\(1),
      O => \p_carry__0_i_2__13_n_0\
    );
\p_carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_2\(0),
      O => \p_carry__0_i_3__13_n_0\
    );
\p_carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__13_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__13_n_0\,
      S(0) => \p_carry__1_i_3__13_n_0\
    );
\p_carry__1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__13_n_0\
    );
\p_carry__1_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_2\(3),
      O => \p_carry__1_i_3__13_n_0\
    );
\p_carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__13_n_0\
    );
\p_carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__13_n_0\
    );
\p_carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__13_n_0\
    );
\p_carry_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \p_carry_i_4__13_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^p_reg_reg[10]_1\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^p_reg_reg[10]_1\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^p_reg_reg[10]_1\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^p_reg_reg[10]_1\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^p_reg_reg[10]_1\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^p_reg_reg[10]_1\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^p_reg_reg[10]_1\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^p_reg_reg[10]_1\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^p_reg_reg[10]_1\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^p_reg_reg[10]_1\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^p_reg_reg[10]_1\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_2_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_2_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_2_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_4_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__9_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__9_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_2_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_2_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__9_n_0\,
      DI(2) => \m__0_carry_i_2__9_n_0\,
      DI(1) => \m__0_carry_i_3__9_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__9_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__9_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__9_n_0\,
      DI(0) => \m__0_carry__0_i_4__9_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__9_n_0\
    );
\m__0_carry__0_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__9_n_0\
    );
\m__0_carry__0_i_4__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__9_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__9_n_0\
    );
\m__0_carry_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__9_n_0\
    );
\m__0_carry_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__9_n_0\
    );
\m__0_carry_i_7__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__9_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__9_n_0\,
      S(2) => \p_carry_i_2__9_n_0\,
      S(1) => \p_carry_i_3__9_n_0\,
      S(0) => \p_carry_i_4__9_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__9_n_0\,
      S(2) => \p_carry__0_i_2__9_n_0\,
      S(1) => \p_carry__0_i_3__9_n_0\,
      S(0) => \p_carry__0_i_4__9_n_0\
    );
\p_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__9_n_0\
    );
\p_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__9_n_0\
    );
\p_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__9_n_0\
    );
\p_carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__9_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__9_n_0\,
      S(0) => \p_carry__1_i_3__9_n_0\
    );
\p_carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__9_n_0\
    );
\p_carry__1_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__9_n_0\
    );
\p_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__9_n_0\
    );
\p_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__9_n_0\
    );
\p_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__9_n_0\
    );
\p_carry_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \p_carry_i_4__9_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_2_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_2_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_2_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_2_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__5_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_2_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_2_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__5_n_0\,
      DI(2) => \m__0_carry_i_2__5_n_0\,
      DI(1) => \m__0_carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__5_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__5_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__5_n_0\,
      DI(0) => \m__0_carry__0_i_4__5_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__5_n_0\
    );
\m__0_carry__0_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__5_n_0\
    );
\m__0_carry__0_i_4__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__5_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__5_n_0\
    );
\m__0_carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__5_n_0\
    );
\m__0_carry_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__5_n_0\
    );
\m__0_carry_i_7__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__5_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__5_n_0\,
      S(2) => \p_carry_i_2__5_n_0\,
      S(1) => \p_carry_i_3__5_n_0\,
      S(0) => \p_carry_i_4__5_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__5_n_0\,
      S(2) => \p_carry__0_i_2__5_n_0\,
      S(1) => \p_carry__0_i_3__5_n_0\,
      S(0) => \p_carry__0_i_4__5_n_0\
    );
\p_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__5_n_0\
    );
\p_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__5_n_0\
    );
\p_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__5_n_0\
    );
\p_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__5_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__5_n_0\,
      S(0) => \p_carry__1_i_3__5_n_0\
    );
\p_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__5_n_0\
    );
\p_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__5_n_0\
    );
\p_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__5_n_0\
    );
\p_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__5_n_0\
    );
\p_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__5_n_0\
    );
\p_carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \p_carry_i_4__5_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_2_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_2_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_2_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_1_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__1_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_2_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_2_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__1_n_0\,
      DI(2) => \m__0_carry_i_2__1_n_0\,
      DI(1) => \m__0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__1_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__1_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__1_n_0\,
      DI(0) => \m__0_carry__0_i_4__1_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \m__0_carry__0_i_1__1_n_0\
    );
\m__0_carry__0_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \m__0_carry__0_i_3__1_n_0\
    );
\m__0_carry__0_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \m__0_carry__0_i_4__1_n_0\
    );
\m__0_carry__0_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \m__0_carry_i_1__1_n_0\
    );
\m__0_carry_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \m__0_carry_i_2__1_n_0\
    );
\m__0_carry_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \m__0_carry_i_3__1_n_0\
    );
\m__0_carry_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \m__0_carry_i_7__1_n_0\
    );
\m__0_carry_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__1_n_0\,
      S(2) => \p_carry_i_2__1_n_0\,
      S(1) => \p_carry_i_3__1_n_0\,
      S(0) => \p_carry_i_4__1_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__1_n_0\,
      S(2) => \p_carry__0_i_2__1_n_0\,
      S(1) => \p_carry__0_i_3__1_n_0\,
      S(0) => \p_carry__0_i_4__1_n_0\
    );
\p_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__1_n_0\
    );
\p_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__1_n_0\
    );
\p_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__1_n_0\
    );
\p_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__1_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__1_n_0\,
      S(0) => \p_carry__1_i_3__1_n_0\
    );
\p_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__1_n_0\
    );
\p_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__1_n_0\
    );
\p_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__1_n_0\
    );
\p_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__1_n_0\
    );
\p_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__1_n_0\
    );
\p_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \p_carry_i_4__1_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_2_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_2_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_2_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_6_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_12_reg_1169_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__12_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__12_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^p_reg_reg[10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
  \p_reg_reg[10]_1\(10 downto 0) <= \^p_reg_reg[10]_1\(10 downto 0);
\add_ln56_12_reg_1169[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_reg_reg[10]_1\(10),
      I1 => \add_ln56_12_reg_1169_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_1_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_1_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__12_n_0\,
      DI(2) => \m__0_carry_i_2__12_n_0\,
      DI(1) => \m__0_carry_i_3__12_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__12_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__12_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__12_n_0\,
      DI(0) => \m__0_carry__0_i_4__12_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__12_n_0\
    );
\m__0_carry__0_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__12_n_0\
    );
\m__0_carry__0_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__12_n_0\
    );
\m__0_carry__0_i_4__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__12_n_0\
    );
\m__0_carry_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__12_n_0\
    );
\m__0_carry_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__12_n_0\
    );
\m__0_carry_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__12_n_0\
    );
\m__0_carry_i_7__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__12_n_0\,
      S(2) => \p_carry_i_2__12_n_0\,
      S(1) => \p_carry_i_3__12_n_0\,
      S(0) => \p_carry_i_4__12_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__12_n_0\,
      S(2) => \p_carry__0_i_2__12_n_0\,
      S(1) => \p_carry__0_i_3__12_n_0\,
      S(0) => \p_carry__0_i_4__12_n_0\
    );
\p_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_2\(2),
      O => \p_carry__0_i_1__12_n_0\
    );
\p_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_2\(1),
      O => \p_carry__0_i_2__12_n_0\
    );
\p_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_2\(0),
      O => \p_carry__0_i_3__12_n_0\
    );
\p_carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__12_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__12_n_0\,
      S(0) => \p_carry__1_i_3__12_n_0\
    );
\p_carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__12_n_0\
    );
\p_carry__1_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_2\(3),
      O => \p_carry__1_i_3__12_n_0\
    );
\p_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__12_n_0\
    );
\p_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__12_n_0\
    );
\p_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__12_n_0\
    );
\p_carry_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \p_carry_i_4__12_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^p_reg_reg[10]_1\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^p_reg_reg[10]_1\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^p_reg_reg[10]_1\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^p_reg_reg[10]_1\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^p_reg_reg[10]_1\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^p_reg_reg[10]_1\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^p_reg_reg[10]_1\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^p_reg_reg[10]_1\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^p_reg_reg[10]_1\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^p_reg_reg[10]_1\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^p_reg_reg[10]_1\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_1_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_1_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_1_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_4_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__8_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__8_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_1_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_1_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__8_n_0\,
      DI(2) => \m__0_carry_i_2__8_n_0\,
      DI(1) => \m__0_carry_i_3__8_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__8_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__8_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__8_n_0\,
      DI(0) => \m__0_carry__0_i_4__8_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__8_n_0\
    );
\m__0_carry__0_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__8_n_0\
    );
\m__0_carry__0_i_4__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__8_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__8_n_0\
    );
\m__0_carry_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__8_n_0\
    );
\m__0_carry_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__8_n_0\
    );
\m__0_carry_i_7__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__8_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__8_n_0\,
      S(2) => \p_carry_i_2__8_n_0\,
      S(1) => \p_carry_i_3__8_n_0\,
      S(0) => \p_carry_i_4__8_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__8_n_0\,
      S(2) => \p_carry__0_i_2__8_n_0\,
      S(1) => \p_carry__0_i_3__8_n_0\,
      S(0) => \p_carry__0_i_4__8_n_0\
    );
\p_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__8_n_0\
    );
\p_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__8_n_0\
    );
\p_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__8_n_0\
    );
\p_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__8_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__8_n_0\,
      S(0) => \p_carry__1_i_3__8_n_0\
    );
\p_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__8_n_0\
    );
\p_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__8_n_0\
    );
\p_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__8_n_0\
    );
\p_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__8_n_0\
    );
\p_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__8_n_0\
    );
\p_carry_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \p_carry_i_4__8_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_1_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_1_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_1_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_2_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__4_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_1_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_1_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__4_n_0\,
      DI(2) => \m__0_carry_i_2__4_n_0\,
      DI(1) => \m__0_carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__4_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__4_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__4_n_0\,
      DI(0) => \m__0_carry__0_i_4__4_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \m__0_carry__0_i_1__4_n_0\
    );
\m__0_carry__0_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \m__0_carry__0_i_3__4_n_0\
    );
\m__0_carry__0_i_4__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \m__0_carry__0_i_4__4_n_0\
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \m__0_carry_i_1__4_n_0\
    );
\m__0_carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \m__0_carry_i_2__4_n_0\
    );
\m__0_carry_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \m__0_carry_i_3__4_n_0\
    );
\m__0_carry_i_7__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \m__0_carry_i_7__4_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__4_n_0\,
      S(2) => \p_carry_i_2__4_n_0\,
      S(1) => \p_carry_i_3__4_n_0\,
      S(0) => \p_carry_i_4__4_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__4_n_0\,
      S(2) => \p_carry__0_i_2__4_n_0\,
      S(1) => \p_carry__0_i_3__4_n_0\,
      S(0) => \p_carry__0_i_4__4_n_0\
    );
\p_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__4_n_0\
    );
\p_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__4_n_0\
    );
\p_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__4_n_0\
    );
\p_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__4_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__4_n_0\,
      S(0) => \p_carry__1_i_3__4_n_0\
    );
\p_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__4_n_0\
    );
\p_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__4_n_0\
    );
\p_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__4_n_0\
    );
\p_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__4_n_0\
    );
\p_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__4_n_0\
    );
\p_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \p_carry_i_4__4_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_1_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_1_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_1_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_1_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152 is
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_1_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_1_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__0_n_0\,
      DI(2) => \m__0_carry_i_2__0_n_0\,
      DI(1) => \m__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      S(0) => \m__0_carry_i_7__0_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__0_n_0\,
      DI(2) => \m_reg_reg[8]_0\(0),
      DI(1) => \m__0_carry__0_i_3__0_n_0\,
      DI(0) => \m__0_carry__0_i_4__0_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_1\(3 downto 0)
    );
\m__0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(6),
      O => \m__0_carry__0_i_1__0_n_0\
    );
\m__0_carry__0_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(5),
      O => \m__0_carry__0_i_3__0_n_0\
    );
\m__0_carry__0_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(4),
      O => \m__0_carry__0_i_4__0_n_0\
    );
\m__0_carry__0_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(3),
      O => \m__0_carry_i_1__0_n_0\
    );
\m__0_carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(2),
      O => \m__0_carry_i_2__0_n_0\
    );
\m__0_carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_2\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_2\(1),
      O => \m__0_carry_i_3__0_n_0\
    );
\m__0_carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_2\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_2\(0),
      O => \m__0_carry_i_7__0_n_0\
    );
\m__0_carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__0_n_0\,
      S(2) => \p_carry_i_2__0_n_0\,
      S(1) => \p_carry_i_3__0_n_0\,
      S(0) => \p_carry_i_4__0_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__0_n_0\,
      S(2) => \p_carry__0_i_2__0_n_0\,
      S(1) => \p_carry__0_i_3__0_n_0\,
      S(0) => \p_carry__0_i_4__0_n_0\
    );
\p_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__0_n_0\
    );
\p_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__0_n_0\
    );
\p_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__0_n_0\
    );
\p_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__0_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__0_n_0\,
      S(0) => \p_carry__1_i_3__0_n_0\
    );
\p_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__0_n_0\
    );
\p_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__0_n_0\
    );
\p_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__0_n_0\
    );
\p_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__0_n_0\
    );
\p_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__0_n_0\
    );
\p_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \p_carry_i_4__0_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_1_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_1_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_1_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_6_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \add_ln56_5_reg_1154_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__11_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_4__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__11_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__11_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \^p_reg_reg[10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__11\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__12\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__14\ : label is "soft_lutpair123";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
  \p_reg_reg[10]_1\(10 downto 0) <= \^p_reg_reg[10]_1\(10 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\add_ln56_5_reg_1154[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_reg_reg[10]_1\(10),
      I1 => \add_ln56_5_reg_1154_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_0_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_0_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__11_n_0\,
      DI(2) => \m__0_carry_i_2__11_n_0\,
      DI(1) => \m__0_carry_i_3__11_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__11_n_0\,
      S(2) => \m__0_carry_i_5__11_n_0\,
      S(1) => \m__0_carry_i_6__11_n_0\,
      S(0) => \m__0_carry_i_7__11_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__11_n_0\,
      DI(2) => \m__0_carry__0_i_2__11_n_0\,
      DI(1) => \m__0_carry__0_i_3__11_n_0\,
      DI(0) => \m__0_carry__0_i_4__11_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__11_n_0\,
      S(2) => \m__0_carry__0_i_6__11_n_0\,
      S(1) => \m__0_carry__0_i_7__11_n_0\,
      S(0) => \m__0_carry__0_i_8__11_n_0\
    );
\m__0_carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      O => \m__0_carry__0_i_1__11_n_0\
    );
\m__0_carry__0_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[1]_0\,
      I2 => \^q\(7),
      I3 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__11_n_0\
    );
\m__0_carry__0_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_0\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_1\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      O => \m__0_carry__0_i_3__11_n_0\
    );
\m__0_carry__0_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(4),
      O => \m__0_carry__0_i_4__11_n_0\
    );
\m__0_carry__0_i_4__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[0]_0\,
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__11_n_0\
    );
\m__0_carry__0_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_0\(3)
    );
\m__0_carry__0_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_1\(3)
    );
\m__0_carry__0_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_2\(3)
    );
\m__0_carry__0_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[1]_0\,
      O => \m__0_carry__0_i_6__11_n_0\
    );
\m__0_carry__0_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_0\,
      O => \a_reg_reg[6]_0\(2)
    );
\m__0_carry__0_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_1\,
      O => \a_reg_reg[6]_1\(2)
    );
\m__0_carry__0_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \a_reg_reg[6]_2\(2)
    );
\m__0_carry__0_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__11_n_0\
    );
\m__0_carry__0_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(1)
    );
\m__0_carry__0_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(1)
    );
\m__0_carry__0_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(1)
    );
\m__0_carry__0_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__11_n_0\
    );
\m__0_carry__0_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(3),
      O => \m__0_carry_i_1__11_n_0\
    );
\m__0_carry_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(2),
      O => \m__0_carry_i_2__11_n_0\
    );
\m__0_carry_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(1),
      O => \m__0_carry_i_3__11_n_0\
    );
\m__0_carry_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(4),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_4__11_n_0\
    );
\m__0_carry_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(3),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_5__11_n_0\
    );
\m__0_carry_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(2),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_6__11_n_0\
    );
\m__0_carry_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(0)
    );
\m__0_carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(0),
      O => \m__0_carry_i_7__11_n_0\
    );
\m__0_carry_i_7__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^b_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__11_n_0\
    );
\m_reg[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => D(0)
    );
\m_reg[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__11_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__11_n_0\,
      S(2) => \p_carry_i_2__11_n_0\,
      S(1) => \p_carry_i_3__11_n_0\,
      S(0) => \p_carry_i_4__11_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__11_n_0\,
      S(2) => \p_carry__0_i_2__11_n_0\,
      S(1) => \p_carry__0_i_3__11_n_0\,
      S(0) => \p_carry__0_i_4__11_n_0\
    );
\p_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_2\(2),
      O => \p_carry__0_i_1__11_n_0\
    );
\p_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_2\(1),
      O => \p_carry__0_i_2__11_n_0\
    );
\p_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_2\(0),
      O => \p_carry__0_i_3__11_n_0\
    );
\p_carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__11_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__11_n_0\,
      S(0) => \p_carry__1_i_3__11_n_0\
    );
\p_carry__1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__11_n_0\
    );
\p_carry__1_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_2\(3),
      O => \p_carry__1_i_3__11_n_0\
    );
\p_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__11_n_0\
    );
\p_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__11_n_0\
    );
\p_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__11_n_0\
    );
\p_carry_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \p_carry_i_4__11_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^p_reg_reg[10]_1\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^p_reg_reg[10]_1\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^p_reg_reg[10]_1\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^p_reg_reg[10]_1\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^p_reg_reg[10]_1\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^p_reg_reg[10]_1\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^p_reg_reg[10]_1\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^p_reg_reg[10]_1\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^p_reg_reg[10]_1\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^p_reg_reg[10]_1\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^p_reg_reg[10]_1\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_0_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_0_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_0_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_4_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__7_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__8\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__9\ : label is "soft_lutpair121";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_0_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_0_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__7_n_0\,
      DI(2) => \m__0_carry_i_2__7_n_0\,
      DI(1) => \m__0_carry_i_3__7_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__7_n_0\,
      S(2) => \m__0_carry_i_5__7_n_0\,
      S(1) => \m__0_carry_i_6__7_n_0\,
      S(0) => \m__0_carry_i_7__7_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__7_n_0\,
      DI(2) => \m__0_carry__0_i_2__7_n_0\,
      DI(1) => \m__0_carry__0_i_3__7_n_0\,
      DI(0) => \m__0_carry__0_i_4__7_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__7_n_0\,
      S(2) => \m__0_carry__0_i_6__7_n_0\,
      S(1) => \m__0_carry__0_i_7__7_n_0\,
      S(0) => \m__0_carry__0_i_8__7_n_0\
    );
\m__0_carry__0_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      O => \m__0_carry__0_i_1__7_n_0\
    );
\m__0_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[1]_0\,
      I2 => \^q\(7),
      I3 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__7_n_0\
    );
\m__0_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_0\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_1\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      O => \m__0_carry__0_i_3__7_n_0\
    );
\m__0_carry__0_i_4__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(4),
      O => \m__0_carry__0_i_4__7_n_0\
    );
\m__0_carry__0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_2\(3)
    );
\m__0_carry__0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[0]_0\,
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__7_n_0\
    );
\m__0_carry__0_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_0\(3)
    );
\m__0_carry__0_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_1\(3)
    );
\m__0_carry__0_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \a_reg_reg[6]_2\(2)
    );
\m__0_carry__0_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[1]_0\,
      O => \m__0_carry__0_i_6__7_n_0\
    );
\m__0_carry__0_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_0\,
      O => \a_reg_reg[6]_0\(2)
    );
\m__0_carry__0_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_1\,
      O => \a_reg_reg[6]_1\(2)
    );
\m__0_carry__0_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(1)
    );
\m__0_carry__0_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__7_n_0\
    );
\m__0_carry__0_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(1)
    );
\m__0_carry__0_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(1)
    );
\m__0_carry__0_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__0_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__7_n_0\
    );
\m__0_carry__0_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(3),
      O => \m__0_carry_i_1__7_n_0\
    );
\m__0_carry_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(2),
      O => \m__0_carry_i_2__7_n_0\
    );
\m__0_carry_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(1),
      O => \m__0_carry_i_3__7_n_0\
    );
\m__0_carry_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(4),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_4__7_n_0\
    );
\m__0_carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(3),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_5__7_n_0\
    );
\m__0_carry_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(0)
    );
\m__0_carry_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(2),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_6__7_n_0\
    );
\m__0_carry_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_7__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(0),
      O => \m__0_carry_i_7__7_n_0\
    );
\m_reg[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^b_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__7_n_0\
    );
\m_reg[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => D(0)
    );
\m_reg[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__7_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__7_n_0\,
      S(2) => \p_carry_i_2__7_n_0\,
      S(1) => \p_carry_i_3__7_n_0\,
      S(0) => \p_carry_i_4__7_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__7_n_0\,
      S(2) => \p_carry__0_i_2__7_n_0\,
      S(1) => \p_carry__0_i_3__7_n_0\,
      S(0) => \p_carry__0_i_4__7_n_0\
    );
\p_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__7_n_0\
    );
\p_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__7_n_0\
    );
\p_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__7_n_0\
    );
\p_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__7_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__7_n_0\,
      S(0) => \p_carry__1_i_3__7_n_0\
    );
\p_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__7_n_0\
    );
\p_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__7_n_0\
    );
\p_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__7_n_0\
    );
\p_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__7_n_0\
    );
\p_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__7_n_0\
    );
\p_carry_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \p_carry_i_4__7_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_0_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_0_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_0_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \W1_2_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__3_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__6\ : label is "soft_lutpair119";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_0_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_0_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1__3_n_0\,
      DI(2) => \m__0_carry_i_2__3_n_0\,
      DI(1) => \m__0_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3) => \m__0_carry_i_4__3_n_0\,
      S(2) => \m__0_carry_i_5__3_n_0\,
      S(1) => \m__0_carry_i_6__3_n_0\,
      S(0) => \m__0_carry_i_7__3_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1__3_n_0\,
      DI(2) => \m__0_carry__0_i_2__3_n_0\,
      DI(1) => \m__0_carry__0_i_3__3_n_0\,
      DI(0) => \m__0_carry__0_i_4__3_n_0\,
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3) => \m__0_carry__0_i_5__3_n_0\,
      S(2) => \m__0_carry__0_i_6__3_n_0\,
      S(1) => \m__0_carry__0_i_7__3_n_0\,
      S(0) => \m__0_carry__0_i_8__3_n_0\
    );
\m__0_carry__0_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      O => \m__0_carry__0_i_1__3_n_0\
    );
\m__0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[1]_0\,
      I2 => \^q\(7),
      I3 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2__3_n_0\
    );
\m__0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_0\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_1\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^q\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__0_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      O => \m__0_carry__0_i_3__3_n_0\
    );
\m__0_carry__0_i_4__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(4),
      O => \m__0_carry__0_i_4__3_n_0\
    );
\m__0_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_reg_reg[0]_0\,
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(7),
      O => \m__0_carry__0_i_5__3_n_0\
    );
\m__0_carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_0\(3)
    );
\m__0_carry__0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_1\(3)
    );
\m__0_carry__0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(7),
      O => \a_reg_reg[6]_2\(3)
    );
\m__0_carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[1]_0\,
      O => \m__0_carry__0_i_6__3_n_0\
    );
\m__0_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_0\,
      O => \a_reg_reg[6]_0\(2)
    );
\m__0_carry__0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_1\,
      O => \a_reg_reg[6]_1\(2)
    );
\m__0_carry__0_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \a_reg_reg[6]_2\(2)
    );
\m__0_carry__0_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(6),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7__3_n_0\
    );
\m__0_carry__0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(1)
    );
\m__0_carry__0_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(1)
    );
\m__0_carry__0_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(1)
    );
\m__0_carry__0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(5),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8__3_n_0\
    );
\m__0_carry__0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(3),
      O => \m__0_carry_i_1__3_n_0\
    );
\m__0_carry_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(2),
      O => \m__0_carry_i_2__3_n_0\
    );
\m__0_carry_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \m_reg_reg[8]_0\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \m_reg_reg[8]_0\(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^q\(1),
      O => \m__0_carry_i_3__3_n_0\
    );
\m__0_carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(4),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_4__3_n_0\
    );
\m__0_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(3),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_5__3_n_0\
    );
\m__0_carry_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(2),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_6__3_n_0\
    );
\m__0_carry_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^q\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(0)
    );
\m__0_carry_i_7__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \m_reg_reg[8]_0\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \m_reg_reg[8]_0\(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m__0_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^q\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^q\(0),
      O => \m__0_carry_i_7__3_n_0\
    );
\m_reg[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^b_reg_reg[0]_0\,
      O => \m_reg[0]_i_1__3_n_0\
    );
\m_reg[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_0\,
      O => D(0)
    );
\m_reg[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1__3_n_0\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__3_n_0\,
      S(2) => \p_carry_i_2__3_n_0\,
      S(1) => \p_carry_i_3__3_n_0\,
      S(0) => \p_carry_i_4__3_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__3_n_0\,
      S(2) => \p_carry__0_i_2__3_n_0\,
      S(1) => \p_carry__0_i_3__3_n_0\,
      S(0) => \p_carry__0_i_4__3_n_0\
    );
\p_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__3_n_0\
    );
\p_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__3_n_0\
    );
\p_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__3_n_0\
    );
\p_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__3_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__3_n_0\,
      S(0) => \p_carry__1_i_3__3_n_0\
    );
\p_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__3_n_0\
    );
\p_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__3_n_0\
    );
\p_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__3_n_0\
    );
\p_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__3_n_0\
    );
\p_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__3_n_0\
    );
\p_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => \p_reg_reg[3]_0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \p_carry_i_4__3_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_0_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      O => DI(3)
    );
\tmp_product__0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I3 => \p_reg_reg[3]_0\,
      O => DI(2)
    );
\tmp_product__0_carry__0_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_0_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_0_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156 is
  port (
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156 is
  signal \^a_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal m : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \m__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \m__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal m_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal p_carry_i_1_n_0 : STD_LOGIC;
  signal p_carry_i_2_n_0 : STD_LOGIC;
  signal p_carry_i_3_n_0 : STD_LOGIC;
  signal p_carry_i_4_n_0 : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_reg[0]_i_1__2\ : label is "soft_lutpair117";
begin
  \a_reg_reg[7]_0\(7 downto 0) <= \^a_reg_reg[7]_0\(7 downto 0);
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(0),
      Q => \^a_reg_reg[7]_0\(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(1),
      Q => \^a_reg_reg[7]_0\(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(2),
      Q => \^a_reg_reg[7]_0\(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(3),
      Q => \^a_reg_reg[7]_0\(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(4),
      Q => \^a_reg_reg[7]_0\(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(5),
      Q => \^a_reg_reg[7]_0\(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(6),
      Q => \^a_reg_reg[7]_0\(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[7]_1\(7),
      Q => \^a_reg_reg[7]_0\(7),
      R => '0'
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_0_int_reg(0),
      Q => \^b_reg_reg[0]_0\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_0_int_reg(1),
      Q => \^b_reg_reg[1]_0\,
      R => '0'
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry_i_1_n_0\,
      DI(2) => \m__0_carry_i_2_n_0\,
      DI(1) => \m__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => m(4 downto 1),
      S(3) => \m__0_carry_i_4_n_0\,
      S(2) => \m__0_carry_i_5_n_0\,
      S(1) => \m__0_carry_i_6_n_0\,
      S(0) => \m__0_carry_i_7_n_0\
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m__0_carry__0_i_1_n_0\,
      DI(2) => \m__0_carry__0_i_2_n_0\,
      DI(1) => \m__0_carry__0_i_3_n_0\,
      DI(0) => \m__0_carry__0_i_4_n_0\,
      O(3 downto 0) => m(8 downto 5),
      S(3) => \m__0_carry__0_i_5_n_0\,
      S(2) => \m__0_carry__0_i_6_n_0\,
      S(1) => \m__0_carry__0_i_7_n_0\,
      S(0) => \m__0_carry__0_i_8_n_0\
    );
\m__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^a_reg_reg[7]_0\(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(6),
      O => \m__0_carry__0_i_1_n_0\
    );
\m__0_carry__0_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(7),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(6),
      O => \b_reg_reg[0]_2\(2)
    );
\m__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \^b_reg_reg[1]_0\,
      I2 => \^a_reg_reg[7]_0\(7),
      I3 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_2_n_0\
    );
\m__0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[4]_0\,
      I2 => \^a_reg_reg[7]_0\(7),
      I3 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_3\(0)
    );
\m__0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[4]_1\,
      I2 => \^a_reg_reg[7]_0\(7),
      I3 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_4\(0)
    );
\m__0_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[4]_2\,
      I2 => \^a_reg_reg[7]_0\(7),
      I3 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_5\(0)
    );
\m__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^a_reg_reg[7]_0\(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(5),
      O => \m__0_carry__0_i_3_n_0\
    );
\m__0_carry__0_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(4),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(5),
      O => \b_reg_reg[0]_2\(1)
    );
\m__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^a_reg_reg[7]_0\(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(4),
      O => \m__0_carry__0_i_4_n_0\
    );
\m__0_carry__0_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(3),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(4),
      O => \b_reg_reg[0]_2\(0)
    );
\m__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \^b_reg_reg[0]_0\,
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(7),
      O => \m__0_carry__0_i_5_n_0\
    );
\m__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[0]_0\,
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(7),
      O => \a_reg_reg[6]_0\(3)
    );
\m__0_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[0]_1\,
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(7),
      O => \a_reg_reg[6]_1\(3)
    );
\m__0_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(6),
      I1 => \m_reg_reg[0]_2\,
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(7),
      O => \a_reg_reg[6]_2\(3)
    );
\m__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(7),
      I1 => \^a_reg_reg[7]_0\(6),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \^b_reg_reg[1]_0\,
      O => \m__0_carry__0_i_6_n_0\
    );
\m__0_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(7),
      I1 => \^a_reg_reg[7]_0\(6),
      I2 => \m_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[4]_0\,
      O => \a_reg_reg[6]_0\(2)
    );
\m__0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(7),
      I1 => \^a_reg_reg[7]_0\(6),
      I2 => \m_reg_reg[0]_1\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[4]_1\,
      O => \a_reg_reg[6]_1\(2)
    );
\m__0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(7),
      I1 => \^a_reg_reg[7]_0\(6),
      I2 => \m_reg_reg[0]_2\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[4]_2\,
      O => \a_reg_reg[6]_2\(2)
    );
\m__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(4),
      I1 => \^a_reg_reg[7]_0\(5),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(6),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_7_n_0\
    );
\m__0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(4),
      I1 => \^a_reg_reg[7]_0\(5),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(6),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(1)
    );
\m__0_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(4),
      I1 => \^a_reg_reg[7]_0\(5),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(6),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(1)
    );
\m__0_carry__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(4),
      I1 => \^a_reg_reg[7]_0\(5),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(6),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(1)
    );
\m__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(3),
      I1 => \^a_reg_reg[7]_0\(4),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry__0_i_8_n_0\
    );
\m__0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(3),
      I1 => \^a_reg_reg[7]_0\(4),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[6]_0\(0)
    );
\m__0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(3),
      I1 => \^a_reg_reg[7]_0\(4),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[6]_1\(0)
    );
\m__0_carry__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(3),
      I1 => \^a_reg_reg[7]_0\(4),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(5),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[6]_2\(0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => m(9),
      S(3 downto 0) => B"0001"
    );
\m__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^a_reg_reg[7]_0\(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(3),
      O => \m__0_carry_i_1_n_0\
    );
\m__0_carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(2),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(3),
      O => \b_reg_reg[1]_1\(2)
    );
\m__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(2),
      O => \m__0_carry_i_2_n_0\
    );
\m__0_carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(2),
      O => \b_reg_reg[1]_1\(1)
    );
\m__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => \^a_reg_reg[7]_0\(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => \^a_reg_reg[7]_0\(1),
      O => \m__0_carry_i_3_n_0\
    );
\m__0_carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \^b_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => \^b_reg_reg[0]_0\,
      I3 => Q(1),
      O => \b_reg_reg[1]_1\(0)
    );
\m__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(2),
      I1 => \^a_reg_reg[7]_0\(3),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(4),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_4_n_0\
    );
\m__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(2),
      I1 => \^a_reg_reg[7]_0\(3),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(4),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(2)
    );
\m__0_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(2),
      I1 => \^a_reg_reg[7]_0\(3),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(4),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(2)
    );
\m__0_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(2),
      I1 => \^a_reg_reg[7]_0\(3),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(4),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(2)
    );
\m__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(1),
      I1 => \^a_reg_reg[7]_0\(2),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(3),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_5_n_0\
    );
\m__0_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(1),
      I1 => \^a_reg_reg[7]_0\(2),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(3),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(1)
    );
\m__0_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(1),
      I1 => \^a_reg_reg[7]_0\(2),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(3),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(1)
    );
\m__0_carry_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(1),
      I1 => \^a_reg_reg[7]_0\(2),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(3),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(1)
    );
\m__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(2),
      I4 => \^b_reg_reg[0]_0\,
      O => \m__0_carry_i_6_n_0\
    );
\m__0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \m_reg_reg[4]_0\,
      I3 => \^a_reg_reg[7]_0\(2),
      I4 => \m_reg_reg[0]_0\,
      O => \a_reg_reg[2]_0\(0)
    );
\m__0_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \m_reg_reg[4]_1\,
      I3 => \^a_reg_reg[7]_0\(2),
      I4 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[2]_1\(0)
    );
\m__0_carry_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \m_reg_reg[4]_2\,
      I3 => \^a_reg_reg[7]_0\(2),
      I4 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[2]_2\(0)
    );
\m__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => \^a_reg_reg[7]_0\(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => \^a_reg_reg[7]_0\(0),
      O => \m__0_carry_i_7_n_0\
    );
\m__0_carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => \^b_reg_reg[1]_0\,
      I3 => Q(0),
      O => \b_reg_reg[0]_1\(0)
    );
\m_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \^b_reg_reg[0]_0\,
      O => \m_reg[0]_i_1_n_0\
    );
\m_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \m_reg_reg[0]_0\,
      O => D(0)
    );
\m_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \m_reg_reg[0]_1\,
      O => \a_reg_reg[0]_0\(0)
    );
\m_reg[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_reg_reg[7]_0\(0),
      I1 => \m_reg_reg[0]_2\,
      O => \a_reg_reg[0]_1\(0)
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[0]_i_1_n_0\,
      Q => m_reg(0),
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(1),
      Q => m_reg(1),
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(2),
      Q => m_reg(2),
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(3),
      Q => m_reg(3),
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(4),
      Q => m_reg(4),
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(5),
      Q => m_reg(5),
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(6),
      Q => m_reg(6),
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(7),
      Q => m_reg(7),
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(8),
      Q => m_reg(8),
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => m(9),
      Q => m_reg(9),
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(3 downto 0),
      O(3 downto 0) => p(3 downto 0),
      S(3) => p_carry_i_1_n_0,
      S(2) => p_carry_i_2_n_0,
      S(1) => p_carry_i_3_n_0,
      S(0) => p_carry_i_4_n_0
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(7 downto 4),
      O(3 downto 0) => p(7 downto 4),
      S(3) => \p_carry__0_i_1_n_0\,
      S(2) => \p_carry__0_i_2_n_0\,
      S(1) => \p_carry__0_i_3_n_0\,
      S(0) => \p_carry__0_i_4_n_0\
    );
\p_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(7),
      I1 => C(6),
      O => \p_carry__0_i_1_n_0\
    );
\p_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(6),
      I1 => C(5),
      O => \p_carry__0_i_2_n_0\
    );
\p_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(5),
      I1 => C(4),
      O => \p_carry__0_i_3_n_0\
    );
\p_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(4),
      I1 => C(3),
      O => \p_carry__0_i_4_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => m_reg(8),
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => p(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2_n_0\,
      S(0) => \p_carry__1_i_3_n_0\
    );
\p_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_reg(9),
      I1 => CO(0),
      O => \p_carry__1_i_2_n_0\
    );
\p_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(8),
      I1 => C(7),
      O => \p_carry__1_i_3_n_0\
    );
p_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(3),
      I1 => C(2),
      O => p_carry_i_1_n_0
    );
p_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(2),
      I1 => C(1),
      O => p_carry_i_2_n_0
    );
p_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(1),
      I1 => C(0),
      O => p_carry_i_3_n_0
    );
p_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => m_reg(0),
      I1 => \p_reg_reg[3]_0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => p_carry_i_4_n_0
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(0),
      Q => \p_reg_reg[10]_0\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(10),
      Q => \p_reg_reg[10]_0\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(1),
      Q => \p_reg_reg[10]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(2),
      Q => \p_reg_reg[10]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(3),
      Q => \p_reg_reg[10]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(4),
      Q => \p_reg_reg[10]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(5),
      Q => \p_reg_reg[10]_0\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(6),
      Q => \p_reg_reg[10]_0\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(7),
      Q => \p_reg_reg[10]_0\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(8),
      Q => \p_reg_reg[10]_0\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(9),
      Q => \p_reg_reg[10]_0\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      O => \W1_1_0_int_reg_reg[0]\(3)
    );
\tmp_product__0_carry__0_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_reg_reg[3]_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(4),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => DI(2)
    );
\tmp_product__0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \tmp_product__0_carry__0\,
      I2 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I3 => \p_reg_reg[3]_0\,
      O => \W1_1_0_int_reg_reg[0]\(2)
    );
\tmp_product__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => \W1_1_0_int_reg_reg[0]\(1)
    );
\tmp_product__0_carry__0_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => \W1_1_0_int_reg_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I1 => \p_reg_reg[3]_0\,
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      O => S(3)
    );
\tmp_product__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I2 => \p_reg_reg[3]_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry__0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \p_reg_reg[3]_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry__0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \p_reg_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__26_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__26_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__26_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__26_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__26_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__26_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__26_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__26_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__26_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__26_n_0\,
      S(2) => \p_carry_i_2__26_n_0\,
      S(1) => \p_carry_i_3__26_n_0\,
      S(0) => \p_carry_i_4__26_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__26_n_0\,
      S(2) => \p_carry__0_i_2__26_n_0\,
      S(1) => \p_carry__0_i_3__26_n_0\,
      S(0) => \p_carry__0_i_4__26_n_0\
    );
\p_carry__0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__26_n_0\
    );
\p_carry__0_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__26_n_0\
    );
\p_carry__0_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__26_n_0\
    );
\p_carry__0_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__26_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__26_n_0\,
      S(0) => \p_carry__1_i_3__26_n_0\
    );
\p_carry__1_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__26_n_0\
    );
\p_carry__1_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__26_n_0\
    );
\p_carry_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__26_n_0\
    );
\p_carry_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__26_n_0\
    );
\p_carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__26_n_0\
    );
\p_carry_i_4__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_4_3_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__26_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_3_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_4_3_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_3_int_reg(0),
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_4_3_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_3_int_reg(1),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_4_3_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_3_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__22_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__22_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__22_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__22_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__22_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__22_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__22_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__22_n_0\,
      S(2) => \p_carry_i_2__22_n_0\,
      S(1) => \p_carry_i_3__22_n_0\,
      S(0) => \p_carry_i_4__22_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__22_n_0\,
      S(2) => \p_carry__0_i_2__22_n_0\,
      S(1) => \p_carry__0_i_3__22_n_0\,
      S(0) => \p_carry__0_i_4__22_n_0\
    );
\p_carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__22_n_0\
    );
\p_carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__22_n_0\
    );
\p_carry__0_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__22_n_0\
    );
\p_carry__0_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__22_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__22_n_0\,
      S(0) => \p_carry__1_i_3__22_n_0\
    );
\p_carry__1_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__22_n_0\
    );
\p_carry__1_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__22_n_0\
    );
\p_carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__22_n_0\
    );
\p_carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__22_n_0\
    );
\p_carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__22_n_0\
    );
\p_carry_i_4__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_2_3_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__22_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_3_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_2_3_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_3_int_reg(0),
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_2_3_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_3_int_reg(1),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_2_3_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_3_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__18_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__18_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__18_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__18_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__18_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__18_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__18_n_0\,
      S(2) => \p_carry_i_2__18_n_0\,
      S(1) => \p_carry_i_3__18_n_0\,
      S(0) => \p_carry_i_4__18_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__18_n_0\,
      S(2) => \p_carry__0_i_2__18_n_0\,
      S(1) => \p_carry__0_i_3__18_n_0\,
      S(0) => \p_carry__0_i_4__18_n_0\
    );
\p_carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__18_n_0\
    );
\p_carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__18_n_0\
    );
\p_carry__0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__18_n_0\
    );
\p_carry__0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__18_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__18_n_0\,
      S(0) => \p_carry__1_i_3__18_n_0\
    );
\p_carry__1_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__18_n_0\
    );
\p_carry__1_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__18_n_0\
    );
\p_carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__18_n_0\
    );
\p_carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__18_n_0\
    );
\p_carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__18_n_0\
    );
\p_carry_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_1_3_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__18_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_3_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_1_3_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_1_3_int_reg(0),
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_1_3_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_3_int_reg(1),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_1_3_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_1_3_int_reg(0),
      O => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_19_reg_1184_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__29_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__29_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__29_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__29_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__29_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__29_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__29_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__29_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__29_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__29_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\add_ln56_19_reg_1184[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \add_ln56_19_reg_1184_reg[11]\(0),
      O => \p_reg_reg[10]_0\(0)
    );
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__29_n_0\,
      S(2) => \p_carry_i_2__29_n_0\,
      S(1) => \p_carry_i_3__29_n_0\,
      S(0) => \p_carry_i_4__29_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__29_n_0\,
      S(2) => \p_carry__0_i_2__29_n_0\,
      S(1) => \p_carry__0_i_3__29_n_0\,
      S(0) => \p_carry__0_i_4__29_n_0\
    );
\p_carry__0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_1\(2),
      O => \p_carry__0_i_1__29_n_0\
    );
\p_carry__0_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_1\(1),
      O => \p_carry__0_i_2__29_n_0\
    );
\p_carry__0_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_1\(0),
      O => \p_carry__0_i_3__29_n_0\
    );
\p_carry__0_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__29_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__29_n_0\,
      S(0) => \p_carry__1_i_3__29_n_0\
    );
\p_carry__1_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__29_n_0\
    );
\p_carry__1_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_1\(3),
      O => \p_carry__1_i_3__29_n_0\
    );
\p_carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__29_n_0\
    );
\p_carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__29_n_0\
    );
\p_carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__29_n_0\
    );
\p_carry_i_4__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_6_2_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__29_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => \^q\(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => \^q\(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => \^q\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => \^q\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => \^q\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => \^q\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => \^q\(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => \^q\(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => \^q\(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => \^q\(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => \^q\(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_2_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_6_2_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_6_2_int_reg(0),
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_6_2_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_2_int_reg(1),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_6_2_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_6_2_int_reg(0),
      O => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__25_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__25_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__25_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__25_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__25_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__25_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__25_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__25_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__25_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__25_n_0\,
      S(2) => \p_carry_i_2__25_n_0\,
      S(1) => \p_carry_i_3__25_n_0\,
      S(0) => \p_carry_i_4__25_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__25_n_0\,
      S(2) => \p_carry__0_i_2__25_n_0\,
      S(1) => \p_carry__0_i_3__25_n_0\,
      S(0) => \p_carry__0_i_4__25_n_0\
    );
\p_carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__25_n_0\
    );
\p_carry__0_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__25_n_0\
    );
\p_carry__0_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__25_n_0\
    );
\p_carry__0_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__25_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__25_n_0\,
      S(0) => \p_carry__1_i_3__25_n_0\
    );
\p_carry__1_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__25_n_0\
    );
\p_carry__1_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__25_n_0\
    );
\p_carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__25_n_0\
    );
\p_carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__25_n_0\
    );
\p_carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__25_n_0\
    );
\p_carry_i_4__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_4_2_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__25_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_2_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_4_2_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_4_2_int_reg(0),
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_4_2_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_2_int_reg(1),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_4_2_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_4_2_int_reg(0),
      O => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]_0\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99 is
  signal \m__0_carry__0_n_0\ : STD_LOGIC;
  signal \m__0_carry__0_n_1\ : STD_LOGIC;
  signal \m__0_carry__0_n_2\ : STD_LOGIC;
  signal \m__0_carry__0_n_3\ : STD_LOGIC;
  signal \m__0_carry__0_n_4\ : STD_LOGIC;
  signal \m__0_carry__0_n_5\ : STD_LOGIC;
  signal \m__0_carry__0_n_6\ : STD_LOGIC;
  signal \m__0_carry__0_n_7\ : STD_LOGIC;
  signal \m__0_carry__1_n_7\ : STD_LOGIC;
  signal \m__0_carry_n_0\ : STD_LOGIC;
  signal \m__0_carry_n_1\ : STD_LOGIC;
  signal \m__0_carry_n_2\ : STD_LOGIC;
  signal \m__0_carry_n_3\ : STD_LOGIC;
  signal \m__0_carry_n_4\ : STD_LOGIC;
  signal \m__0_carry_n_5\ : STD_LOGIC;
  signal \m__0_carry_n_6\ : STD_LOGIC;
  signal \m__0_carry_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_3__21_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_1\ : STD_LOGIC;
  signal \p_carry__0_n_2\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__0_n_7\ : STD_LOGIC;
  signal \p_carry__1_i_2__21_n_0\ : STD_LOGIC;
  signal \p_carry__1_i_3__21_n_0\ : STD_LOGIC;
  signal \p_carry__1_n_2\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__1_n_7\ : STD_LOGIC;
  signal \p_carry_i_1__21_n_0\ : STD_LOGIC;
  signal \p_carry_i_2__21_n_0\ : STD_LOGIC;
  signal \p_carry_i_3__21_n_0\ : STD_LOGIC;
  signal \p_carry_i_4__21_n_0\ : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_carry_n_7 : STD_LOGIC;
  signal \NLW_m__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\m__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m__0_carry_n_0\,
      CO(2) => \m__0_carry_n_1\,
      CO(1) => \m__0_carry_n_2\,
      CO(0) => \m__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m_reg_reg[4]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \m__0_carry_n_4\,
      O(2) => \m__0_carry_n_5\,
      O(1) => \m__0_carry_n_6\,
      O(0) => \m__0_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\m__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry_n_0\,
      CO(3) => \m__0_carry__0_n_0\,
      CO(2) => \m__0_carry__0_n_1\,
      CO(1) => \m__0_carry__0_n_2\,
      CO(0) => \m__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \m__0_carry__0_n_4\,
      O(2) => \m__0_carry__0_n_5\,
      O(1) => \m__0_carry__0_n_6\,
      O(0) => \m__0_carry__0_n_7\,
      S(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0)
    );
\m__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_m__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m__0_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_7\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_6\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_5\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry_n_4\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_7\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_6\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_5\,
      Q => \m_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__0_n_4\,
      Q => \m_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m__0_carry__1_n_7\,
      Q => \m_reg_reg_n_0_[9]\,
      R => '0'
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[3]\,
      DI(2) => \m_reg_reg_n_0_[2]\,
      DI(1) => \m_reg_reg_n_0_[1]\,
      DI(0) => \m_reg_reg_n_0_[0]\,
      O(3) => p_carry_n_4,
      O(2) => p_carry_n_5,
      O(1) => p_carry_n_6,
      O(0) => p_carry_n_7,
      S(3) => \p_carry_i_1__21_n_0\,
      S(2) => \p_carry_i_2__21_n_0\,
      S(1) => \p_carry_i_3__21_n_0\,
      S(0) => \p_carry_i_4__21_n_0\
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3) => \p_carry__0_n_0\,
      CO(2) => \p_carry__0_n_1\,
      CO(1) => \p_carry__0_n_2\,
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg_reg_n_0_[7]\,
      DI(2) => \m_reg_reg_n_0_[6]\,
      DI(1) => \m_reg_reg_n_0_[5]\,
      DI(0) => \m_reg_reg_n_0_[4]\,
      O(3) => \p_carry__0_n_4\,
      O(2) => \p_carry__0_n_5\,
      O(1) => \p_carry__0_n_6\,
      O(0) => \p_carry__0_n_7\,
      S(3) => \p_carry__0_i_1__21_n_0\,
      S(2) => \p_carry__0_i_2__21_n_0\,
      S(1) => \p_carry__0_i_3__21_n_0\,
      S(0) => \p_carry__0_i_4__21_n_0\
    );
\p_carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[7]\,
      I1 => \p_reg_reg[10]_0\(2),
      O => \p_carry__0_i_1__21_n_0\
    );
\p_carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg[10]_0\(1),
      O => \p_carry__0_i_2__21_n_0\
    );
\p_carry__0_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[5]\,
      I1 => \p_reg_reg[10]_0\(0),
      O => \p_carry__0_i_3__21_n_0\
    );
\p_carry__0_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[4]\,
      I1 => O(3),
      O => \p_carry__0_i_4__21_n_0\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_carry__1_n_2\,
      CO(0) => \p_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => CO(0),
      DI(0) => \m_reg_reg_n_0_[8]\,
      O(3) => \NLW_p_carry__1_O_UNCONNECTED\(3),
      O(2) => \p_carry__1_n_5\,
      O(1) => \p_carry__1_n_6\,
      O(0) => \p_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_carry__1_i_2__21_n_0\,
      S(0) => \p_carry__1_i_3__21_n_0\
    );
\p_carry__1_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_reg_reg_n_0_[9]\,
      I1 => CO(0),
      O => \p_carry__1_i_2__21_n_0\
    );
\p_carry__1_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[8]\,
      I1 => \p_reg_reg[10]_0\(3),
      O => \p_carry__1_i_3__21_n_0\
    );
\p_carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[3]\,
      I1 => O(2),
      O => \p_carry_i_1__21_n_0\
    );
\p_carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[2]\,
      I1 => O(1),
      O => \p_carry_i_2__21_n_0\
    );
\p_carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg_n_0_[1]\,
      I1 => O(0),
      O => \p_carry_i_3__21_n_0\
    );
\p_carry_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_reg_reg_n_0_[0]\,
      I1 => W1_2_2_int_reg(0),
      I2 => \p_reg_reg[3]_0\,
      O => \p_carry_i_4__21_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_7,
      Q => Q(0),
      R => '0'
    );
\p_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_5\,
      Q => Q(10),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_6,
      Q => Q(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_5,
      Q => Q(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_carry_n_4,
      Q => Q(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\p_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\p_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_7\,
      Q => Q(8),
      R => '0'
    );
\p_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_carry__1_n_6\,
      Q => Q(9),
      R => '0'
    );
\tmp_product__0_carry__0_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_2_int_reg(1),
      I2 => \tmp_product__0_carry__0_0\,
      I3 => W1_2_2_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0)
    );
\tmp_product__0_carry__0_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0\,
      I1 => W1_2_2_int_reg(0),
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_0\,
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3)
    );
\tmp_product__0_carry__0_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\,
      I1 => \tmp_product__0_carry__0\,
      I2 => W1_2_2_int_reg(0),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_2_int_reg(1),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2)
    );
\tmp_product__0_carry__0_i_7__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_2\,
      I1 => \tmp_product__0_carry__0_3\,
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry__0\,
      I4 => W1_2_2_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1)
    );
\tmp_product__0_carry__0_i_8__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_1\,
      I1 => \tmp_product__0_carry__0_2\,
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry__0_3\,
      I4 => W1_2_2_int_reg(0),
      O => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_0_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_0(7),
      B(16) => img_pos_0(7),
      B(15) => img_pos_0(7),
      B(14) => img_pos_0(7),
      B(13) => img_pos_0(7),
      B(12) => img_pos_0(7),
      B(11) => img_pos_0(7),
      B(10) => img_pos_0(7),
      B(9) => img_pos_0(7),
      B(8) => img_pos_0(7),
      B(7 downto 0) => img_pos_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_0_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_0_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_0_3(0),
      O => grp_updateHidden_fu_493_W1_0_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32 is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_7_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1_n_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__1\ : label is 35;
begin
  A(6 downto 0) <= \^a\(6 downto 0);
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(6),
      A(28) => \^a\(6),
      A(27) => \^a\(6),
      A(26) => \^a\(6),
      A(25) => \^a\(6),
      A(24) => \^a\(6),
      A(23) => \^a\(6),
      A(22) => \^a\(6),
      A(21) => \^a\(6),
      A(20) => \^a\(6),
      A(19) => \^a\(6),
      A(18) => \^a\(6),
      A(17) => \^a\(6),
      A(16) => \^a\(6),
      A(15) => \^a\(6),
      A(14) => \^a\(6),
      A(13) => \^a\(6),
      A(12) => \^a\(6),
      A(11) => \^a\(6),
      A(10) => \^a\(6),
      A(9) => \^a\(6),
      A(8) => \^a\(6),
      A(7 downto 1) => \^a\(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_7(7),
      B(16) => img_pos_7(7),
      B(15) => img_pos_7(7),
      B(14) => img_pos_7(7),
      B(13) => img_pos_7(7),
      B(12) => img_pos_7(7),
      B(11) => img_pos_7(7),
      B(10) => img_pos_7(7),
      B(9) => img_pos_7(7),
      B(8) => img_pos_7(7),
      B(7 downto 0) => img_pos_7(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_7_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_10__1_n_0\
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_11__1_n_0\
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__1_n_2\,
      CO(0) => \p_reg_reg_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      O(3) => \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^a\(6 downto 4),
      S(3) => '0',
      S(2) => \p_reg_reg_i_5__1_n_0\,
      S(1) => \p_reg_reg_i_6__1_n_0\,
      S(0) => \p_reg_reg_i_7__1_n_0\
    );
\p_reg_reg_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_7_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__1_n_0\,
      CO(2) => \p_reg_reg_i_2__1_n_1\,
      CO(1) => \p_reg_reg_i_2__1_n_2\,
      CO(0) => \p_reg_reg_i_2__1_n_3\,
      CYINIT => '1',
      DI(3) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      DI(2) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      O(3 downto 0) => \^a\(3 downto 0),
      S(3) => \p_reg_reg_i_8__1_n_0\,
      S(2) => \p_reg_reg_i_9__1_n_0\,
      S(1) => \p_reg_reg_i_10__1_n_0\,
      S(0) => \p_reg_reg_i_11__1_n_0\
    );
\p_reg_reg_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_7_2(0),
      O => grp_updateHidden_fu_493_W1_7_2_o(0)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_5__1_n_0\
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_6__1_n_0\
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_7__1_n_0\
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_8__1_n_0\
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0),
      O => \p_reg_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_6_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_6(7),
      B(16) => img_pos_6(7),
      B(15) => img_pos_6(7),
      B(14) => img_pos_6(7),
      B(13) => img_pos_6(7),
      B(12) => img_pos_6(7),
      B(11) => img_pos_6(7),
      B(10) => img_pos_6(7),
      B(9) => img_pos_6(7),
      B(8) => img_pos_6(7),
      B(7 downto 0) => img_pos_6(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_6_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_6_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_6_2(0),
      O => grp_updateHidden_fu_493_W1_6_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_5_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_5(7),
      B(16) => img_pos_5(7),
      B(15) => img_pos_5(7),
      B(14) => img_pos_5(7),
      B(13) => img_pos_5(7),
      B(12) => img_pos_5(7),
      B(11) => img_pos_5(7),
      B(10) => img_pos_5(7),
      B(9) => img_pos_5(7),
      B(8) => img_pos_5(7),
      B(7 downto 0) => img_pos_5(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_5_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_5_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_5_2(0),
      O => grp_updateHidden_fu_493_W1_5_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_4_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_4(7),
      B(16) => img_pos_4(7),
      B(15) => img_pos_4(7),
      B(14) => img_pos_4(7),
      B(13) => img_pos_4(7),
      B(12) => img_pos_4(7),
      B(11) => img_pos_4(7),
      B(10) => img_pos_4(7),
      B(9) => img_pos_4(7),
      B(8) => img_pos_4(7),
      B(7 downto 0) => img_pos_4(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_4_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_4_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_4_2(0),
      O => grp_updateHidden_fu_493_W1_4_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_3_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_3(7),
      B(16) => img_pos_3(7),
      B(15) => img_pos_3(7),
      B(14) => img_pos_3(7),
      B(13) => img_pos_3(7),
      B(12) => img_pos_3(7),
      B(11) => img_pos_3(7),
      B(10) => img_pos_3(7),
      B(9) => img_pos_3(7),
      B(8) => img_pos_3(7),
      B(7 downto 0) => img_pos_3(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_3_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_3_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_3_2(0),
      O => grp_updateHidden_fu_493_W1_3_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_2_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_2(7),
      B(16) => img_pos_2(7),
      B(15) => img_pos_2(7),
      B(14) => img_pos_2(7),
      B(13) => img_pos_2(7),
      B(12) => img_pos_2(7),
      B(11) => img_pos_2(7),
      B(10) => img_pos_2(7),
      B(9) => img_pos_2(7),
      B(8) => img_pos_2(7),
      B(7 downto 0) => img_pos_2(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_2_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_2_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_2_2(0),
      O => grp_updateHidden_fu_493_W1_2_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_1_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_1(7),
      B(16) => img_pos_1(7),
      B(15) => img_pos_1(7),
      B(14) => img_pos_1(7),
      B(13) => img_pos_1(7),
      B(12) => img_pos_1(7),
      B(11) => img_pos_1(7),
      B(10) => img_pos_1(7),
      B(9) => img_pos_1(7),
      B(8) => img_pos_1(7),
      B(7 downto 0) => img_pos_1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_1_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_1_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_1_2(0),
      O => grp_updateHidden_fu_493_W1_1_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_0_2_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_0(7),
      B(16) => img_pos_0(7),
      B(15) => img_pos_0(7),
      B(14) => img_pos_0(7),
      B(13) => img_pos_0(7),
      B(12) => img_pos_0(7),
      B(11) => img_pos_0(7),
      B(10) => img_pos_0(7),
      B(9) => img_pos_0(7),
      B(8) => img_pos_0(7),
      B(7 downto 0) => img_pos_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_0_2_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_0_2(1),
      O => \^c\(0)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_0_2(0),
      O => grp_updateHidden_fu_493_W1_0_2_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40 is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_7_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__0\ : label is 35;
begin
  A(6 downto 0) <= \^a\(6 downto 0);
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(6),
      A(28) => \^a\(6),
      A(27) => \^a\(6),
      A(26) => \^a\(6),
      A(25) => \^a\(6),
      A(24) => \^a\(6),
      A(23) => \^a\(6),
      A(22) => \^a\(6),
      A(21) => \^a\(6),
      A(20) => \^a\(6),
      A(19) => \^a\(6),
      A(18) => \^a\(6),
      A(17) => \^a\(6),
      A(16) => \^a\(6),
      A(15) => \^a\(6),
      A(14) => \^a\(6),
      A(13) => \^a\(6),
      A(12) => \^a\(6),
      A(11) => \^a\(6),
      A(10) => \^a\(6),
      A(9) => \^a\(6),
      A(8) => \^a\(6),
      A(7 downto 1) => \^a\(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_7(7),
      B(16) => img_pos_7(7),
      B(15) => img_pos_7(7),
      B(14) => img_pos_7(7),
      B(13) => img_pos_7(7),
      B(12) => img_pos_7(7),
      B(11) => img_pos_7(7),
      B(10) => img_pos_7(7),
      B(9) => img_pos_7(7),
      B(8) => img_pos_7(7),
      B(7 downto 0) => img_pos_7(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_7_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_10__0_n_0\
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_11__0_n_0\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__0_n_2\,
      CO(0) => \p_reg_reg_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      O(3) => \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^a\(6 downto 4),
      S(3) => '0',
      S(2) => \p_reg_reg_i_5__0_n_0\,
      S(1) => \p_reg_reg_i_6__0_n_0\,
      S(0) => \p_reg_reg_i_7__0_n_0\
    );
\p_reg_reg_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_7_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__0_n_0\,
      CO(2) => \p_reg_reg_i_2__0_n_1\,
      CO(1) => \p_reg_reg_i_2__0_n_2\,
      CO(0) => \p_reg_reg_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      DI(2) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      O(3 downto 0) => \^a\(3 downto 0),
      S(3) => \p_reg_reg_i_8__0_n_0\,
      S(2) => \p_reg_reg_i_9__0_n_0\,
      S(1) => \p_reg_reg_i_10__0_n_0\,
      S(0) => \p_reg_reg_i_11__0_n_0\
    );
\p_reg_reg_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_7_1(0),
      O => grp_updateHidden_fu_493_W1_7_1_o(0)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_5__0_n_0\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_6__0_n_0\
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_7__0_n_0\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_8__0_n_0\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0),
      O => \p_reg_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_6_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_6(7),
      B(16) => img_pos_6(7),
      B(15) => img_pos_6(7),
      B(14) => img_pos_6(7),
      B(13) => img_pos_6(7),
      B(12) => img_pos_6(7),
      B(11) => img_pos_6(7),
      B(10) => img_pos_6(7),
      B(9) => img_pos_6(7),
      B(8) => img_pos_6(7),
      B(7 downto 0) => img_pos_6(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_6_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_6_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_6_1(0),
      O => grp_updateHidden_fu_493_W1_6_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_5_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_5(7),
      B(16) => img_pos_5(7),
      B(15) => img_pos_5(7),
      B(14) => img_pos_5(7),
      B(13) => img_pos_5(7),
      B(12) => img_pos_5(7),
      B(11) => img_pos_5(7),
      B(10) => img_pos_5(7),
      B(9) => img_pos_5(7),
      B(8) => img_pos_5(7),
      B(7 downto 0) => img_pos_5(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_5_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_5_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_5_1(0),
      O => grp_updateHidden_fu_493_W1_5_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_4_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_4(7),
      B(16) => img_pos_4(7),
      B(15) => img_pos_4(7),
      B(14) => img_pos_4(7),
      B(13) => img_pos_4(7),
      B(12) => img_pos_4(7),
      B(11) => img_pos_4(7),
      B(10) => img_pos_4(7),
      B(9) => img_pos_4(7),
      B(8) => img_pos_4(7),
      B(7 downto 0) => img_pos_4(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_4_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_4_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_4_1(0),
      O => grp_updateHidden_fu_493_W1_4_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_3_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_3(7),
      B(16) => img_pos_3(7),
      B(15) => img_pos_3(7),
      B(14) => img_pos_3(7),
      B(13) => img_pos_3(7),
      B(12) => img_pos_3(7),
      B(11) => img_pos_3(7),
      B(10) => img_pos_3(7),
      B(9) => img_pos_3(7),
      B(8) => img_pos_3(7),
      B(7 downto 0) => img_pos_3(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_3_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_3_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_3_1(0),
      O => grp_updateHidden_fu_493_W1_3_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_2_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_2(7),
      B(16) => img_pos_2(7),
      B(15) => img_pos_2(7),
      B(14) => img_pos_2(7),
      B(13) => img_pos_2(7),
      B(12) => img_pos_2(7),
      B(11) => img_pos_2(7),
      B(10) => img_pos_2(7),
      B(9) => img_pos_2(7),
      B(8) => img_pos_2(7),
      B(7 downto 0) => img_pos_2(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_2_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_2_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_2_1(0),
      O => grp_updateHidden_fu_493_W1_2_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_1_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_1(7),
      B(16) => img_pos_1(7),
      B(15) => img_pos_1(7),
      B(14) => img_pos_1(7),
      B(13) => img_pos_1(7),
      B(12) => img_pos_1(7),
      B(11) => img_pos_1(7),
      B(10) => img_pos_1(7),
      B(9) => img_pos_1(7),
      B(8) => img_pos_1(7),
      B(7 downto 0) => img_pos_1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_1_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_1_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_1_1(0),
      O => grp_updateHidden_fu_493_W1_1_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_0_1_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_0(7),
      B(16) => img_pos_0(7),
      B(15) => img_pos_0(7),
      B(14) => img_pos_0(7),
      B(13) => img_pos_0(7),
      B(12) => img_pos_0(7),
      B(11) => img_pos_0(7),
      B(10) => img_pos_0(7),
      B(9) => img_pos_0(7),
      B(8) => img_pos_0(7),
      B(7 downto 0) => img_pos_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_0_1_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_0_1(1),
      O => \^c\(0)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_0_1(0),
      O => grp_updateHidden_fu_493_W1_0_1_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48 is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_7_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_i_10_n_0 : STD_LOGIC;
  signal p_reg_reg_i_11_n_0 : STD_LOGIC;
  signal p_reg_reg_i_1_n_2 : STD_LOGIC;
  signal p_reg_reg_i_1_n_3 : STD_LOGIC;
  signal p_reg_reg_i_2_n_0 : STD_LOGIC;
  signal p_reg_reg_i_2_n_1 : STD_LOGIC;
  signal p_reg_reg_i_2_n_2 : STD_LOGIC;
  signal p_reg_reg_i_2_n_3 : STD_LOGIC;
  signal p_reg_reg_i_5_n_0 : STD_LOGIC;
  signal p_reg_reg_i_6_n_0 : STD_LOGIC;
  signal p_reg_reg_i_7_n_0 : STD_LOGIC;
  signal p_reg_reg_i_8_n_0 : STD_LOGIC;
  signal p_reg_reg_i_9_n_0 : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_reg_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of p_reg_reg_i_2 : label is 35;
begin
  A(6 downto 0) <= \^a\(6 downto 0);
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(6),
      A(28) => \^a\(6),
      A(27) => \^a\(6),
      A(26) => \^a\(6),
      A(25) => \^a\(6),
      A(24) => \^a\(6),
      A(23) => \^a\(6),
      A(22) => \^a\(6),
      A(21) => \^a\(6),
      A(20) => \^a\(6),
      A(19) => \^a\(6),
      A(18) => \^a\(6),
      A(17) => \^a\(6),
      A(16) => \^a\(6),
      A(15) => \^a\(6),
      A(14) => \^a\(6),
      A(13) => \^a\(6),
      A(12) => \^a\(6),
      A(11) => \^a\(6),
      A(10) => \^a\(6),
      A(9) => \^a\(6),
      A(8) => \^a\(6),
      A(7 downto 1) => \^a\(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_7(7),
      B(16) => img_pos_7(7),
      B(15) => img_pos_7(7),
      B(14) => img_pos_7(7),
      B(13) => img_pos_7(7),
      B(12) => img_pos_7(7),
      B(11) => img_pos_7(7),
      B(10) => img_pos_7(7),
      B(9) => img_pos_7(7),
      B(8) => img_pos_7(7),
      B(7 downto 0) => img_pos_7(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_7_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_2_n_0,
      CO(3 downto 2) => NLW_p_reg_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => p_reg_reg_i_1_n_2,
      CO(0) => p_reg_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      O(3) => NLW_p_reg_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^a\(6 downto 4),
      S(3) => '0',
      S(2) => p_reg_reg_i_5_n_0,
      S(1) => p_reg_reg_i_6_n_0,
      S(0) => p_reg_reg_i_7_n_0
    );
p_reg_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_10_n_0
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_11_n_0
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_7_0(1),
      O => \^c\(0)
    );
p_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_2_n_0,
      CO(2) => p_reg_reg_i_2_n_1,
      CO(1) => p_reg_reg_i_2_n_2,
      CO(0) => p_reg_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      DI(2) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      DI(1) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      DI(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      O(3 downto 0) => \^a\(3 downto 0),
      S(3) => p_reg_reg_i_8_n_0,
      S(2) => p_reg_reg_i_9_n_0,
      S(1) => p_reg_reg_i_10_n_0,
      S(0) => p_reg_reg_i_11_n_0
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_7_0(0),
      O => grp_updateHidden_fu_493_W1_7_0_o(0)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_5_n_0
    );
p_reg_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_6_n_0
    );
p_reg_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_7_n_0
    );
p_reg_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_8_n_0
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0),
      O => p_reg_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_6_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_6(7),
      B(16) => img_pos_6(7),
      B(15) => img_pos_6(7),
      B(14) => img_pos_6(7),
      B(13) => img_pos_6(7),
      B(12) => img_pos_6(7),
      B(11) => img_pos_6(7),
      B(10) => img_pos_6(7),
      B(9) => img_pos_6(7),
      B(8) => img_pos_6(7),
      B(7 downto 0) => img_pos_6(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_6_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_6_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_6_0(0),
      O => grp_updateHidden_fu_493_W1_6_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_5_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_5(7),
      B(16) => img_pos_5(7),
      B(15) => img_pos_5(7),
      B(14) => img_pos_5(7),
      B(13) => img_pos_5(7),
      B(12) => img_pos_5(7),
      B(11) => img_pos_5(7),
      B(10) => img_pos_5(7),
      B(9) => img_pos_5(7),
      B(8) => img_pos_5(7),
      B(7 downto 0) => img_pos_5(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_5_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_5_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_5_0(0),
      O => grp_updateHidden_fu_493_W1_5_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_4_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_4(7),
      B(16) => img_pos_4(7),
      B(15) => img_pos_4(7),
      B(14) => img_pos_4(7),
      B(13) => img_pos_4(7),
      B(12) => img_pos_4(7),
      B(11) => img_pos_4(7),
      B(10) => img_pos_4(7),
      B(9) => img_pos_4(7),
      B(8) => img_pos_4(7),
      B(7 downto 0) => img_pos_4(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_4_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_4_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_4_0(0),
      O => grp_updateHidden_fu_493_W1_4_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_3_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_3(7),
      B(16) => img_pos_3(7),
      B(15) => img_pos_3(7),
      B(14) => img_pos_3(7),
      B(13) => img_pos_3(7),
      B(12) => img_pos_3(7),
      B(11) => img_pos_3(7),
      B(10) => img_pos_3(7),
      B(9) => img_pos_3(7),
      B(8) => img_pos_3(7),
      B(7 downto 0) => img_pos_3(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_3_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_3_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_3_0(0),
      O => grp_updateHidden_fu_493_W1_3_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_2_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_2(7),
      B(16) => img_pos_2(7),
      B(15) => img_pos_2(7),
      B(14) => img_pos_2(7),
      B(13) => img_pos_2(7),
      B(12) => img_pos_2(7),
      B(11) => img_pos_2(7),
      B(10) => img_pos_2(7),
      B(9) => img_pos_2(7),
      B(8) => img_pos_2(7),
      B(7 downto 0) => img_pos_2(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_2_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_2_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_2_0(0),
      O => grp_updateHidden_fu_493_W1_2_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_1_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_1(7),
      B(16) => img_pos_1(7),
      B(15) => img_pos_1(7),
      B(14) => img_pos_1(7),
      B(13) => img_pos_1(7),
      B(12) => img_pos_1(7),
      B(11) => img_pos_1(7),
      B(10) => img_pos_1(7),
      B(9) => img_pos_1(7),
      B(8) => img_pos_1(7),
      B(7 downto 0) => img_pos_1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_1_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_1_0(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_1_0(0),
      O => grp_updateHidden_fu_493_W1_1_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_0_0_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(6),
      A(28) => A(6),
      A(27) => A(6),
      A(26) => A(6),
      A(25) => A(6),
      A(24) => A(6),
      A(23) => A(6),
      A(22) => A(6),
      A(21) => A(6),
      A(20) => A(6),
      A(19) => A(6),
      A(18) => A(6),
      A(17) => A(6),
      A(16) => A(6),
      A(15) => A(6),
      A(14) => A(6),
      A(13) => A(6),
      A(12) => A(6),
      A(11) => A(6),
      A(10) => A(6),
      A(9) => A(6),
      A(8) => A(6),
      A(7 downto 1) => A(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_0(7),
      B(16) => img_pos_0(7),
      B(15) => img_pos_0(7),
      B(14) => img_pos_0(7),
      B(13) => img_pos_0(7),
      B(12) => img_pos_0(7),
      B(11) => img_pos_0(7),
      B(10) => img_pos_0(7),
      B(9) => img_pos_0(7),
      B(8) => img_pos_0(7),
      B(7 downto 0) => img_pos_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_0_0_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => sel,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_0_0(1),
      O => \^c\(0)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_0_0(0),
      O => grp_updateHidden_fu_493_W1_0_0_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56 is
  signal \^a\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_7_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__2\ : label is 35;
begin
  A(6 downto 0) <= \^a\(6 downto 0);
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(6),
      A(28) => \^a\(6),
      A(27) => \^a\(6),
      A(26) => \^a\(6),
      A(25) => \^a\(6),
      A(24) => \^a\(6),
      A(23) => \^a\(6),
      A(22) => \^a\(6),
      A(21) => \^a\(6),
      A(20) => \^a\(6),
      A(19) => \^a\(6),
      A(18) => \^a\(6),
      A(17) => \^a\(6),
      A(16) => \^a\(6),
      A(15) => \^a\(6),
      A(14) => \^a\(6),
      A(13) => \^a\(6),
      A(12) => \^a\(6),
      A(11) => \^a\(6),
      A(10) => \^a\(6),
      A(9) => \^a\(6),
      A(8) => \^a\(6),
      A(7 downto 1) => \^a\(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_7(7),
      B(16) => img_pos_7(7),
      B(15) => img_pos_7(7),
      B(14) => img_pos_7(7),
      B(13) => img_pos_7(7),
      B(12) => img_pos_7(7),
      B(11) => img_pos_7(7),
      B(10) => img_pos_7(7),
      B(9) => img_pos_7(7),
      B(8) => img_pos_7(7),
      B(7 downto 0) => img_pos_7(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_7_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_10__2_n_0\
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_11__2_n_0\
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__2_n_2\,
      CO(0) => \p_reg_reg_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      DI(0) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      O(3) => \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^a\(6 downto 4),
      S(3) => '0',
      S(2) => \p_reg_reg_i_5__2_n_0\,
      S(1) => \p_reg_reg_i_6__2_n_0\,
      S(0) => \p_reg_reg_i_7__2_n_0\
    );
\p_reg_reg_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_7_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__2_n_0\,
      CO(2) => \p_reg_reg_i_2__2_n_1\,
      CO(1) => \p_reg_reg_i_2__2_n_2\,
      CO(0) => \p_reg_reg_i_2__2_n_3\,
      CYINIT => '1',
      DI(3) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      DI(2) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      DI(1) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      DI(0) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      O(3 downto 0) => \^a\(3 downto 0),
      S(3) => \p_reg_reg_i_8__2_n_0\,
      S(2) => \p_reg_reg_i_9__2_n_0\,
      S(1) => \p_reg_reg_i_10__2_n_0\,
      S(0) => \p_reg_reg_i_11__2_n_0\
    );
\p_reg_reg_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_7_3(0),
      O => grp_updateHidden_fu_493_W1_7_3_o(0)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_5__2_n_0\
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_6__2_n_0\
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_7__2_n_0\
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_8__2_n_0\
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      I1 => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0),
      O => \p_reg_reg_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_6_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_6(7),
      B(16) => img_pos_6(7),
      B(15) => img_pos_6(7),
      B(14) => img_pos_6(7),
      B(13) => img_pos_6(7),
      B(12) => img_pos_6(7),
      B(11) => img_pos_6(7),
      B(10) => img_pos_6(7),
      B(9) => img_pos_6(7),
      B(8) => img_pos_6(7),
      B(7 downto 0) => img_pos_6(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_6_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_6_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_6_3(0),
      O => grp_updateHidden_fu_493_W1_6_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_5_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_5(7),
      B(16) => img_pos_5(7),
      B(15) => img_pos_5(7),
      B(14) => img_pos_5(7),
      B(13) => img_pos_5(7),
      B(12) => img_pos_5(7),
      B(11) => img_pos_5(7),
      B(10) => img_pos_5(7),
      B(9) => img_pos_5(7),
      B(8) => img_pos_5(7),
      B(7 downto 0) => img_pos_5(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_5_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_5_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_5_3(0),
      O => grp_updateHidden_fu_493_W1_5_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_4_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_4(7),
      B(16) => img_pos_4(7),
      B(15) => img_pos_4(7),
      B(14) => img_pos_4(7),
      B(13) => img_pos_4(7),
      B(12) => img_pos_4(7),
      B(11) => img_pos_4(7),
      B(10) => img_pos_4(7),
      B(9) => img_pos_4(7),
      B(8) => img_pos_4(7),
      B(7 downto 0) => img_pos_4(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_4_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_4_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_4_3(0),
      O => grp_updateHidden_fu_493_W1_4_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_3_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_3(7),
      B(16) => img_pos_3(7),
      B(15) => img_pos_3(7),
      B(14) => img_pos_3(7),
      B(13) => img_pos_3(7),
      B(12) => img_pos_3(7),
      B(11) => img_pos_3(7),
      B(10) => img_pos_3(7),
      B(9) => img_pos_3(7),
      B(8) => img_pos_3(7),
      B(7 downto 0) => img_pos_3(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_3_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_3_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_3_3(0),
      O => grp_updateHidden_fu_493_W1_3_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_2_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_2(7),
      B(16) => img_pos_2(7),
      B(15) => img_pos_2(7),
      B(14) => img_pos_2(7),
      B(13) => img_pos_2(7),
      B(12) => img_pos_2(7),
      B(11) => img_pos_2(7),
      B(10) => img_pos_2(7),
      B(9) => img_pos_2(7),
      B(8) => img_pos_2(7),
      B(7 downto 0) => img_pos_2(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_2_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_2_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_2_3(0),
      O => grp_updateHidden_fu_493_W1_2_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62 is
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_updateHidden_fu_493_W1_1_3_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  C(0) <= \^c\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => O66(6),
      A(28) => O66(6),
      A(27) => O66(6),
      A(26) => O66(6),
      A(25) => O66(6),
      A(24) => O66(6),
      A(23) => O66(6),
      A(22) => O66(6),
      A(21) => O66(6),
      A(20) => O66(6),
      A(19) => O66(6),
      A(18) => O66(6),
      A(17) => O66(6),
      A(16) => O66(6),
      A(15) => O66(6),
      A(14) => O66(6),
      A(13) => O66(6),
      A(12) => O66(6),
      A(11) => O66(6),
      A(10) => O66(6),
      A(9) => O66(6),
      A(8) => O66(6),
      A(7 downto 1) => O66(6 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => img_pos_1(7),
      B(16) => img_pos_1(7),
      B(15) => img_pos_1(7),
      B(14) => img_pos_1(7),
      B(13) => img_pos_1(7),
      B(12) => img_pos_1(7),
      B(11) => img_pos_1(7),
      B(10) => img_pos_1(7),
      B(9) => img_pos_1(7),
      B(8) => img_pos_1(7),
      B(7 downto 0) => img_pos_1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^c\(0),
      C(46) => \^c\(0),
      C(45) => \^c\(0),
      C(44) => \^c\(0),
      C(43) => \^c\(0),
      C(42) => \^c\(0),
      C(41) => \^c\(0),
      C(40) => \^c\(0),
      C(39) => \^c\(0),
      C(38) => \^c\(0),
      C(37) => \^c\(0),
      C(36) => \^c\(0),
      C(35) => \^c\(0),
      C(34) => \^c\(0),
      C(33) => \^c\(0),
      C(32) => \^c\(0),
      C(31) => \^c\(0),
      C(30) => \^c\(0),
      C(29) => \^c\(0),
      C(28) => \^c\(0),
      C(27) => \^c\(0),
      C(26) => \^c\(0),
      C(25) => \^c\(0),
      C(24) => \^c\(0),
      C(23) => \^c\(0),
      C(22) => \^c\(0),
      C(21) => \^c\(0),
      C(20) => \^c\(0),
      C(19) => \^c\(0),
      C(18) => \^c\(0),
      C(17) => \^c\(0),
      C(16) => \^c\(0),
      C(15) => \^c\(0),
      C(14) => \^c\(0),
      C(13) => \^c\(0),
      C(12) => \^c\(0),
      C(11) => \^c\(0),
      C(10) => \^c\(0),
      C(9) => \^c\(0),
      C(8) => \^c\(0),
      C(7) => \^c\(0),
      C(6) => \^c\(0),
      C(5) => \^c\(0),
      C(4) => \^c\(0),
      C(3) => \^c\(0),
      C(2) => \^c\(0),
      C(1) => \^c\(0),
      C(0) => grp_updateHidden_fu_493_W1_1_3_o(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => W1_7_3_o_ap_vld,
      I2 => W1_1_3(1),
      O => \^c\(0)
    );
\p_reg_reg_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => W1_7_3_o_ap_vld,
      I1 => W1_1_3(0),
      O => grp_updateHidden_fu_493_W1_1_3_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1 is
  port (
    C : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_1_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__15\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => C(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__15_n_0\,
      S(2) => \tmp_product__0_carry_i_5__15_n_0\,
      S(1) => \tmp_product__0_carry_i_6__15_n_0\,
      S(0) => S(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => C(7 downto 4),
      S(3 downto 0) => \p_carry__0_i_3__15\(3 downto 0)
    );
\tmp_product__0_carry_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_1_0_int_reg(0),
      O => \tmp_product__0_carry_i_4__15_n_0\
    );
\tmp_product__0_carry_i_5__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_1_0_int_reg(0),
      O => \tmp_product__0_carry_i_5__15_n_0\
    );
\tmp_product__0_carry_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_1_0_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_1_0_int_reg(0),
      O => \tmp_product__0_carry_i_6__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_125 is
  port (
    C : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \W1_1_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_0_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_125 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_125 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2_n_0\,
      DI(1) => \tmp_product__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => C(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4_n_0\,
      S(2) => \tmp_product__0_carry_i_5_n_0\,
      S(1) => \tmp_product__0_carry_i_6_n_0\,
      S(0) => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_carry__0_i_3\(3 downto 0),
      O(3 downto 0) => C(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => \tmp_product__0_carry_i_1_n_0\
    );
\tmp_product__0_carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_0_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => \tmp_product__0_carry_i_2_n_0\
    );
\tmp_product__0_carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_0_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      O => \tmp_product__0_carry_i_3_n_0\
    );
\tmp_product__0_carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_0_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4_n_0\
    );
\tmp_product__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5_n_0\
    );
\tmp_product__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6_n_0\
    );
\tmp_product__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      O => \W1_1_0_int_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_126 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_2_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_126 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_126 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__5_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__5_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__5_n_0\,
      S(2) => \tmp_product__0_carry_i_5__5_n_0\,
      S(1) => \tmp_product__0_carry_i_6__5_n_0\,
      S(0) => \tmp_product__0_carry_i_7__5_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_2_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => \tmp_product__0_carry_i_1__5_n_0\
    );
\tmp_product__0_carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_2_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => \tmp_product__0_carry_i_2__5_n_0\
    );
\tmp_product__0_carry_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_2_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      O => \tmp_product__0_carry_i_3__5_n_0\
    );
\tmp_product__0_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__5_n_0\
    );
\tmp_product__0_carry_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__5_n_0\
    );
\tmp_product__0_carry_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__5_n_0\
    );
\tmp_product__0_carry_i_7__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      O => \W1_2_2_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \tmp_product__0_carry_i_7__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_127 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_2_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_127 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_127 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__9_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__9_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__9_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__9_n_0\,
      S(2) => \tmp_product__0_carry_i_5__9_n_0\,
      S(1) => \tmp_product__0_carry_i_6__9_n_0\,
      S(0) => \tmp_product__0_carry_i_7__9_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_2_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => \tmp_product__0_carry_i_1__9_n_0\
    );
\tmp_product__0_carry_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_2_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => \tmp_product__0_carry_i_2__9_n_0\
    );
\tmp_product__0_carry_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_2_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      O => \tmp_product__0_carry_i_3__9_n_0\
    );
\tmp_product__0_carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__9_n_0\
    );
\tmp_product__0_carry_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__9_n_0\
    );
\tmp_product__0_carry_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__9_n_0\
    );
\tmp_product__0_carry_i_7__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      O => \W1_4_2_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \tmp_product__0_carry_i_7__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_128 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_2_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_128 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_128 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__13_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__13_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__13_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__13_n_0\,
      S(2) => \tmp_product__0_carry_i_5__13_n_0\,
      S(1) => \tmp_product__0_carry_i_6__13_n_0\,
      S(0) => \tmp_product__0_carry_i_7__13_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => \tmp_product__0_carry_i_1__13_n_0\
    );
\tmp_product__0_carry_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_2_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => \tmp_product__0_carry_i_2__13_n_0\
    );
\tmp_product__0_carry_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_2_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      O => \tmp_product__0_carry_i_3__13_n_0\
    );
\tmp_product__0_carry_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_2_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__13_n_0\
    );
\tmp_product__0_carry_i_5__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__13_n_0\
    );
\tmp_product__0_carry_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__13_n_0\
    );
\tmp_product__0_carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \tmp_product__0_carry_i_7__13_n_0\
    );
\tmp_product__0_carry_i_7__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      O => \W1_6_2_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_129 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_3_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_129 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_129 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__2_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__2_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__2_n_0\,
      S(2) => \tmp_product__0_carry_i_5__2_n_0\,
      S(1) => \tmp_product__0_carry_i_6__2_n_0\,
      S(0) => \tmp_product__0_carry_i_7__2_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_3_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => \tmp_product__0_carry_i_1__2_n_0\
    );
\tmp_product__0_carry_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_3_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => \tmp_product__0_carry_i_2__2_n_0\
    );
\tmp_product__0_carry_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_3_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      O => \tmp_product__0_carry_i_3__2_n_0\
    );
\tmp_product__0_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__2_n_0\
    );
\tmp_product__0_carry_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__2_n_0\
    );
\tmp_product__0_carry_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__2_n_0\
    );
\tmp_product__0_carry_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      O => \W1_1_3_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \tmp_product__0_carry_i_7__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_130 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_3_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_130 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_130 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__6_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__6_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__6_n_0\,
      S(2) => \tmp_product__0_carry_i_5__6_n_0\,
      S(1) => \tmp_product__0_carry_i_6__6_n_0\,
      S(0) => \tmp_product__0_carry_i_7__6_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_3_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => \tmp_product__0_carry_i_1__6_n_0\
    );
\tmp_product__0_carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_3_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => \tmp_product__0_carry_i_2__6_n_0\
    );
\tmp_product__0_carry_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_3_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      O => \tmp_product__0_carry_i_3__6_n_0\
    );
\tmp_product__0_carry_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__6_n_0\
    );
\tmp_product__0_carry_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__6_n_0\
    );
\tmp_product__0_carry_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__6_n_0\
    );
\tmp_product__0_carry_i_7__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      O => \W1_2_3_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \tmp_product__0_carry_i_7__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_131 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_3_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_131 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_131 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__10_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__10_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__10_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__10_n_0\,
      S(2) => \tmp_product__0_carry_i_5__10_n_0\,
      S(1) => \tmp_product__0_carry_i_6__10_n_0\,
      S(0) => \tmp_product__0_carry_i_7__10_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => \tmp_product__0_carry_i_1__10_n_0\
    );
\tmp_product__0_carry_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_3_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => \tmp_product__0_carry_i_2__10_n_0\
    );
\tmp_product__0_carry_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_3_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      O => \tmp_product__0_carry_i_3__10_n_0\
    );
\tmp_product__0_carry_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_3_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__10_n_0\
    );
\tmp_product__0_carry_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__10_n_0\
    );
\tmp_product__0_carry_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__10_n_0\
    );
\tmp_product__0_carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \tmp_product__0_carry_i_7__10_n_0\
    );
\tmp_product__0_carry_i_7__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      O => \W1_4_3_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_132 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_3_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_132 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_132 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__14_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__14_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__14_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__14_n_0\,
      S(2) => \tmp_product__0_carry_i_5__14_n_0\,
      S(1) => \tmp_product__0_carry_i_6__14_n_0\,
      S(0) => \tmp_product__0_carry_i_7__14_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => \tmp_product__0_carry_i_1__14_n_0\
    );
\tmp_product__0_carry_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_3_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => \tmp_product__0_carry_i_2__14_n_0\
    );
\tmp_product__0_carry_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_3_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      O => \tmp_product__0_carry_i_3__14_n_0\
    );
\tmp_product__0_carry_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_3_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__14_n_0\
    );
\tmp_product__0_carry_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__14_n_0\
    );
\tmp_product__0_carry_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__14_n_0\
    );
\tmp_product__0_carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \tmp_product__0_carry_i_7__14_n_0\
    );
\tmp_product__0_carry_i_7__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      O => \W1_6_3_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_133 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_0_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_133 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_133 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__3_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__3_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__3_n_0\,
      S(2) => \tmp_product__0_carry_i_5__3_n_0\,
      S(1) => \tmp_product__0_carry_i_6__3_n_0\,
      S(0) => \tmp_product__0_carry_i_7__3_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_0_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => \tmp_product__0_carry_i_1__3_n_0\
    );
\tmp_product__0_carry_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_0_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => \tmp_product__0_carry_i_2__3_n_0\
    );
\tmp_product__0_carry_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_0_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      O => \tmp_product__0_carry_i_3__3_n_0\
    );
\tmp_product__0_carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__3_n_0\
    );
\tmp_product__0_carry_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__3_n_0\
    );
\tmp_product__0_carry_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__3_n_0\
    );
\tmp_product__0_carry_i_7__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      O => \W1_2_0_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \tmp_product__0_carry_i_7__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_134 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_0_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_134 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_134 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__7_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__7_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__7_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__7_n_0\,
      S(2) => \tmp_product__0_carry_i_5__7_n_0\,
      S(1) => \tmp_product__0_carry_i_6__7_n_0\,
      S(0) => \tmp_product__0_carry_i_7__7_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_0_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => \tmp_product__0_carry_i_1__7_n_0\
    );
\tmp_product__0_carry_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_0_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => \tmp_product__0_carry_i_2__7_n_0\
    );
\tmp_product__0_carry_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_0_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      O => \tmp_product__0_carry_i_3__7_n_0\
    );
\tmp_product__0_carry_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__7_n_0\
    );
\tmp_product__0_carry_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__7_n_0\
    );
\tmp_product__0_carry_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__7_n_0\
    );
\tmp_product__0_carry_i_7__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      O => \W1_4_0_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \tmp_product__0_carry_i_7__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_135 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_0_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_135 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_135 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__11_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__11_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__11_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__11_n_0\,
      S(2) => \tmp_product__0_carry_i_5__11_n_0\,
      S(1) => \tmp_product__0_carry_i_6__11_n_0\,
      S(0) => \tmp_product__0_carry_i_7__11_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => \tmp_product__0_carry_i_1__11_n_0\
    );
\tmp_product__0_carry_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_0_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => \tmp_product__0_carry_i_2__11_n_0\
    );
\tmp_product__0_carry_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_0_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      O => \tmp_product__0_carry_i_3__11_n_0\
    );
\tmp_product__0_carry_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_0_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__11_n_0\
    );
\tmp_product__0_carry_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__11_n_0\
    );
\tmp_product__0_carry_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__11_n_0\
    );
\tmp_product__0_carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \tmp_product__0_carry_i_7__11_n_0\
    );
\tmp_product__0_carry_i_7__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      O => \W1_6_0_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_136 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_1_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_136 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_136 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__0_n_0\,
      S(2) => \tmp_product__0_carry_i_5__0_n_0\,
      S(1) => \tmp_product__0_carry_i_6__0_n_0\,
      S(0) => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => \tmp_product__0_carry_i_1__0_n_0\
    );
\tmp_product__0_carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_1_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => \tmp_product__0_carry_i_2__0_n_0\
    );
\tmp_product__0_carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_1_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      O => \tmp_product__0_carry_i_3__0_n_0\
    );
\tmp_product__0_carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_1_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__0_n_0\
    );
\tmp_product__0_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__0_n_0\
    );
\tmp_product__0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__0_n_0\
    );
\tmp_product__0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__0_carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      O => \W1_1_1_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_137 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_1_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_137 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_137 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__4_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__4_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__4_n_0\,
      S(2) => \tmp_product__0_carry_i_5__4_n_0\,
      S(1) => \tmp_product__0_carry_i_6__4_n_0\,
      S(0) => \tmp_product__0_carry_i_7__4_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(3),
      O => \W1_2_1_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      O => \tmp_product__0_carry_i_1__4_n_0\
    );
\tmp_product__0_carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(2),
      O => \W1_2_1_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      O => \tmp_product__0_carry_i_2__4_n_0\
    );
\tmp_product__0_carry_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      O => \W1_2_1_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      O => \tmp_product__0_carry_i_3__4_n_0\
    );
\tmp_product__0_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__4_n_0\
    );
\tmp_product__0_carry_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__4_n_0\
    );
\tmp_product__0_carry_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__4_n_0\
    );
\tmp_product__0_carry_i_7__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg(0),
      O => \W1_2_1_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      O => \tmp_product__0_carry_i_7__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_138 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_1_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_138 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_138 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__8_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__8_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__8_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__8_n_0\,
      S(2) => \tmp_product__0_carry_i_5__8_n_0\,
      S(1) => \tmp_product__0_carry_i_6__8_n_0\,
      S(0) => \tmp_product__0_carry_i_7__8_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(3),
      O => \W1_4_1_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      O => \tmp_product__0_carry_i_1__8_n_0\
    );
\tmp_product__0_carry_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(2),
      O => \W1_4_1_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      O => \tmp_product__0_carry_i_2__8_n_0\
    );
\tmp_product__0_carry_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      O => \W1_4_1_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      O => \tmp_product__0_carry_i_3__8_n_0\
    );
\tmp_product__0_carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__8_n_0\
    );
\tmp_product__0_carry_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__8_n_0\
    );
\tmp_product__0_carry_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__8_n_0\
    );
\tmp_product__0_carry_i_7__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg(0),
      O => \W1_4_1_int_reg_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      O => \tmp_product__0_carry_i_7__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_139 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_1_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_139 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_139 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__12_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__12_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__12_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__12_n_0\,
      S(2) => \tmp_product__0_carry_i_5__12_n_0\,
      S(1) => \tmp_product__0_carry_i_6__12_n_0\,
      S(0) => \tmp_product__0_carry_i_7__12_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      O => \tmp_product__0_carry_i_1__12_n_0\
    );
\tmp_product__0_carry_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(3),
      O => \W1_6_1_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      O => \tmp_product__0_carry_i_2__12_n_0\
    );
\tmp_product__0_carry_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(2),
      O => \W1_6_1_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      O => \tmp_product__0_carry_i_3__12_n_0\
    );
\tmp_product__0_carry_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      O => \W1_6_1_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__12_n_0\
    );
\tmp_product__0_carry_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__12_n_0\
    );
\tmp_product__0_carry_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__12_n_0\
    );
\tmp_product__0_carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      O => \tmp_product__0_carry_i_7__12_n_0\
    );
\tmp_product__0_carry_i_7__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_6_val_read_reg_932_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_6_val_read_reg_932_pp0_iter1_reg(0),
      O => \W1_6_1_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_140 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_2_int_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_140 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_140 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__1_n_0\,
      S(2) => \tmp_product__0_carry_i_5__1_n_0\,
      S(1) => \tmp_product__0_carry_i_6__1_n_0\,
      S(0) => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      O => \tmp_product__0_carry_i_1__1_n_0\
    );
\tmp_product__0_carry_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(3),
      O => \W1_1_2_int_reg_reg[1]\(2)
    );
\tmp_product__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      O => \tmp_product__0_carry_i_2__1_n_0\
    );
\tmp_product__0_carry_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(2),
      O => \W1_1_2_int_reg_reg[1]\(1)
    );
\tmp_product__0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      O => \tmp_product__0_carry_i_3__1_n_0\
    );
\tmp_product__0_carry_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      I2 => \tmp_product__0_carry_0\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      O => \W1_1_2_int_reg_reg[1]\(0)
    );
\tmp_product__0_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_4__1_n_0\
    );
\tmp_product__0_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_5__1_n_0\
    );
\tmp_product__0_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      I4 => \tmp_product__0_carry_0\,
      O => \tmp_product__0_carry_i_6__1_n_0\
    );
\tmp_product__0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      O => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__0_carry_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => input_1_val_read_reg_947_pp0_iter1_reg(1),
      I2 => \tmp_product__0_carry_1\,
      I3 => input_1_val_read_reg_947_pp0_iter1_reg(0),
      O => \W1_1_2_int_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_79 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__21\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__21_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_2_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_79 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_79 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__21\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__21_n_0\,
      S(2) => \tmp_product__0_carry_i_5__21_n_0\,
      S(1) => \tmp_product__0_carry_i_6__21_n_0\,
      S(0) => \p_carry_i_3__21_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__21\(3 downto 0)
    );
\tmp_product__0_carry_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_2_2_int_reg(0),
      O => \tmp_product__0_carry_i_4__21_n_0\
    );
\tmp_product__0_carry_i_5__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_2_2_int_reg(0),
      O => \tmp_product__0_carry_i_5__21_n_0\
    );
\tmp_product__0_carry_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_2_2_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_2_2_int_reg(0),
      O => \tmp_product__0_carry_i_6__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_80 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_4_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_80 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_80 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__25\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__25_n_0\,
      S(2) => \tmp_product__0_carry_i_5__25_n_0\,
      S(1) => \tmp_product__0_carry_i_6__25_n_0\,
      S(0) => \p_carry_i_3__25_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__25\(3 downto 0)
    );
\tmp_product__0_carry_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_4_2_int_reg(0),
      O => \tmp_product__0_carry_i_4__25_n_0\
    );
\tmp_product__0_carry_i_5__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_4_2_int_reg(0),
      O => \tmp_product__0_carry_i_5__25_n_0\
    );
\tmp_product__0_carry_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_4_2_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_4_2_int_reg(0),
      O => \tmp_product__0_carry_i_6__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_81 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__29\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__29_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__29\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_6_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_81 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_81 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__29_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__29_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__29\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__29_n_0\,
      S(2) => \tmp_product__0_carry_i_5__29_n_0\,
      S(1) => \tmp_product__0_carry_i_6__29_n_0\,
      S(0) => \p_carry_i_3__29_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__29\(3 downto 0)
    );
\tmp_product__0_carry_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_6_2_int_reg(0),
      O => \tmp_product__0_carry_i_4__29_n_0\
    );
\tmp_product__0_carry_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_6_2_int_reg(0),
      O => \tmp_product__0_carry_i_5__29_n_0\
    );
\tmp_product__0_carry_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_6_2_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_6_2_int_reg(0),
      O => \tmp_product__0_carry_i_6__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_82 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__18_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_1_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_82 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_82 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__18\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__18_n_0\,
      S(2) => \tmp_product__0_carry_i_5__18_n_0\,
      S(1) => \tmp_product__0_carry_i_6__18_n_0\,
      S(0) => \p_carry_i_3__18_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__18\(3 downto 0)
    );
\tmp_product__0_carry_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_1_3_int_reg(0),
      O => \tmp_product__0_carry_i_4__18_n_0\
    );
\tmp_product__0_carry_i_5__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_1_3_int_reg(0),
      O => \tmp_product__0_carry_i_5__18_n_0\
    );
\tmp_product__0_carry_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_1_3_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_1_3_int_reg(0),
      O => \tmp_product__0_carry_i_6__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_83 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__22\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_2_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_83 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_83 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__22\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__22_n_0\,
      S(2) => \tmp_product__0_carry_i_5__22_n_0\,
      S(1) => \tmp_product__0_carry_i_6__22_n_0\,
      S(0) => \p_carry_i_3__22_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__22\(3 downto 0)
    );
\tmp_product__0_carry_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_2_3_int_reg(0),
      O => \tmp_product__0_carry_i_4__22_n_0\
    );
\tmp_product__0_carry_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_2_3_int_reg(0),
      O => \tmp_product__0_carry_i_5__22_n_0\
    );
\tmp_product__0_carry_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_2_3_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_2_3_int_reg(0),
      O => \tmp_product__0_carry_i_6__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_84 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_4_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_84 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_84 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__26_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__26_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__26\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__26_n_0\,
      S(2) => \tmp_product__0_carry_i_5__26_n_0\,
      S(1) => \tmp_product__0_carry_i_6__26_n_0\,
      S(0) => \p_carry_i_3__26_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__26\(3 downto 0)
    );
\tmp_product__0_carry_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_4_3_int_reg(0),
      O => \tmp_product__0_carry_i_4__26_n_0\
    );
\tmp_product__0_carry_i_5__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_4_3_int_reg(0),
      O => \tmp_product__0_carry_i_5__26_n_0\
    );
\tmp_product__0_carry_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_4_3_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_4_3_int_reg(0),
      O => \tmp_product__0_carry_i_6__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_85 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__30_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_6_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_85 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_85 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__30_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__30_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__30\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__30_n_0\,
      S(2) => \tmp_product__0_carry_i_5__30_n_0\,
      S(1) => \tmp_product__0_carry_i_6__30_n_0\,
      S(0) => \p_carry_i_3__30_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_3_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__30\(3 downto 0)
    );
\tmp_product__0_carry_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_6_3_int_reg(0),
      O => \tmp_product__0_carry_i_4__30_n_0\
    );
\tmp_product__0_carry_i_5__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_6_3_int_reg(0),
      O => \tmp_product__0_carry_i_5__30_n_0\
    );
\tmp_product__0_carry_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_6_3_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_6_3_int_reg(0),
      O => \tmp_product__0_carry_i_6__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_86 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__19_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_2_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_86 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_86 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__19\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__19_n_0\,
      S(2) => \tmp_product__0_carry_i_5__19_n_0\,
      S(1) => \tmp_product__0_carry_i_6__19_n_0\,
      S(0) => \p_carry_i_3__19_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_2_0_int_reg(0),
      O => \tmp_product__0_carry_i_4__19_n_0\
    );
\tmp_product__0_carry_i_5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_2_0_int_reg(0),
      O => \tmp_product__0_carry_i_5__19_n_0\
    );
\tmp_product__0_carry_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_2_0_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_2_0_int_reg(0),
      O => \tmp_product__0_carry_i_6__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_87 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__23\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_4_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_87 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_87 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__23_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__23\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__23_n_0\,
      S(2) => \tmp_product__0_carry_i_5__23_n_0\,
      S(1) => \tmp_product__0_carry_i_6__23_n_0\,
      S(0) => \p_carry_i_3__23_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_4_0_int_reg(0),
      O => \tmp_product__0_carry_i_4__23_n_0\
    );
\tmp_product__0_carry_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_4_0_int_reg(0),
      O => \tmp_product__0_carry_i_5__23_n_0\
    );
\tmp_product__0_carry_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_4_0_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_4_0_int_reg(0),
      O => \tmp_product__0_carry_i_6__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_88 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_6_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_88 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_88 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__27_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__27\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__27_n_0\,
      S(2) => \tmp_product__0_carry_i_5__27_n_0\,
      S(1) => \tmp_product__0_carry_i_6__27_n_0\,
      S(0) => \p_carry_i_3__27_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_0_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_6_0_int_reg(0),
      O => \tmp_product__0_carry_i_4__27_n_0\
    );
\tmp_product__0_carry_i_5__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_6_0_int_reg(0),
      O => \tmp_product__0_carry_i_5__27_n_0\
    );
\tmp_product__0_carry_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_6_0_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_6_0_int_reg(0),
      O => \tmp_product__0_carry_i_6__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_89 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_1_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_89 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_89 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__16\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__16_n_0\,
      S(2) => \tmp_product__0_carry_i_5__16_n_0\,
      S(1) => \tmp_product__0_carry_i_6__16_n_0\,
      S(0) => \p_carry_i_3__16_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__16\(3 downto 0)
    );
\tmp_product__0_carry_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_1_1_int_reg(0),
      O => \tmp_product__0_carry_i_4__16_n_0\
    );
\tmp_product__0_carry_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_1_1_int_reg(0),
      O => \tmp_product__0_carry_i_5__16_n_0\
    );
\tmp_product__0_carry_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_1_1_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_1_1_int_reg(0),
      O => \tmp_product__0_carry_i_6__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_90 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_2_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__20\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__20_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_2_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_90 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_90 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__20\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__20_n_0\,
      S(2) => \tmp_product__0_carry_i_5__20_n_0\,
      S(1) => \tmp_product__0_carry_i_6__20_n_0\,
      S(0) => \p_carry_i_3__20_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_2_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__20\(3 downto 0)
    );
\tmp_product__0_carry_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_2_1_int_reg(0),
      O => \tmp_product__0_carry_i_4__20_n_0\
    );
\tmp_product__0_carry_i_5__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_2_1_int_reg(0),
      O => \tmp_product__0_carry_i_5__20_n_0\
    );
\tmp_product__0_carry_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_2_1_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_2_1_int_reg(0),
      O => \tmp_product__0_carry_i_6__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_91 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_4_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__24_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_4_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_91 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_91 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__24\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__24_n_0\,
      S(2) => \tmp_product__0_carry_i_5__24_n_0\,
      S(1) => \tmp_product__0_carry_i_6__24_n_0\,
      S(0) => \p_carry_i_3__24_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_4_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__24\(3 downto 0)
    );
\tmp_product__0_carry_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_4_1_int_reg(0),
      O => \tmp_product__0_carry_i_4__24_n_0\
    );
\tmp_product__0_carry_i_5__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_4_1_int_reg(0),
      O => \tmp_product__0_carry_i_5__24_n_0\
    );
\tmp_product__0_carry_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_4_1_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_4_1_int_reg(0),
      O => \tmp_product__0_carry_i_6__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_92 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_6_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__28_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_6_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_92 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_92 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__28_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__28_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__28\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__28_n_0\,
      S(2) => \tmp_product__0_carry_i_5__28_n_0\,
      S(1) => \tmp_product__0_carry_i_6__28_n_0\,
      S(0) => \p_carry_i_3__28_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_6_1_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__28\(3 downto 0)
    );
\tmp_product__0_carry_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_6_1_int_reg(0),
      O => \tmp_product__0_carry_i_4__28_n_0\
    );
\tmp_product__0_carry_i_5__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_6_1_int_reg(0),
      O => \tmp_product__0_carry_i_5__28_n_0\
    );
\tmp_product__0_carry_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_6_1_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_6_1_int_reg(0),
      O => \tmp_product__0_carry_i_6__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_93 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__17_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_carry__0_i_3__17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry_0\ : in STD_LOGIC;
    \tmp_product__0_carry_1\ : in STD_LOGIC;
    W1_1_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry_2\ : in STD_LOGIC;
    \tmp_product__0_carry_3\ : in STD_LOGIC;
    \tmp_product__0_carry_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_93 : entity is "train_step_mul_2s_8s_10_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_93 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_p_carry__1_i_1__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__1_i_1__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\p_carry__1_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_carry__1_i_1__17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_carry__1_i_1__17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \p_carry_i_3__17\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__17_n_0\,
      S(2) => \tmp_product__0_carry_i_5__17_n_0\,
      S(1) => \tmp_product__0_carry_i_6__17_n_0\,
      S(0) => \p_carry_i_3__17_0\(0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \W1_1_2_int_reg_reg[0]\(3 downto 0),
      S(3 downto 0) => \p_carry__0_i_3__17\(3 downto 0)
    );
\tmp_product__0_carry_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_2\,
      I1 => \tmp_product__0_carry_3\,
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry_4\,
      I4 => W1_1_2_int_reg(0),
      O => \tmp_product__0_carry_i_4__17_n_0\
    );
\tmp_product__0_carry_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => \tmp_product__0_carry_1\,
      I1 => \tmp_product__0_carry_2\,
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry_3\,
      I4 => W1_1_2_int_reg(0),
      O => \tmp_product__0_carry_i_5__17_n_0\
    );
\tmp_product__0_carry_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => \tmp_product__0_carry_0\,
      I1 => \tmp_product__0_carry_1\,
      I2 => W1_1_2_int_reg(1),
      I3 => \tmp_product__0_carry_2\,
      I4 => W1_1_2_int_reg(0),
      O => \tmp_product__0_carry_i_6__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_32ns_34ns_42_2_1 is
  port (
    \buff0_reg__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    sub_ln145_fu_640_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \tmp_product__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_32ns_34ns_42_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_32ns_34ns_42_2_1 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_n_100\ : STD_LOGIC;
  signal \buff0_reg__0_n_101\ : STD_LOGIC;
  signal \buff0_reg__0_n_102\ : STD_LOGIC;
  signal \buff0_reg__0_n_103\ : STD_LOGIC;
  signal \buff0_reg__0_n_104\ : STD_LOGIC;
  signal \buff0_reg__0_n_105\ : STD_LOGIC;
  signal \buff0_reg__0_n_58\ : STD_LOGIC;
  signal \buff0_reg__0_n_59\ : STD_LOGIC;
  signal \buff0_reg__0_n_60\ : STD_LOGIC;
  signal \buff0_reg__0_n_61\ : STD_LOGIC;
  signal \buff0_reg__0_n_62\ : STD_LOGIC;
  signal \buff0_reg__0_n_63\ : STD_LOGIC;
  signal \buff0_reg__0_n_64\ : STD_LOGIC;
  signal \buff0_reg__0_n_65\ : STD_LOGIC;
  signal \buff0_reg__0_n_66\ : STD_LOGIC;
  signal \buff0_reg__0_n_67\ : STD_LOGIC;
  signal \buff0_reg__0_n_68\ : STD_LOGIC;
  signal \buff0_reg__0_n_69\ : STD_LOGIC;
  signal \buff0_reg__0_n_70\ : STD_LOGIC;
  signal \buff0_reg__0_n_71\ : STD_LOGIC;
  signal \buff0_reg__0_n_72\ : STD_LOGIC;
  signal \buff0_reg__0_n_73\ : STD_LOGIC;
  signal \buff0_reg__0_n_74\ : STD_LOGIC;
  signal \buff0_reg__0_n_75\ : STD_LOGIC;
  signal \buff0_reg__0_n_76\ : STD_LOGIC;
  signal \buff0_reg__0_n_77\ : STD_LOGIC;
  signal \buff0_reg__0_n_78\ : STD_LOGIC;
  signal \buff0_reg__0_n_79\ : STD_LOGIC;
  signal \buff0_reg__0_n_80\ : STD_LOGIC;
  signal \buff0_reg__0_n_81\ : STD_LOGIC;
  signal \buff0_reg__0_n_82\ : STD_LOGIC;
  signal \buff0_reg__0_n_83\ : STD_LOGIC;
  signal \buff0_reg__0_n_84\ : STD_LOGIC;
  signal \buff0_reg__0_n_85\ : STD_LOGIC;
  signal \buff0_reg__0_n_86\ : STD_LOGIC;
  signal \buff0_reg__0_n_87\ : STD_LOGIC;
  signal \buff0_reg__0_n_88\ : STD_LOGIC;
  signal \buff0_reg__0_n_89\ : STD_LOGIC;
  signal \buff0_reg__0_n_90\ : STD_LOGIC;
  signal \buff0_reg__0_n_91\ : STD_LOGIC;
  signal \buff0_reg__0_n_92\ : STD_LOGIC;
  signal \buff0_reg__0_n_93\ : STD_LOGIC;
  signal \buff0_reg__0_n_94\ : STD_LOGIC;
  signal \buff0_reg__0_n_95\ : STD_LOGIC;
  signal \buff0_reg__0_n_96\ : STD_LOGIC;
  signal \buff0_reg__0_n_97\ : STD_LOGIC;
  signal \buff0_reg__0_n_98\ : STD_LOGIC;
  signal \buff0_reg__0_n_99\ : STD_LOGIC;
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_11_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_13_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_14_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_15_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_16_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_18_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_19_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_20_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_21_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_23_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_24_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_25_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_26_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_27_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_28_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_29_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[1]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[3]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021[3]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_17_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_17_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_1021_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1_reg_1021_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1_reg_1021_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 16x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[1]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_1021_reg[3]_i_1\ : label is 35;
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000001010011100101111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => sub_ln145_fu_640_p2(30 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_106,
      PCIN(46) => tmp_product_n_107,
      PCIN(45) => tmp_product_n_108,
      PCIN(44) => tmp_product_n_109,
      PCIN(43) => tmp_product_n_110,
      PCIN(42) => tmp_product_n_111,
      PCIN(41) => tmp_product_n_112,
      PCIN(40) => tmp_product_n_113,
      PCIN(39) => tmp_product_n_114,
      PCIN(38) => tmp_product_n_115,
      PCIN(37) => tmp_product_n_116,
      PCIN(36) => tmp_product_n_117,
      PCIN(35) => tmp_product_n_118,
      PCIN(34) => tmp_product_n_119,
      PCIN(33) => tmp_product_n_120,
      PCIN(32) => tmp_product_n_121,
      PCIN(31) => tmp_product_n_122,
      PCIN(30) => tmp_product_n_123,
      PCIN(29) => tmp_product_n_124,
      PCIN(28) => tmp_product_n_125,
      PCIN(27) => tmp_product_n_126,
      PCIN(26) => tmp_product_n_127,
      PCIN(25) => tmp_product_n_128,
      PCIN(24) => tmp_product_n_129,
      PCIN(23) => tmp_product_n_130,
      PCIN(22) => tmp_product_n_131,
      PCIN(21) => tmp_product_n_132,
      PCIN(20) => tmp_product_n_133,
      PCIN(19) => tmp_product_n_134,
      PCIN(18) => tmp_product_n_135,
      PCIN(17) => tmp_product_n_136,
      PCIN(16) => tmp_product_n_137,
      PCIN(15) => tmp_product_n_138,
      PCIN(14) => tmp_product_n_139,
      PCIN(13) => tmp_product_n_140,
      PCIN(12) => tmp_product_n_141,
      PCIN(11) => tmp_product_n_142,
      PCIN(10) => tmp_product_n_143,
      PCIN(9) => tmp_product_n_144,
      PCIN(8) => tmp_product_n_145,
      PCIN(7) => tmp_product_n_146,
      PCIN(6) => tmp_product_n_147,
      PCIN(5) => tmp_product_n_148,
      PCIN(4) => tmp_product_n_149,
      PCIN(3) => tmp_product_n_150,
      PCIN(2) => tmp_product_n_151,
      PCIN(1) => tmp_product_n_152,
      PCIN(0) => tmp_product_n_153,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_90,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_89,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => sub_ln145_fu_640_p2(15 downto 0),
      A(0) => \tmp_product__0_0\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001010011100101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__0_n_58\,
      P(46) => \buff0_reg__0_n_59\,
      P(45) => \buff0_reg__0_n_60\,
      P(44) => \buff0_reg__0_n_61\,
      P(43) => \buff0_reg__0_n_62\,
      P(42) => \buff0_reg__0_n_63\,
      P(41) => \buff0_reg__0_n_64\,
      P(40) => \buff0_reg__0_n_65\,
      P(39) => \buff0_reg__0_n_66\,
      P(38) => \buff0_reg__0_n_67\,
      P(37) => \buff0_reg__0_n_68\,
      P(36) => \buff0_reg__0_n_69\,
      P(35) => \buff0_reg__0_n_70\,
      P(34) => \buff0_reg__0_n_71\,
      P(33) => \buff0_reg__0_n_72\,
      P(32) => \buff0_reg__0_n_73\,
      P(31) => \buff0_reg__0_n_74\,
      P(30) => \buff0_reg__0_n_75\,
      P(29) => \buff0_reg__0_n_76\,
      P(28) => \buff0_reg__0_n_77\,
      P(27) => \buff0_reg__0_n_78\,
      P(26) => \buff0_reg__0_n_79\,
      P(25) => \buff0_reg__0_n_80\,
      P(24) => \buff0_reg__0_n_81\,
      P(23) => \buff0_reg__0_n_82\,
      P(22) => \buff0_reg__0_n_83\,
      P(21) => \buff0_reg__0_n_84\,
      P(20) => \buff0_reg__0_n_85\,
      P(19) => \buff0_reg__0_n_86\,
      P(18) => \buff0_reg__0_n_87\,
      P(17) => \buff0_reg__0_n_88\,
      P(16) => \buff0_reg__0_n_89\,
      P(15) => \buff0_reg__0_n_90\,
      P(14) => \buff0_reg__0_n_91\,
      P(13) => \buff0_reg__0_n_92\,
      P(12) => \buff0_reg__0_n_93\,
      P(11) => \buff0_reg__0_n_94\,
      P(10) => \buff0_reg__0_n_95\,
      P(9) => \buff0_reg__0_n_96\,
      P(8) => \buff0_reg__0_n_97\,
      P(7) => \buff0_reg__0_n_98\,
      P(6) => \buff0_reg__0_n_99\,
      P(5) => \buff0_reg__0_n_100\,
      P(4) => \buff0_reg__0_n_101\,
      P(3) => \buff0_reg__0_n_102\,
      P(2) => \buff0_reg__0_n_103\,
      P(1) => \buff0_reg__0_n_104\,
      P(0) => \buff0_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff0_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => sub_ln145_fu_640_p2(30 downto 16),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101001110011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => sub_ln145_fu_640_p2(15 downto 0),
      A(0) => \tmp_product__0_0\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101001110011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\trunc_ln1_reg_1021[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_89\,
      I1 => \buff0_reg_n_0_[16]\,
      O => \trunc_ln1_reg_1021[1]_i_10_n_0\
    );
\trunc_ln1_reg_1021[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_90\,
      I1 => \buff0_reg_n_0_[15]\,
      O => \trunc_ln1_reg_1021[1]_i_11_n_0\
    );
\trunc_ln1_reg_1021[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_91\,
      I1 => \buff0_reg_n_0_[14]\,
      O => \trunc_ln1_reg_1021[1]_i_13_n_0\
    );
\trunc_ln1_reg_1021[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_92\,
      I1 => \buff0_reg_n_0_[13]\,
      O => \trunc_ln1_reg_1021[1]_i_14_n_0\
    );
\trunc_ln1_reg_1021[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_93\,
      I1 => \buff0_reg_n_0_[12]\,
      O => \trunc_ln1_reg_1021[1]_i_15_n_0\
    );
\trunc_ln1_reg_1021[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_94\,
      I1 => \buff0_reg_n_0_[11]\,
      O => \trunc_ln1_reg_1021[1]_i_16_n_0\
    );
\trunc_ln1_reg_1021[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_95\,
      I1 => \buff0_reg_n_0_[10]\,
      O => \trunc_ln1_reg_1021[1]_i_18_n_0\
    );
\trunc_ln1_reg_1021[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_96\,
      I1 => \buff0_reg_n_0_[9]\,
      O => \trunc_ln1_reg_1021[1]_i_19_n_0\
    );
\trunc_ln1_reg_1021[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_97\,
      I1 => \buff0_reg_n_0_[8]\,
      O => \trunc_ln1_reg_1021[1]_i_20_n_0\
    );
\trunc_ln1_reg_1021[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_98\,
      I1 => \buff0_reg_n_0_[7]\,
      O => \trunc_ln1_reg_1021[1]_i_21_n_0\
    );
\trunc_ln1_reg_1021[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_99\,
      I1 => \buff0_reg_n_0_[6]\,
      O => \trunc_ln1_reg_1021[1]_i_23_n_0\
    );
\trunc_ln1_reg_1021[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_100\,
      I1 => \buff0_reg_n_0_[5]\,
      O => \trunc_ln1_reg_1021[1]_i_24_n_0\
    );
\trunc_ln1_reg_1021[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_101\,
      I1 => \buff0_reg_n_0_[4]\,
      O => \trunc_ln1_reg_1021[1]_i_25_n_0\
    );
\trunc_ln1_reg_1021[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_102\,
      I1 => \buff0_reg_n_0_[3]\,
      O => \trunc_ln1_reg_1021[1]_i_26_n_0\
    );
\trunc_ln1_reg_1021[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_103\,
      I1 => \buff0_reg_n_0_[2]\,
      O => \trunc_ln1_reg_1021[1]_i_27_n_0\
    );
\trunc_ln1_reg_1021[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_104\,
      I1 => \buff0_reg_n_0_[1]\,
      O => \trunc_ln1_reg_1021[1]_i_28_n_0\
    );
\trunc_ln1_reg_1021[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_105\,
      I1 => \buff0_reg_n_0_[0]\,
      O => \trunc_ln1_reg_1021[1]_i_29_n_0\
    );
\trunc_ln1_reg_1021[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_83\,
      I1 => buff0_reg_n_100,
      O => \trunc_ln1_reg_1021[1]_i_3_n_0\
    );
\trunc_ln1_reg_1021[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_84\,
      I1 => buff0_reg_n_101,
      O => \trunc_ln1_reg_1021[1]_i_4_n_0\
    );
\trunc_ln1_reg_1021[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_85\,
      I1 => buff0_reg_n_102,
      O => \trunc_ln1_reg_1021[1]_i_5_n_0\
    );
\trunc_ln1_reg_1021[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_86\,
      I1 => buff0_reg_n_103,
      O => \trunc_ln1_reg_1021[1]_i_6_n_0\
    );
\trunc_ln1_reg_1021[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_87\,
      I1 => buff0_reg_n_104,
      O => \trunc_ln1_reg_1021[1]_i_8_n_0\
    );
\trunc_ln1_reg_1021[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_88\,
      I1 => buff0_reg_n_105,
      O => \trunc_ln1_reg_1021[1]_i_9_n_0\
    );
\trunc_ln1_reg_1021[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_81\,
      I1 => buff0_reg_n_98,
      O => \trunc_ln1_reg_1021[3]_i_2_n_0\
    );
\trunc_ln1_reg_1021[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__0_n_82\,
      I1 => buff0_reg_n_99,
      O => \trunc_ln1_reg_1021[3]_i_3_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_2_n_0\,
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_83\,
      DI(2) => \buff0_reg__0_n_84\,
      DI(1) => \buff0_reg__0_n_85\,
      DI(0) => \buff0_reg__0_n_86\,
      O(3 downto 2) => \buff0_reg__0_0\(1 downto 0),
      O(1 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_3_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_4_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_5_n_0\,
      S(0) => \trunc_ln1_reg_1021[1]_i_6_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_17_n_0\,
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_12_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_12_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_12_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_95\,
      DI(2) => \buff0_reg__0_n_96\,
      DI(1) => \buff0_reg__0_n_97\,
      DI(0) => \buff0_reg__0_n_98\,
      O(3 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_18_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_19_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_20_n_0\,
      S(0) => \trunc_ln1_reg_1021[1]_i_21_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_22_n_0\,
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_17_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_17_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_17_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_99\,
      DI(2) => \buff0_reg__0_n_100\,
      DI(1) => \buff0_reg__0_n_101\,
      DI(0) => \buff0_reg__0_n_102\,
      O(3 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_23_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_24_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_25_n_0\,
      S(0) => \trunc_ln1_reg_1021[1]_i_26_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_7_n_0\,
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_2_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_2_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_2_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_87\,
      DI(2) => \buff0_reg__0_n_88\,
      DI(1) => \buff0_reg__0_n_89\,
      DI(0) => \buff0_reg__0_n_90\,
      O(3 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_8_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_9_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_10_n_0\,
      S(0) => \trunc_ln1_reg_1021[1]_i_11_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_22_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_22_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_22_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_103\,
      DI(2) => \buff0_reg__0_n_104\,
      DI(1) => \buff0_reg__0_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_27_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_28_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_29_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\trunc_ln1_reg_1021_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_12_n_0\,
      CO(3) => \trunc_ln1_reg_1021_reg[1]_i_7_n_0\,
      CO(2) => \trunc_ln1_reg_1021_reg[1]_i_7_n_1\,
      CO(1) => \trunc_ln1_reg_1021_reg[1]_i_7_n_2\,
      CO(0) => \trunc_ln1_reg_1021_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_n_91\,
      DI(2) => \buff0_reg__0_n_92\,
      DI(1) => \buff0_reg__0_n_93\,
      DI(0) => \buff0_reg__0_n_94\,
      O(3 downto 0) => \NLW_trunc_ln1_reg_1021_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1_reg_1021[1]_i_13_n_0\,
      S(2) => \trunc_ln1_reg_1021[1]_i_14_n_0\,
      S(1) => \trunc_ln1_reg_1021[1]_i_15_n_0\,
      S(0) => \trunc_ln1_reg_1021[1]_i_16_n_0\
    );
\trunc_ln1_reg_1021_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_1021_reg[1]_i_1_n_0\,
      CO(3 downto 1) => \NLW_trunc_ln1_reg_1021_reg[3]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln1_reg_1021_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0_reg__0_n_82\,
      O(3 downto 2) => \NLW_trunc_ln1_reg_1021_reg[3]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \buff0_reg__0_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \trunc_ln1_reg_1021[3]_i_2_n_0\,
      S(0) => \trunc_ln1_reg_1021[3]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    b_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108
     port map (
      C(7 downto 0) => C(7 downto 0),
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_1_0_int_reg(1 downto 0) => W1_1_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(0) => \a_reg_reg[6]\(0),
      \a_reg_reg[6]_1\(0) => \a_reg_reg[6]_0\(0),
      \a_reg_reg[6]_2\(0) => \a_reg_reg[6]_1\(0),
      \a_reg_reg[6]_3\(3 downto 0) => \a_reg_reg[6]_2\(3 downto 0),
      \a_reg_reg[6]_4\(3 downto 0) => \a_reg_reg[6]_3\(3 downto 0),
      \a_reg_reg[6]_5\(3 downto 0) => \a_reg_reg[6]_4\(3 downto 0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      b_reg(1 downto 0) => b_reg(1 downto 0),
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[4]_1\(0) => \m_reg_reg[4]_0\(0),
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_2\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_3\,
      \m_reg_reg[8]_0\(2 downto 0) => \m_reg_reg[8]\(2 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_109 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \W1_1_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_109 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_109 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156
     port map (
      C(7 downto 0) => C(7 downto 0),
      CO(0) => CO(0),
      D(0) => D(0),
      DI(2 downto 0) => DI(2 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_0_0_int_reg(1 downto 0) => W1_0_0_int_reg(1 downto 0),
      \W1_1_0_int_reg_reg[0]\(3 downto 0) => \W1_1_0_int_reg_reg[0]\(3 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(3 downto 0) => \a_reg_reg[6]\(3 downto 0),
      \a_reg_reg[6]_1\(3 downto 0) => \a_reg_reg[6]_0\(3 downto 0),
      \a_reg_reg[6]_2\(3 downto 0) => \a_reg_reg[6]_1\(3 downto 0),
      \a_reg_reg[6]_3\(0) => \a_reg_reg[6]_2\(0),
      \a_reg_reg[6]_4\(0) => \a_reg_reg[6]_3\(0),
      \a_reg_reg[6]_5\(0) => \a_reg_reg[6]_4\(0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      \a_reg_reg[7]_1\(7 downto 0) => \a_reg_reg[7]_0\(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0),
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]_0\ => \m_reg_reg[4]\,
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_0\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_110 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_2_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_110 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_110 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_2_0_int_reg_reg[0]\(2 downto 0) => \W1_2_0_int_reg_reg[0]\(2 downto 0),
      W1_3_0_int_reg(1 downto 0) => W1_3_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(3 downto 0) => \a_reg_reg[6]\(3 downto 0),
      \a_reg_reg[6]_1\(3 downto 0) => \a_reg_reg[6]_0\(3 downto 0),
      \a_reg_reg[6]_2\(3 downto 0) => \a_reg_reg[6]_1\(3 downto 0),
      \a_reg_reg[6]_3\(0) => \a_reg_reg[6]_2\(0),
      \a_reg_reg[6]_4\(0) => \a_reg_reg[6]_3\(0),
      \a_reg_reg[6]_5\(0) => \a_reg_reg[6]_4\(0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0),
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]_0\ => \m_reg_reg[4]\,
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_0\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[8]_0\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_111 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_4_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_111 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_111 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_4_0_int_reg_reg[0]\(2 downto 0) => \W1_4_0_int_reg_reg[0]\(2 downto 0),
      W1_5_0_int_reg(1 downto 0) => W1_5_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(3 downto 0) => \a_reg_reg[6]\(3 downto 0),
      \a_reg_reg[6]_1\(3 downto 0) => \a_reg_reg[6]_0\(3 downto 0),
      \a_reg_reg[6]_2\(3 downto 0) => \a_reg_reg[6]_1\(3 downto 0),
      \a_reg_reg[6]_3\(0) => \a_reg_reg[6]_2\(0),
      \a_reg_reg[6]_4\(0) => \a_reg_reg[6]_3\(0),
      \a_reg_reg[6]_5\(0) => \a_reg_reg[6]_4\(0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0),
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]_0\ => \m_reg_reg[4]\,
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_0\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[8]_0\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_112 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_6_0_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[4]\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_0\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \add_ln56_5_reg_1154_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_112 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_112 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_6_0_int_reg_reg[0]\(2 downto 0) => \W1_6_0_int_reg_reg[0]\(2 downto 0),
      W1_7_0_int_reg(1 downto 0) => W1_7_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(3 downto 0) => \a_reg_reg[6]\(3 downto 0),
      \a_reg_reg[6]_1\(3 downto 0) => \a_reg_reg[6]_0\(3 downto 0),
      \a_reg_reg[6]_2\(3 downto 0) => \a_reg_reg[6]_1\(3 downto 0),
      \a_reg_reg[6]_3\(0) => \a_reg_reg[6]_2\(0),
      \a_reg_reg[6]_4\(0) => \a_reg_reg[6]_3\(0),
      \a_reg_reg[6]_5\(0) => \a_reg_reg[6]_4\(0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      \add_ln56_5_reg_1154_reg[11]\(0) => \add_ln56_5_reg_1154_reg[11]\(0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0),
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]_0\ => \m_reg_reg[4]\,
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_0\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[8]_0\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(10 downto 0) => \p_reg_reg[10]_0\(10 downto 0),
      \p_reg_reg[10]_2\(3 downto 0) => \p_reg_reg[10]_1\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_113 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_1_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_113 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_113 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_0_1_int_reg(1 downto 0) => W1_0_1_int_reg(1 downto 0),
      \W1_1_1_int_reg_reg[0]\(2 downto 0) => \W1_1_1_int_reg_reg[0]\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_114 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_2_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_114 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_114 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_2_1_int_reg_reg[0]\(2 downto 0) => \W1_2_1_int_reg_reg[0]\(2 downto 0),
      W1_3_1_int_reg(1 downto 0) => W1_3_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_115 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_4_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_115 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_115 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_4_1_int_reg_reg[0]\(2 downto 0) => \W1_4_1_int_reg_reg[0]\(2 downto 0),
      W1_5_1_int_reg(1 downto 0) => W1_5_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_116 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_6_1_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_12_reg_1169_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_116 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_116 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_6_1_int_reg_reg[0]\(2 downto 0) => \W1_6_1_int_reg_reg[0]\(2 downto 0),
      W1_7_1_int_reg(1 downto 0) => W1_7_1_int_reg(1 downto 0),
      \add_ln56_12_reg_1169_reg[11]\(0) => \add_ln56_12_reg_1169_reg[11]\(0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(10 downto 0) => \p_reg_reg[10]_0\(10 downto 0),
      \p_reg_reg[10]_2\(3 downto 0) => \p_reg_reg[10]_1\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_117 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_1_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_117 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_117 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_0_2_int_reg(1 downto 0) => W1_0_2_int_reg(1 downto 0),
      \W1_1_2_int_reg_reg[0]\(2 downto 0) => \W1_1_2_int_reg_reg[0]\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_118 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_2_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_118 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_118 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_2_2_int_reg_reg[0]\(2 downto 0) => \W1_2_2_int_reg_reg[0]\(2 downto 0),
      W1_3_2_int_reg(1 downto 0) => W1_3_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_119 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_4_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_119 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_119 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_4_2_int_reg_reg[0]\(2 downto 0) => \W1_4_2_int_reg_reg[0]\(2 downto 0),
      W1_5_2_int_reg(1 downto 0) => W1_5_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_120 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_6_2_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_19_reg_1184_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_120 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_120 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_6_2_int_reg_reg[0]\(2 downto 0) => \W1_6_2_int_reg_reg[0]\(2 downto 0),
      W1_7_2_int_reg(1 downto 0) => W1_7_2_int_reg(1 downto 0),
      \add_ln56_19_reg_1184_reg[11]\(0) => \add_ln56_19_reg_1184_reg[11]\(0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(10 downto 0) => \p_reg_reg[10]_0\(10 downto 0),
      \p_reg_reg[10]_2\(3 downto 0) => \p_reg_reg[10]_1\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_121 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_1_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_0_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_121 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_121 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_0_3_int_reg(1 downto 0) => W1_0_3_int_reg(1 downto 0),
      \W1_1_3_int_reg_reg[0]\(2 downto 0) => \W1_1_3_int_reg_reg[0]\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_122 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_2_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_3_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_122 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_122 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_2_3_int_reg_reg[0]\(2 downto 0) => \W1_2_3_int_reg_reg[0]\(2 downto 0),
      W1_3_3_int_reg(1 downto 0) => W1_3_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_123 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_4_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_5_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_123 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_123 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_4_3_int_reg_reg[0]\(2 downto 0) => \W1_4_3_int_reg_reg[0]\(2 downto 0),
      W1_5_3_int_reg(1 downto 0) => W1_5_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_124 is
  port (
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[0]\ : out STD_LOGIC;
    \W1_6_3_int_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    W1_7_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[3]\ : in STD_LOGIC;
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln56_26_reg_1199_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_124 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_124 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \W1_6_3_int_reg_reg[0]\(2 downto 0) => \W1_6_3_int_reg_reg[0]\(2 downto 0),
      W1_7_3_int_reg(1 downto 0) => W1_7_3_int_reg(1 downto 0),
      \add_ln56_26_reg_1199_reg[11]\(0) => \add_ln56_26_reg_1199_reg[11]\(0),
      ap_clk => ap_clk,
      \b_reg_reg[0]_0\ => \b_reg_reg[0]\,
      \b_reg_reg[0]_1\(0) => \b_reg_reg[0]_0\(0),
      \b_reg_reg[0]_2\(2 downto 0) => \b_reg_reg[0]_1\(2 downto 0),
      \b_reg_reg[1]_0\ => \b_reg_reg[1]\,
      \b_reg_reg[1]_1\(2 downto 0) => \b_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(0) => \m_reg_reg[8]\(0),
      \m_reg_reg[8]_1\(3 downto 0) => \m_reg_reg[8]_0\(3 downto 0),
      \m_reg_reg[8]_2\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(10 downto 0) => \p_reg_reg[10]_0\(10 downto 0),
      \p_reg_reg[10]_2\(3 downto 0) => \p_reg_reg[10]_1\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_64 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_64 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_64 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_2_0_int_reg(1 downto 0) => W1_2_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(0) => \a_reg_reg[6]\(0),
      \a_reg_reg[6]_1\(0) => \a_reg_reg[6]_0\(0),
      \a_reg_reg[6]_2\(0) => \a_reg_reg[6]_1\(0),
      \a_reg_reg[6]_3\(3 downto 0) => \a_reg_reg[6]_2\(3 downto 0),
      \a_reg_reg[6]_4\(3 downto 0) => \a_reg_reg[6]_3\(3 downto 0),
      \a_reg_reg[6]_5\(3 downto 0) => \a_reg_reg[6]_4\(3 downto 0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[0]_3\ => \m_reg_reg[0]_2\,
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[4]_1\(0) => \m_reg_reg[4]_0\(0),
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_2\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_3\,
      \m_reg_reg[4]_5\ => \m_reg_reg[4]_4\,
      \m_reg_reg[8]_0\(2 downto 0) => \m_reg_reg[8]\(2 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_65 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_65 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_65 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_4_0_int_reg(1 downto 0) => W1_4_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(0) => \a_reg_reg[6]\(0),
      \a_reg_reg[6]_1\(0) => \a_reg_reg[6]_0\(0),
      \a_reg_reg[6]_2\(0) => \a_reg_reg[6]_1\(0),
      \a_reg_reg[6]_3\(3 downto 0) => \a_reg_reg[6]_2\(3 downto 0),
      \a_reg_reg[6]_4\(3 downto 0) => \a_reg_reg[6]_3\(3 downto 0),
      \a_reg_reg[6]_5\(3 downto 0) => \a_reg_reg[6]_4\(3 downto 0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[0]_3\ => \m_reg_reg[0]_2\,
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[4]_1\(0) => \m_reg_reg[4]_0\(0),
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_2\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_3\,
      \m_reg_reg[4]_5\ => \m_reg_reg[4]_4\,
      \m_reg_reg[8]_0\(2 downto 0) => \m_reg_reg[8]\(2 downto 0),
      \p_reg_reg[10]_0\(10 downto 0) => \p_reg_reg[10]\(10 downto 0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_66 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \a_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \a_reg_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \m_reg_reg[4]_1\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_2\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_3\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    \m_reg_reg[4]_4\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_5_reg_1154_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_66 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_66 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_6_0_int_reg(1 downto 0) => W1_6_0_int_reg(1 downto 0),
      \a_reg_reg[0]_0\(0) => \a_reg_reg[0]\(0),
      \a_reg_reg[0]_1\(0) => \a_reg_reg[0]_0\(0),
      \a_reg_reg[2]_0\(2 downto 0) => \a_reg_reg[2]\(2 downto 0),
      \a_reg_reg[2]_1\(2 downto 0) => \a_reg_reg[2]_0\(2 downto 0),
      \a_reg_reg[2]_2\(2 downto 0) => \a_reg_reg[2]_1\(2 downto 0),
      \a_reg_reg[6]_0\(0) => \a_reg_reg[6]\(0),
      \a_reg_reg[6]_1\(0) => \a_reg_reg[6]_0\(0),
      \a_reg_reg[6]_2\(0) => \a_reg_reg[6]_1\(0),
      \a_reg_reg[6]_3\(3 downto 0) => \a_reg_reg[6]_2\(3 downto 0),
      \a_reg_reg[6]_4\(3 downto 0) => \a_reg_reg[6]_3\(3 downto 0),
      \a_reg_reg[6]_5\(3 downto 0) => \a_reg_reg[6]_4\(3 downto 0),
      \a_reg_reg[7]_0\(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      \add_ln56_5_reg_1154_reg[11]\(0) => \add_ln56_5_reg_1154_reg[11]\(0),
      ap_clk => ap_clk,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_1\,
      \m_reg_reg[0]_3\ => \m_reg_reg[0]_2\,
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[4]_1\(0) => \m_reg_reg[4]_0\(0),
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_1\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_2\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_3\,
      \m_reg_reg[4]_5\ => \m_reg_reg[4]_4\,
      \m_reg_reg[8]_0\(2 downto 0) => \m_reg_reg[8]\(2 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(10 downto 0) => \p_reg_reg[10]_0\(10 downto 0),
      \p_reg_reg[10]_2\(3 downto 0) => \p_reg_reg[10]_1\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_67 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_67 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_67 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_1_1_int_reg(1 downto 0) => W1_1_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0),
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_68 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_68 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_68 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_2_1_int_reg(1 downto 0) => W1_2_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0),
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_69 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_69 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_69 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_4_1_int_reg(1 downto 0) => W1_4_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0),
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_70 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_12_reg_1169_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_70 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_70 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_6_1_int_reg(1 downto 0) => W1_6_1_int_reg(1 downto 0),
      \add_ln56_12_reg_1169_reg[11]\(0) => \add_ln56_12_reg_1169_reg[11]\(0),
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0),
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_71 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_71 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_71 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_1_2_int_reg(1 downto 0) => W1_1_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0),
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_72 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_72 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_72 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_2_2_int_reg(1 downto 0) => W1_2_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0),
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_73 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_73 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_73 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_4_2_int_reg(1 downto 0) => W1_4_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0),
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_74 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_19_reg_1184_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_74 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_74 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_6_2_int_reg(1 downto 0) => W1_6_2_int_reg(1 downto 0),
      \add_ln56_19_reg_1184_reg[11]\(0) => \add_ln56_19_reg_1184_reg[11]\(0),
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0),
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_75 is
  port (
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_1_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_75 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_75 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_1_3_int_reg(1 downto 0) => W1_1_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0),
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_76 is
  port (
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_2_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_76 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_76 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_2_3_int_reg(1 downto 0) => W1_2_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0),
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_77 is
  port (
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_4_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_77 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_77 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_4_3_int_reg(1 downto 0) => W1_4_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0),
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(3 downto 0) => \p_reg_reg[10]\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_78 is
  port (
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC;
    W1_6_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC;
    \p_reg_reg[3]\ : in STD_LOGIC;
    \tmp_product__0_carry__0_1\ : in STD_LOGIC;
    \tmp_product__0_carry__0_2\ : in STD_LOGIC;
    \tmp_product__0_carry__0_3\ : in STD_LOGIC;
    \add_ln56_26_reg_1199_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_78 : entity is "train_step_mac_muladd_8s_2s_10s_11_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_78 is
begin
train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      W1_6_3_int_reg(1 downto 0) => W1_6_3_int_reg(1 downto 0),
      \add_ln56_26_reg_1199_reg[11]\(0) => \add_ln56_26_reg_1199_reg[11]\(0),
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0),
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0) => \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3 downto 0),
      \m_reg_reg[4]_0\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[8]_0\(3 downto 0) => \m_reg_reg[8]\(3 downto 0),
      \p_reg_reg[10]_0\(0) => \p_reg_reg[10]\(0),
      \p_reg_reg[10]_1\(3 downto 0) => \p_reg_reg[10]_0\(3 downto 0),
      \p_reg_reg[3]_0\ => \p_reg_reg[3]\,
      \tmp_product__0_carry__0\ => \tmp_product__0_carry__0\,
      \tmp_product__0_carry__0_0\ => \tmp_product__0_carry__0_0\,
      \tmp_product__0_carry__0_1\ => \tmp_product__0_carry__0_1\,
      \tmp_product__0_carry__0_2\ => \tmp_product__0_carry__0_2\,
      \tmp_product__0_carry__0_3\ => \tmp_product__0_carry__0_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_1 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_1 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_1 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_10 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_10 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_10 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_11 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_11 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_11 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_12 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_12 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_12 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_13 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_13 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_13 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_14 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_14 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_14 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_15 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_15 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_15 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_16 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_16 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_16 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_17 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_17 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_17 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_18 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_18 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_18 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_19 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_19 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_19 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_2 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_2 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_2 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_20 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_20 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_20 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_21 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_21 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_21 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_22 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_22 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_22 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_23 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_23 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_23 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_24 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_24 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_24 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_25 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_25 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_25 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_26 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_26 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_26 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_27 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_27 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_27 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_28 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_28 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_28 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_29 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_29 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_29 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_3 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_3 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_3 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_30 is
  port (
    A : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_30 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_30 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_31 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_31 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_31 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_4 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_4 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_4 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_5 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_5 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_5 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57
     port map (
      C(0) => C(0),
      O66(6 downto 0) => O66(6 downto 0),
      Q(0) => Q(0),
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_6 is
  port (
    O66 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_6 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_6 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56
     port map (
      A(6 downto 0) => O66(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_7 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_7 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_7 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_8 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_8 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_8 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_9 is
  port (
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 6 downto 0 );
    W1_7_3_o_ap_vld : in STD_LOGIC;
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_9 : entity is "train_step_mac_muladd_8s_8s_2s_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_9 is
begin
train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53
     port map (
      A(6 downto 0) => A(6 downto 0),
      C(0) => C(0),
      Q(0) => Q(0),
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_7_3_o_ap_vld => W1_7_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_136_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    W1_out_we1 : out STD_LOGIC;
    W1_out_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    W1_out_d1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_out_d0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg : in STD_LOGIC;
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_136_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_136_1 is
  signal \W1_out_d0[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \W1_out_d0[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \W1_out_d0[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \W1_out_d0[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \W1_out_d0[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \W1_out_d1[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \W1_out_d1[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \W1_out_d1[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \W1_out_d1[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \j_fu_122_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_fu_122_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_fu_122_reg_n_0_[2]\ : STD_LOGIC;
  signal tmp_2_reg_764 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_3_reg_769 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_4_reg_774 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_5_reg_779 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_6_reg_784 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_7_reg_789 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln136_reg_754 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \W1_out_address1[1]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \W1_out_address1[2]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \W1_out_d0[0]_INST_0_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \W1_out_d0[0]_INST_0_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \W1_out_d0[1]_INST_0_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \W1_out_d0[1]_INST_0_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \W1_out_d0[1]_INST_0_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \W1_out_d1[0]_INST_0_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \W1_out_d1[1]_INST_0_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \W1_out_d1[1]_INST_0_i_3\ : label is "soft_lutpair138";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\W1_out_address1[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => W1_out_address1(0)
    );
\W1_out_address1[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state3,
      O => W1_out_address1(1)
    );
\W1_out_d0[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_3_reg_769(0),
      O => \W1_out_d0[0]_INST_0_i_2_n_0\
    );
\W1_out_d0[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_reg_779(0),
      I1 => ap_CS_fsm_state3,
      O => \W1_out_d0[0]_INST_0_i_3_n_0\
    );
\W1_out_d0[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      O => \W1_out_d0[1]_INST_0_i_2_n_0\
    );
\W1_out_d0[1]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_3_reg_769(1),
      O => \W1_out_d0[1]_INST_0_i_3_n_0\
    );
\W1_out_d0[1]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_reg_779(1),
      I1 => ap_CS_fsm_state3,
      O => \W1_out_d0[1]_INST_0_i_4_n_0\
    );
\W1_out_d1[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_2_reg_764(0),
      O => \W1_out_d1[0]_INST_0_i_2_n_0\
    );
\W1_out_d1[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_4_reg_774(0),
      I1 => ap_CS_fsm_state3,
      O => \W1_out_d1[0]_INST_0_i_3_n_0\
    );
\W1_out_d1[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_2_reg_764(1),
      O => \W1_out_d1[1]_INST_0_i_2_n_0\
    );
\W1_out_d1[1]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_4_reg_774(1),
      I1 => ap_CS_fsm_state3,
      O => \W1_out_d1[1]_INST_0_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init_63
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      \W1_2_2_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      \W1_2_2_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      \W1_3_2_reg[1]\(1 downto 0) => dout_tmp(1 downto 0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      \W1_4_2_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \W1_4_2_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      \W1_5_2_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \W1_5_2_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      \W1_6_2_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      \W1_6_2_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      \W1_7_2_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \W1_7_2_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      W1_out_address1(1 downto 0) => W1_out_address1(3 downto 2),
      \W1_out_address1[4]\(1 downto 0) => trunc_ln136_reg_754(1 downto 0),
      W1_out_d0(1 downto 0) => W1_out_d0(1 downto 0),
      \W1_out_d0[0]_0\ => \W1_out_d0[0]_INST_0_i_3_n_0\,
      \W1_out_d0[1]\(1 downto 0) => tmp_7_reg_789(1 downto 0),
      \W1_out_d0[1]_0\ => \W1_out_d0[1]_INST_0_i_3_n_0\,
      \W1_out_d0[1]_1\ => \W1_out_d0[1]_INST_0_i_4_n_0\,
      W1_out_d0_0_sp_1 => \W1_out_d0[0]_INST_0_i_2_n_0\,
      W1_out_d1(1 downto 0) => W1_out_d1(1 downto 0),
      \W1_out_d1[0]_0\ => \W1_out_d1[0]_INST_0_i_2_n_0\,
      \W1_out_d1[0]_1\ => \W1_out_d1[0]_INST_0_i_3_n_0\,
      \W1_out_d1[1]\(1 downto 0) => tmp_6_reg_784(1 downto 0),
      \W1_out_d1[1]_0\ => \W1_out_d1[1]_INST_0_i_2_n_0\,
      \W1_out_d1[1]_1\ => \W1_out_d1[1]_INST_0_i_3_n_0\,
      W1_out_d1_0_sp_1 => \W1_out_d0[1]_INST_0_i_2_n_0\,
      W1_out_we1 => W1_out_we1,
      W1_out_we1_0(3) => ap_CS_fsm_state4,
      W1_out_we1_0(2) => ap_CS_fsm_state3,
      W1_out_we1_0(1) => ap_CS_fsm_state2,
      W1_out_we1_0(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_2,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_j_2(1 downto 0) => ap_sig_allocacmp_j_2(1 downto 0),
      grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
      \j_fu_122_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \j_fu_122_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \j_fu_122_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \j_fu_122_reg[2]\ => \j_fu_122_reg_n_0_[0]\,
      \j_fu_122_reg[2]_0\ => \j_fu_122_reg_n_0_[2]\,
      \j_fu_122_reg[2]_1\ => \j_fu_122_reg_n_0_[1]\
    );
\j_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \j_fu_122_reg_n_0_[0]\,
      R => '0'
    );
\j_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \j_fu_122_reg_n_0_[1]\,
      R => '0'
    );
\j_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \j_fu_122_reg_n_0_[2]\,
      R => '0'
    );
\tmp_2_reg_764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => tmp_2_reg_764(0),
      R => '0'
    );
\tmp_2_reg_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => tmp_2_reg_764(1),
      R => '0'
    );
\tmp_3_reg_769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => dout_tmp(0),
      Q => tmp_3_reg_769(0),
      R => '0'
    );
\tmp_3_reg_769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => dout_tmp(1),
      Q => tmp_3_reg_769(1),
      R => '0'
    );
\tmp_4_reg_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => tmp_4_reg_774(0),
      R => '0'
    );
\tmp_4_reg_774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => tmp_4_reg_774(1),
      R => '0'
    );
\tmp_5_reg_779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => tmp_5_reg_779(0),
      R => '0'
    );
\tmp_5_reg_779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => tmp_5_reg_779(1),
      R => '0'
    );
\tmp_6_reg_784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => tmp_6_reg_784(0),
      R => '0'
    );
\tmp_6_reg_784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => tmp_6_reg_784(1),
      R => '0'
    );
\tmp_7_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => tmp_7_reg_789(0),
      R => '0'
    );
\tmp_7_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => tmp_7_reg_789(1),
      R => '0'
    );
\trunc_ln136_reg_754[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\trunc_ln136_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => ap_sig_allocacmp_j_2(0),
      Q => trunc_ln136_reg_754(0),
      R => '0'
    );
\trunc_ln136_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => ap_sig_allocacmp_j_2(1),
      Q => trunc_ln136_reg_754(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_141_4 is
  port (
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    W2_out_we0 : out STD_LOGIC;
    W2_out_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_34_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_141_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_141_4 is
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal \j_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_fu_34_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_flow_control_loop_pipe_sequential_init
     port map (
      Q(0) => Q(0),
      W2_out_address0(1 downto 0) => W2_out_address0(1 downto 0),
      W2_out_we0 => W2_out_we0,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
      \j_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      \j_fu_34_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \j_fu_34_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \j_fu_34_reg[1]\ => \j_fu_34_reg[1]_0\,
      \j_fu_34_reg[2]\ => \j_fu_34_reg_n_0_[0]\,
      \j_fu_34_reg[2]_0\ => \j_fu_34_reg_n_0_[2]\,
      \j_fu_34_reg[2]_1\ => \j_fu_34_reg_n_0_[1]\
    );
\j_fu_34_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \j_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\j_fu_34_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \j_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\j_fu_34_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \j_fu_34_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden is
  port (
    W1_6_3_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_2_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_0_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_0_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_0_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_reg_reg[1]\ : out STD_LOGIC;
    \b_reg_reg[1]_0\ : out STD_LOGIC;
    \b_reg_reg[1]_1\ : out STD_LOGIC;
    \b_reg_reg[1]_2\ : out STD_LOGIC;
    \b_reg_reg[1]_3\ : out STD_LOGIC;
    \b_reg_reg[1]_4\ : out STD_LOGIC;
    \b_reg_reg[1]_5\ : out STD_LOGIC;
    \b_reg_reg[1]_6\ : out STD_LOGIC;
    \b_reg_reg[1]_7\ : out STD_LOGIC;
    \b_reg_reg[1]_8\ : out STD_LOGIC;
    \b_reg_reg[1]_9\ : out STD_LOGIC;
    \b_reg_reg[1]_10\ : out STD_LOGIC;
    \b_reg_reg[1]_11\ : out STD_LOGIC;
    \b_reg_reg[1]_12\ : out STD_LOGIC;
    \b_reg_reg[1]_13\ : out STD_LOGIC;
    b_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_2_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_0_int_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_reg_reg[0]\ : out STD_LOGIC;
    \b_reg_reg[0]_0\ : out STD_LOGIC;
    \b_reg_reg[0]_1\ : out STD_LOGIC;
    \b_reg_reg[0]_2\ : out STD_LOGIC;
    \b_reg_reg[0]_3\ : out STD_LOGIC;
    \b_reg_reg[0]_4\ : out STD_LOGIC;
    \b_reg_reg[0]_5\ : out STD_LOGIC;
    \b_reg_reg[0]_6\ : out STD_LOGIC;
    \b_reg_reg[0]_7\ : out STD_LOGIC;
    \b_reg_reg[0]_8\ : out STD_LOGIC;
    \b_reg_reg[0]_9\ : out STD_LOGIC;
    \b_reg_reg[0]_10\ : out STD_LOGIC;
    \b_reg_reg[0]_11\ : out STD_LOGIC;
    \b_reg_reg[0]_12\ : out STD_LOGIC;
    \b_reg_reg[0]_13\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_1_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_1_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_2_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_3_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_20\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_2_0_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_1_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_2_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_3_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_26\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_28\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_29\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_4_0_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_1_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_2_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_3_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_34\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_35\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_36\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_37\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_0_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_1_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_2_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_3_int_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \W1_6_0_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_1_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_2_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_3_int_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[0]_42\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_43\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_44\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[0]_45\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_0_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_1_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_2_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_1_3_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_14\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_0_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_1_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_2_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_2_3_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_20\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_0_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_1_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_2_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_4_3_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_22\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_23\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_25\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_0_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_1_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_2_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \W1_6_3_int_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_26\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_28\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[1]_29\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    x_fu_652_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_4_fu_685_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_5_fu_718_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_3_fu_751_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_1_val_read_reg_947_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden is
  signal C : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal P : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal W1_0_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_1_0_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_1_1_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_1_2_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_1_3_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_2_0_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_2_1_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_2_2_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_2_3_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_4_0_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_4_1_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_4_2_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_4_3_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_6_0_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_6_1_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_6_2_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_6_3_int_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal a_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln56_12_fu_610_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_12_reg_1169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_12_reg_1169[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_14_reg_1174 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_15_reg_1179 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_19_fu_622_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_19_reg_1184 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_19_reg_1184[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_1_reg_1149 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_21_reg_1189 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_22_reg_1194 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_26_fu_634_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_26_reg_1199 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_26_reg_1199[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_5_fu_598_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_5_reg_1154 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_5_reg_1154[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_7_reg_1159 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_8_reg_1164 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_reg_1144 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^b_reg_reg[0]\ : STD_LOGIC;
  signal \^b_reg_reg[0]_0\ : STD_LOGIC;
  signal \^b_reg_reg[0]_1\ : STD_LOGIC;
  signal \^b_reg_reg[0]_10\ : STD_LOGIC;
  signal \^b_reg_reg[0]_11\ : STD_LOGIC;
  signal \^b_reg_reg[0]_12\ : STD_LOGIC;
  signal \^b_reg_reg[0]_2\ : STD_LOGIC;
  signal \^b_reg_reg[0]_3\ : STD_LOGIC;
  signal \^b_reg_reg[0]_4\ : STD_LOGIC;
  signal \^b_reg_reg[0]_7\ : STD_LOGIC;
  signal \^b_reg_reg[0]_8\ : STD_LOGIC;
  signal \^b_reg_reg[0]_9\ : STD_LOGIC;
  signal \^b_reg_reg[1]\ : STD_LOGIC;
  signal \^b_reg_reg[1]_0\ : STD_LOGIC;
  signal \^b_reg_reg[1]_1\ : STD_LOGIC;
  signal \^b_reg_reg[1]_11\ : STD_LOGIC;
  signal \^b_reg_reg[1]_12\ : STD_LOGIC;
  signal \^b_reg_reg[1]_13\ : STD_LOGIC;
  signal \^b_reg_reg[1]_3\ : STD_LOGIC;
  signal \^b_reg_reg[1]_4\ : STD_LOGIC;
  signal \^b_reg_reg[1]_5\ : STD_LOGIC;
  signal \^b_reg_reg[1]_7\ : STD_LOGIC;
  signal \^b_reg_reg[1]_8\ : STD_LOGIC;
  signal \^b_reg_reg[1]_9\ : STD_LOGIC;
  signal input_0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_1_val_read_reg_947_pp0_iter1_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_1_val_read_reg_947_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_2_val_read_reg_942_pp0_iter1_reg_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_2_val_read_reg_942_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_3_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_4_val_read_reg_937_pp0_iter1_reg_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_4_val_read_reg_937_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_5_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_6_val_read_reg_932_pp0_iter1_reg_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_6_val_read_reg_932_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_7_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_51 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_52 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_53 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_54 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_51 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_52 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_53 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_54 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_55 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_56 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_57 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_58 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_59 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_60 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_61 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_62 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_63 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_64 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_65 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_51 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_52 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_53 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_54 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_55 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_56 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_57 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_58 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_59 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_60 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_61 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_62 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_63 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_64 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_65 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_51 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_52 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_53 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_54 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_55 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_56 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_57 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_58 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_59 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_60 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_61 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_62 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_63 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_64 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_65 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_66 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_9 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U1_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_12 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_7 : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name : string;
  attribute srl_name of \input_1_val_read_reg_947_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[5]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[6]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[7]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[0]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[1]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[2]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[3]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[4]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[5]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[6]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[7]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[0]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[1]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[2]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[3]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[4]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[5]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[6]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[7]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[0]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[1]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[2]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[3]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[4]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[5]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[6]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[7]_srl2 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11\ : label is "lutpair36";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12\ : label is "lutpair35";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13\ : label is "lutpair34";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14\ : label is "lutpair33";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15\ : label is "lutpair37";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16\ : label is "lutpair36";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17\ : label is "lutpair35";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18\ : label is "lutpair34";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19\ : label is "lutpair32";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20\ : label is "lutpair31";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21\ : label is "lutpair30";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22\ : label is "lutpair33";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23\ : label is "lutpair32";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24\ : label is "lutpair31";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25\ : label is "lutpair30";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9\ : label is "lutpair38";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11\ : label is "lutpair26";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12\ : label is "lutpair25";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13\ : label is "lutpair24";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14\ : label is "lutpair23";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15\ : label is "lutpair27";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16\ : label is "lutpair26";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17\ : label is "lutpair25";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18\ : label is "lutpair24";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19\ : label is "lutpair22";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20\ : label is "lutpair21";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21\ : label is "lutpair20";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22\ : label is "lutpair23";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23\ : label is "lutpair22";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24\ : label is "lutpair21";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25\ : label is "lutpair20";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5\ : label is "lutpair27";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8\ : label is "lutpair29";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9\ : label is "lutpair28";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11\ : label is "lutpair16";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12\ : label is "lutpair15";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13\ : label is "lutpair14";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14\ : label is "lutpair13";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15\ : label is "lutpair17";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16\ : label is "lutpair16";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17\ : label is "lutpair15";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18\ : label is "lutpair14";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19\ : label is "lutpair12";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20\ : label is "lutpair11";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21\ : label is "lutpair10";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22\ : label is "lutpair13";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23\ : label is "lutpair12";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24\ : label is "lutpair11";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25\ : label is "lutpair10";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9\ : label is "lutpair18";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11\ : label is "lutpair6";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12\ : label is "lutpair5";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13\ : label is "lutpair4";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15\ : label is "lutpair7";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16\ : label is "lutpair6";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17\ : label is "lutpair5";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18\ : label is "lutpair4";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19\ : label is "lutpair2";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20\ : label is "lutpair1";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21\ : label is "lutpair0";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22\ : label is "lutpair3";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23\ : label is "lutpair2";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24\ : label is "lutpair1";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25\ : label is "lutpair0";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2\ : label is 35;
begin
  W1_1_0_int_reg(1 downto 0) <= \^w1_1_0_int_reg\(1 downto 0);
  W1_1_1_int_reg(1 downto 0) <= \^w1_1_1_int_reg\(1 downto 0);
  W1_1_2_int_reg(1 downto 0) <= \^w1_1_2_int_reg\(1 downto 0);
  W1_1_3_int_reg(1 downto 0) <= \^w1_1_3_int_reg\(1 downto 0);
  W1_2_0_int_reg(1 downto 0) <= \^w1_2_0_int_reg\(1 downto 0);
  W1_2_1_int_reg(1 downto 0) <= \^w1_2_1_int_reg\(1 downto 0);
  W1_2_2_int_reg(1 downto 0) <= \^w1_2_2_int_reg\(1 downto 0);
  W1_2_3_int_reg(1 downto 0) <= \^w1_2_3_int_reg\(1 downto 0);
  W1_4_0_int_reg(1 downto 0) <= \^w1_4_0_int_reg\(1 downto 0);
  W1_4_1_int_reg(1 downto 0) <= \^w1_4_1_int_reg\(1 downto 0);
  W1_4_2_int_reg(1 downto 0) <= \^w1_4_2_int_reg\(1 downto 0);
  W1_4_3_int_reg(1 downto 0) <= \^w1_4_3_int_reg\(1 downto 0);
  W1_6_0_int_reg(1 downto 0) <= \^w1_6_0_int_reg\(1 downto 0);
  W1_6_1_int_reg(1 downto 0) <= \^w1_6_1_int_reg\(1 downto 0);
  W1_6_2_int_reg(1 downto 0) <= \^w1_6_2_int_reg\(1 downto 0);
  W1_6_3_int_reg(1 downto 0) <= \^w1_6_3_int_reg\(1 downto 0);
  \b_reg_reg[0]\ <= \^b_reg_reg[0]\;
  \b_reg_reg[0]_0\ <= \^b_reg_reg[0]_0\;
  \b_reg_reg[0]_1\ <= \^b_reg_reg[0]_1\;
  \b_reg_reg[0]_10\ <= \^b_reg_reg[0]_10\;
  \b_reg_reg[0]_11\ <= \^b_reg_reg[0]_11\;
  \b_reg_reg[0]_12\ <= \^b_reg_reg[0]_12\;
  \b_reg_reg[0]_2\ <= \^b_reg_reg[0]_2\;
  \b_reg_reg[0]_3\ <= \^b_reg_reg[0]_3\;
  \b_reg_reg[0]_4\ <= \^b_reg_reg[0]_4\;
  \b_reg_reg[0]_7\ <= \^b_reg_reg[0]_7\;
  \b_reg_reg[0]_8\ <= \^b_reg_reg[0]_8\;
  \b_reg_reg[0]_9\ <= \^b_reg_reg[0]_9\;
  \b_reg_reg[1]\ <= \^b_reg_reg[1]\;
  \b_reg_reg[1]_0\ <= \^b_reg_reg[1]_0\;
  \b_reg_reg[1]_1\ <= \^b_reg_reg[1]_1\;
  \b_reg_reg[1]_11\ <= \^b_reg_reg[1]_11\;
  \b_reg_reg[1]_12\ <= \^b_reg_reg[1]_12\;
  \b_reg_reg[1]_13\ <= \^b_reg_reg[1]_13\;
  \b_reg_reg[1]_3\ <= \^b_reg_reg[1]_3\;
  \b_reg_reg[1]_4\ <= \^b_reg_reg[1]_4\;
  \b_reg_reg[1]_5\ <= \^b_reg_reg[1]_5\;
  \b_reg_reg[1]_7\ <= \^b_reg_reg[1]_7\;
  \b_reg_reg[1]_8\ <= \^b_reg_reg[1]_8\;
  \b_reg_reg[1]_9\ <= \^b_reg_reg[1]_9\;
\W1_0_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_0(0),
      Q => W1_0_0_int_reg(0),
      R => '0'
    );
\W1_0_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_0(1),
      Q => W1_0_0_int_reg(1),
      R => '0'
    );
\W1_0_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_1(0),
      Q => W1_0_1_int_reg(0),
      R => '0'
    );
\W1_0_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_1(1),
      Q => W1_0_1_int_reg(1),
      R => '0'
    );
\W1_0_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_2(0),
      Q => W1_0_2_int_reg(0),
      R => '0'
    );
\W1_0_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_2(1),
      Q => W1_0_2_int_reg(1),
      R => '0'
    );
\W1_0_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_3(0),
      Q => W1_0_3_int_reg(0),
      R => '0'
    );
\W1_0_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_0_3(1),
      Q => W1_0_3_int_reg(1),
      R => '0'
    );
\W1_1_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_0(0),
      Q => \^w1_1_0_int_reg\(0),
      R => '0'
    );
\W1_1_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_0(1),
      Q => \^w1_1_0_int_reg\(1),
      R => '0'
    );
\W1_1_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_1(0),
      Q => \^w1_1_1_int_reg\(0),
      R => '0'
    );
\W1_1_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_1(1),
      Q => \^w1_1_1_int_reg\(1),
      R => '0'
    );
\W1_1_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_2(0),
      Q => \^w1_1_2_int_reg\(0),
      R => '0'
    );
\W1_1_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_2(1),
      Q => \^w1_1_2_int_reg\(1),
      R => '0'
    );
\W1_1_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_3(0),
      Q => \^w1_1_3_int_reg\(0),
      R => '0'
    );
\W1_1_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_1_3(1),
      Q => \^w1_1_3_int_reg\(1),
      R => '0'
    );
\W1_2_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_0(0),
      Q => \^w1_2_0_int_reg\(0),
      R => '0'
    );
\W1_2_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_0(1),
      Q => \^w1_2_0_int_reg\(1),
      R => '0'
    );
\W1_2_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_1(0),
      Q => \^w1_2_1_int_reg\(0),
      R => '0'
    );
\W1_2_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_1(1),
      Q => \^w1_2_1_int_reg\(1),
      R => '0'
    );
\W1_2_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_2(0),
      Q => \^w1_2_2_int_reg\(0),
      R => '0'
    );
\W1_2_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_2(1),
      Q => \^w1_2_2_int_reg\(1),
      R => '0'
    );
\W1_2_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_3(0),
      Q => \^w1_2_3_int_reg\(0),
      R => '0'
    );
\W1_2_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_2_3(1),
      Q => \^w1_2_3_int_reg\(1),
      R => '0'
    );
\W1_3_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_0(0),
      Q => W1_3_0_int_reg(0),
      R => '0'
    );
\W1_3_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_0(1),
      Q => W1_3_0_int_reg(1),
      R => '0'
    );
\W1_3_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_1(0),
      Q => W1_3_1_int_reg(0),
      R => '0'
    );
\W1_3_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_1(1),
      Q => W1_3_1_int_reg(1),
      R => '0'
    );
\W1_3_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_2(0),
      Q => W1_3_2_int_reg(0),
      R => '0'
    );
\W1_3_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_2(1),
      Q => W1_3_2_int_reg(1),
      R => '0'
    );
\W1_3_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_3(0),
      Q => W1_3_3_int_reg(0),
      R => '0'
    );
\W1_3_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_3_3(1),
      Q => W1_3_3_int_reg(1),
      R => '0'
    );
\W1_4_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_0(0),
      Q => \^w1_4_0_int_reg\(0),
      R => '0'
    );
\W1_4_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_0(1),
      Q => \^w1_4_0_int_reg\(1),
      R => '0'
    );
\W1_4_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_1(0),
      Q => \^w1_4_1_int_reg\(0),
      R => '0'
    );
\W1_4_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_1(1),
      Q => \^w1_4_1_int_reg\(1),
      R => '0'
    );
\W1_4_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_2(0),
      Q => \^w1_4_2_int_reg\(0),
      R => '0'
    );
\W1_4_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_2(1),
      Q => \^w1_4_2_int_reg\(1),
      R => '0'
    );
\W1_4_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_3(0),
      Q => \^w1_4_3_int_reg\(0),
      R => '0'
    );
\W1_4_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_4_3(1),
      Q => \^w1_4_3_int_reg\(1),
      R => '0'
    );
\W1_5_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_0(0),
      Q => W1_5_0_int_reg(0),
      R => '0'
    );
\W1_5_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_0(1),
      Q => W1_5_0_int_reg(1),
      R => '0'
    );
\W1_5_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_1(0),
      Q => W1_5_1_int_reg(0),
      R => '0'
    );
\W1_5_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_1(1),
      Q => W1_5_1_int_reg(1),
      R => '0'
    );
\W1_5_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_2(0),
      Q => W1_5_2_int_reg(0),
      R => '0'
    );
\W1_5_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_2(1),
      Q => W1_5_2_int_reg(1),
      R => '0'
    );
\W1_5_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_3(0),
      Q => W1_5_3_int_reg(0),
      R => '0'
    );
\W1_5_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_5_3(1),
      Q => W1_5_3_int_reg(1),
      R => '0'
    );
\W1_6_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_0(0),
      Q => \^w1_6_0_int_reg\(0),
      R => '0'
    );
\W1_6_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_0(1),
      Q => \^w1_6_0_int_reg\(1),
      R => '0'
    );
\W1_6_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_1(0),
      Q => \^w1_6_1_int_reg\(0),
      R => '0'
    );
\W1_6_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_1(1),
      Q => \^w1_6_1_int_reg\(1),
      R => '0'
    );
\W1_6_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_2(0),
      Q => \^w1_6_2_int_reg\(0),
      R => '0'
    );
\W1_6_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_2(1),
      Q => \^w1_6_2_int_reg\(1),
      R => '0'
    );
\W1_6_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_3(0),
      Q => \^w1_6_3_int_reg\(0),
      R => '0'
    );
\W1_6_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_6_3(1),
      Q => \^w1_6_3_int_reg\(1),
      R => '0'
    );
\W1_7_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_0(0),
      Q => W1_7_0_int_reg(0),
      R => '0'
    );
\W1_7_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_0(1),
      Q => W1_7_0_int_reg(1),
      R => '0'
    );
\W1_7_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_1(0),
      Q => W1_7_1_int_reg(0),
      R => '0'
    );
\W1_7_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_1(1),
      Q => W1_7_1_int_reg(1),
      R => '0'
    );
\W1_7_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_2(0),
      Q => W1_7_2_int_reg(0),
      R => '0'
    );
\W1_7_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_2(1),
      Q => W1_7_2_int_reg(1),
      R => '0'
    );
\W1_7_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_3(0),
      Q => W1_7_3_int_reg(0),
      R => '0'
    );
\W1_7_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => W1_7_3(1),
      Q => W1_7_3_int_reg(1),
      R => '0'
    );
\add_ln56_12_reg_1169[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_21,
      O => \add_ln56_12_reg_1169[11]_i_2_n_0\
    );
\add_ln56_12_reg_1169[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_22,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_21,
      O => \add_ln56_12_reg_1169[11]_i_4_n_0\
    );
\add_ln56_12_reg_1169[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_23,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_22,
      O => \add_ln56_12_reg_1169[11]_i_5_n_0\
    );
\add_ln56_12_reg_1169[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_28,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_27,
      O => \add_ln56_12_reg_1169[3]_i_2_n_0\
    );
\add_ln56_12_reg_1169[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_29,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_28,
      O => \add_ln56_12_reg_1169[3]_i_3_n_0\
    );
\add_ln56_12_reg_1169[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_30,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_29,
      O => \add_ln56_12_reg_1169[3]_i_4_n_0\
    );
\add_ln56_12_reg_1169[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_31,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_30,
      O => \add_ln56_12_reg_1169[3]_i_5_n_0\
    );
\add_ln56_12_reg_1169[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_24,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_23,
      O => \add_ln56_12_reg_1169[7]_i_2_n_0\
    );
\add_ln56_12_reg_1169[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_25,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_24,
      O => \add_ln56_12_reg_1169[7]_i_3_n_0\
    );
\add_ln56_12_reg_1169[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_26,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_25,
      O => \add_ln56_12_reg_1169[7]_i_4_n_0\
    );
\add_ln56_12_reg_1169[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_27,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_26,
      O => \add_ln56_12_reg_1169[7]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(0),
      Q => add_ln56_12_reg_1169(0),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(10),
      Q => add_ln56_12_reg_1169(10),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(11),
      Q => add_ln56_12_reg_1169(11),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_12_reg_1169_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_12_reg_1169_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_12_reg_1169[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_22,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_23,
      O(3 downto 0) => add_ln56_12_fu_610_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_20,
      S(1) => \add_ln56_12_reg_1169[11]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[11]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(1),
      Q => add_ln56_12_reg_1169(1),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(2),
      Q => add_ln56_12_reg_1169(2),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(3),
      Q => add_ln56_12_reg_1169(3),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_12_reg_1169_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_12_reg_1169_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_28,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_29,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_30,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_31,
      O(3 downto 0) => add_ln56_12_fu_610_p2(3 downto 0),
      S(3) => \add_ln56_12_reg_1169[3]_i_2_n_0\,
      S(2) => \add_ln56_12_reg_1169[3]_i_3_n_0\,
      S(1) => \add_ln56_12_reg_1169[3]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[3]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(4),
      Q => add_ln56_12_reg_1169(4),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(5),
      Q => add_ln56_12_reg_1169(5),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(6),
      Q => add_ln56_12_reg_1169(6),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(7),
      Q => add_ln56_12_reg_1169(7),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_12_reg_1169_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_12_reg_1169_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_12_reg_1169_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_24,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_25,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_26,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_27,
      O(3 downto 0) => add_ln56_12_fu_610_p2(7 downto 4),
      S(3) => \add_ln56_12_reg_1169[7]_i_2_n_0\,
      S(2) => \add_ln56_12_reg_1169[7]_i_3_n_0\,
      S(1) => \add_ln56_12_reg_1169[7]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[7]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(8),
      Q => add_ln56_12_reg_1169(8),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(9),
      Q => add_ln56_12_reg_1169(9),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_30,
      Q => add_ln56_14_reg_1174(0),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_20,
      Q => add_ln56_14_reg_1174(10),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_29,
      Q => add_ln56_14_reg_1174(1),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_28,
      Q => add_ln56_14_reg_1174(2),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_27,
      Q => add_ln56_14_reg_1174(3),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_26,
      Q => add_ln56_14_reg_1174(4),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_25,
      Q => add_ln56_14_reg_1174(5),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_24,
      Q => add_ln56_14_reg_1174(6),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_23,
      Q => add_ln56_14_reg_1174(7),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_22,
      Q => add_ln56_14_reg_1174(8),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_21,
      Q => add_ln56_14_reg_1174(9),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_30,
      Q => add_ln56_15_reg_1179(0),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_20,
      Q => add_ln56_15_reg_1179(10),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_29,
      Q => add_ln56_15_reg_1179(1),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_28,
      Q => add_ln56_15_reg_1179(2),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_27,
      Q => add_ln56_15_reg_1179(3),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_26,
      Q => add_ln56_15_reg_1179(4),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_25,
      Q => add_ln56_15_reg_1179(5),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_24,
      Q => add_ln56_15_reg_1179(6),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_23,
      Q => add_ln56_15_reg_1179(7),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_22,
      Q => add_ln56_15_reg_1179(8),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_21,
      Q => add_ln56_15_reg_1179(9),
      R => '0'
    );
\add_ln56_19_reg_1184[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_21,
      O => \add_ln56_19_reg_1184[11]_i_2_n_0\
    );
\add_ln56_19_reg_1184[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_22,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_21,
      O => \add_ln56_19_reg_1184[11]_i_4_n_0\
    );
\add_ln56_19_reg_1184[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_23,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_22,
      O => \add_ln56_19_reg_1184[11]_i_5_n_0\
    );
\add_ln56_19_reg_1184[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_28,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_27,
      O => \add_ln56_19_reg_1184[3]_i_2_n_0\
    );
\add_ln56_19_reg_1184[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_29,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_28,
      O => \add_ln56_19_reg_1184[3]_i_3_n_0\
    );
\add_ln56_19_reg_1184[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_30,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_29,
      O => \add_ln56_19_reg_1184[3]_i_4_n_0\
    );
\add_ln56_19_reg_1184[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_31,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_30,
      O => \add_ln56_19_reg_1184[3]_i_5_n_0\
    );
\add_ln56_19_reg_1184[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_24,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_23,
      O => \add_ln56_19_reg_1184[7]_i_2_n_0\
    );
\add_ln56_19_reg_1184[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_25,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_24,
      O => \add_ln56_19_reg_1184[7]_i_3_n_0\
    );
\add_ln56_19_reg_1184[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_26,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_25,
      O => \add_ln56_19_reg_1184[7]_i_4_n_0\
    );
\add_ln56_19_reg_1184[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_27,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_26,
      O => \add_ln56_19_reg_1184[7]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(0),
      Q => add_ln56_19_reg_1184(0),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(10),
      Q => add_ln56_19_reg_1184(10),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(11),
      Q => add_ln56_19_reg_1184(11),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_19_reg_1184_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_19_reg_1184_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_19_reg_1184[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_22,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_23,
      O(3 downto 0) => add_ln56_19_fu_622_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_20,
      S(1) => \add_ln56_19_reg_1184[11]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[11]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(1),
      Q => add_ln56_19_reg_1184(1),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(2),
      Q => add_ln56_19_reg_1184(2),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(3),
      Q => add_ln56_19_reg_1184(3),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_19_reg_1184_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_19_reg_1184_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_28,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_29,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_30,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_31,
      O(3 downto 0) => add_ln56_19_fu_622_p2(3 downto 0),
      S(3) => \add_ln56_19_reg_1184[3]_i_2_n_0\,
      S(2) => \add_ln56_19_reg_1184[3]_i_3_n_0\,
      S(1) => \add_ln56_19_reg_1184[3]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[3]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(4),
      Q => add_ln56_19_reg_1184(4),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(5),
      Q => add_ln56_19_reg_1184(5),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(6),
      Q => add_ln56_19_reg_1184(6),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(7),
      Q => add_ln56_19_reg_1184(7),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_19_reg_1184_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_19_reg_1184_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_19_reg_1184_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_24,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_25,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_26,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_27,
      O(3 downto 0) => add_ln56_19_fu_622_p2(7 downto 4),
      S(3) => \add_ln56_19_reg_1184[7]_i_2_n_0\,
      S(2) => \add_ln56_19_reg_1184[7]_i_3_n_0\,
      S(1) => \add_ln56_19_reg_1184[7]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[7]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(8),
      Q => add_ln56_19_reg_1184(8),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(9),
      Q => add_ln56_19_reg_1184(9),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_65,
      Q => add_ln56_1_reg_1149(0),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_55,
      Q => add_ln56_1_reg_1149(10),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_64,
      Q => add_ln56_1_reg_1149(1),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_63,
      Q => add_ln56_1_reg_1149(2),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_62,
      Q => add_ln56_1_reg_1149(3),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_61,
      Q => add_ln56_1_reg_1149(4),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_60,
      Q => add_ln56_1_reg_1149(5),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_59,
      Q => add_ln56_1_reg_1149(6),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_58,
      Q => add_ln56_1_reg_1149(7),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_57,
      Q => add_ln56_1_reg_1149(8),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_56,
      Q => add_ln56_1_reg_1149(9),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_30,
      Q => add_ln56_21_reg_1189(0),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_20,
      Q => add_ln56_21_reg_1189(10),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_29,
      Q => add_ln56_21_reg_1189(1),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_28,
      Q => add_ln56_21_reg_1189(2),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_27,
      Q => add_ln56_21_reg_1189(3),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_26,
      Q => add_ln56_21_reg_1189(4),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_25,
      Q => add_ln56_21_reg_1189(5),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_24,
      Q => add_ln56_21_reg_1189(6),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_23,
      Q => add_ln56_21_reg_1189(7),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_22,
      Q => add_ln56_21_reg_1189(8),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_21,
      Q => add_ln56_21_reg_1189(9),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_30,
      Q => add_ln56_22_reg_1194(0),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_20,
      Q => add_ln56_22_reg_1194(10),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_29,
      Q => add_ln56_22_reg_1194(1),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_28,
      Q => add_ln56_22_reg_1194(2),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_27,
      Q => add_ln56_22_reg_1194(3),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_26,
      Q => add_ln56_22_reg_1194(4),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_25,
      Q => add_ln56_22_reg_1194(5),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_24,
      Q => add_ln56_22_reg_1194(6),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_23,
      Q => add_ln56_22_reg_1194(7),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_22,
      Q => add_ln56_22_reg_1194(8),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_21,
      Q => add_ln56_22_reg_1194(9),
      R => '0'
    );
\add_ln56_26_reg_1199[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_21,
      O => \add_ln56_26_reg_1199[11]_i_2_n_0\
    );
\add_ln56_26_reg_1199[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_22,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_21,
      O => \add_ln56_26_reg_1199[11]_i_4_n_0\
    );
\add_ln56_26_reg_1199[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_23,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_22,
      O => \add_ln56_26_reg_1199[11]_i_5_n_0\
    );
\add_ln56_26_reg_1199[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_28,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_27,
      O => \add_ln56_26_reg_1199[3]_i_2_n_0\
    );
\add_ln56_26_reg_1199[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_29,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_28,
      O => \add_ln56_26_reg_1199[3]_i_3_n_0\
    );
\add_ln56_26_reg_1199[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_30,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_29,
      O => \add_ln56_26_reg_1199[3]_i_4_n_0\
    );
\add_ln56_26_reg_1199[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_31,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_30,
      O => \add_ln56_26_reg_1199[3]_i_5_n_0\
    );
\add_ln56_26_reg_1199[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_24,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_23,
      O => \add_ln56_26_reg_1199[7]_i_2_n_0\
    );
\add_ln56_26_reg_1199[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_25,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_24,
      O => \add_ln56_26_reg_1199[7]_i_3_n_0\
    );
\add_ln56_26_reg_1199[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_26,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_25,
      O => \add_ln56_26_reg_1199[7]_i_4_n_0\
    );
\add_ln56_26_reg_1199[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_27,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_26,
      O => \add_ln56_26_reg_1199[7]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(0),
      Q => add_ln56_26_reg_1199(0),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(10),
      Q => add_ln56_26_reg_1199(10),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(11),
      Q => add_ln56_26_reg_1199(11),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_26_reg_1199_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_26_reg_1199_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_26_reg_1199[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_22,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_23,
      O(3 downto 0) => add_ln56_26_fu_634_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_20,
      S(1) => \add_ln56_26_reg_1199[11]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[11]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(1),
      Q => add_ln56_26_reg_1199(1),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(2),
      Q => add_ln56_26_reg_1199(2),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(3),
      Q => add_ln56_26_reg_1199(3),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_26_reg_1199_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_26_reg_1199_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_28,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_29,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_30,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_31,
      O(3 downto 0) => add_ln56_26_fu_634_p2(3 downto 0),
      S(3) => \add_ln56_26_reg_1199[3]_i_2_n_0\,
      S(2) => \add_ln56_26_reg_1199[3]_i_3_n_0\,
      S(1) => \add_ln56_26_reg_1199[3]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[3]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(4),
      Q => add_ln56_26_reg_1199(4),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(5),
      Q => add_ln56_26_reg_1199(5),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(6),
      Q => add_ln56_26_reg_1199(6),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(7),
      Q => add_ln56_26_reg_1199(7),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_26_reg_1199_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_26_reg_1199_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_26_reg_1199_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_24,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_25,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_26,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_27,
      O(3 downto 0) => add_ln56_26_fu_634_p2(7 downto 4),
      S(3) => \add_ln56_26_reg_1199[7]_i_2_n_0\,
      S(2) => \add_ln56_26_reg_1199[7]_i_3_n_0\,
      S(1) => \add_ln56_26_reg_1199[7]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[7]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(8),
      Q => add_ln56_26_reg_1199(8),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(9),
      Q => add_ln56_26_reg_1199(9),
      R => '0'
    );
\add_ln56_5_reg_1154[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_50,
      O => \add_ln56_5_reg_1154[11]_i_2_n_0\
    );
\add_ln56_5_reg_1154[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_51,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_56,
      O => \add_ln56_5_reg_1154[11]_i_4_n_0\
    );
\add_ln56_5_reg_1154[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_52,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_57,
      O => \add_ln56_5_reg_1154[11]_i_5_n_0\
    );
\add_ln56_5_reg_1154[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_57,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_62,
      O => \add_ln56_5_reg_1154[3]_i_2_n_0\
    );
\add_ln56_5_reg_1154[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_58,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_63,
      O => \add_ln56_5_reg_1154[3]_i_3_n_0\
    );
\add_ln56_5_reg_1154[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_59,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_64,
      O => \add_ln56_5_reg_1154[3]_i_4_n_0\
    );
\add_ln56_5_reg_1154[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_60,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_65,
      O => \add_ln56_5_reg_1154[3]_i_5_n_0\
    );
\add_ln56_5_reg_1154[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_53,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_58,
      O => \add_ln56_5_reg_1154[7]_i_2_n_0\
    );
\add_ln56_5_reg_1154[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_54,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_59,
      O => \add_ln56_5_reg_1154[7]_i_3_n_0\
    );
\add_ln56_5_reg_1154[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_55,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_60,
      O => \add_ln56_5_reg_1154[7]_i_4_n_0\
    );
\add_ln56_5_reg_1154[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_56,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_61,
      O => \add_ln56_5_reg_1154[7]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(0),
      Q => add_ln56_5_reg_1154(0),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(10),
      Q => add_ln56_5_reg_1154(10),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(11),
      Q => add_ln56_5_reg_1154(11),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_5_reg_1154_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_5_reg_1154_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_5_reg_1154[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_51,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_52,
      O(3 downto 0) => add_ln56_5_fu_598_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_49,
      S(1) => \add_ln56_5_reg_1154[11]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[11]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(1),
      Q => add_ln56_5_reg_1154(1),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(2),
      Q => add_ln56_5_reg_1154(2),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(3),
      Q => add_ln56_5_reg_1154(3),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_5_reg_1154_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_5_reg_1154_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_57,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_58,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_59,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_60,
      O(3 downto 0) => add_ln56_5_fu_598_p2(3 downto 0),
      S(3) => \add_ln56_5_reg_1154[3]_i_2_n_0\,
      S(2) => \add_ln56_5_reg_1154[3]_i_3_n_0\,
      S(1) => \add_ln56_5_reg_1154[3]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[3]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(4),
      Q => add_ln56_5_reg_1154(4),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(5),
      Q => add_ln56_5_reg_1154(5),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(6),
      Q => add_ln56_5_reg_1154(6),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(7),
      Q => add_ln56_5_reg_1154(7),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_5_reg_1154_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_5_reg_1154_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_5_reg_1154_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_53,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_54,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_55,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_56,
      O(3 downto 0) => add_ln56_5_fu_598_p2(7 downto 4),
      S(3) => \add_ln56_5_reg_1154[7]_i_2_n_0\,
      S(2) => \add_ln56_5_reg_1154[7]_i_3_n_0\,
      S(1) => \add_ln56_5_reg_1154[7]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[7]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(8),
      Q => add_ln56_5_reg_1154(8),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(9),
      Q => add_ln56_5_reg_1154(9),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_30,
      Q => add_ln56_7_reg_1159(0),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_20,
      Q => add_ln56_7_reg_1159(10),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_29,
      Q => add_ln56_7_reg_1159(1),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_28,
      Q => add_ln56_7_reg_1159(2),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_27,
      Q => add_ln56_7_reg_1159(3),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_26,
      Q => add_ln56_7_reg_1159(4),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_25,
      Q => add_ln56_7_reg_1159(5),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_24,
      Q => add_ln56_7_reg_1159(6),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_23,
      Q => add_ln56_7_reg_1159(7),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_22,
      Q => add_ln56_7_reg_1159(8),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_21,
      Q => add_ln56_7_reg_1159(9),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_30,
      Q => add_ln56_8_reg_1164(0),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_20,
      Q => add_ln56_8_reg_1164(10),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_29,
      Q => add_ln56_8_reg_1164(1),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_28,
      Q => add_ln56_8_reg_1164(2),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_27,
      Q => add_ln56_8_reg_1164(3),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_26,
      Q => add_ln56_8_reg_1164(4),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_25,
      Q => add_ln56_8_reg_1164(5),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_24,
      Q => add_ln56_8_reg_1164(6),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_23,
      Q => add_ln56_8_reg_1164(7),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_22,
      Q => add_ln56_8_reg_1164(8),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_21,
      Q => add_ln56_8_reg_1164(9),
      R => '0'
    );
\add_ln56_reg_1144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(0),
      Q => add_ln56_reg_1144(0),
      R => '0'
    );
\add_ln56_reg_1144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(10),
      Q => add_ln56_reg_1144(10),
      R => '0'
    );
\add_ln56_reg_1144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(1),
      Q => add_ln56_reg_1144(1),
      R => '0'
    );
\add_ln56_reg_1144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(2),
      Q => add_ln56_reg_1144(2),
      R => '0'
    );
\add_ln56_reg_1144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(3),
      Q => add_ln56_reg_1144(3),
      R => '0'
    );
\add_ln56_reg_1144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(4),
      Q => add_ln56_reg_1144(4),
      R => '0'
    );
\add_ln56_reg_1144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(5),
      Q => add_ln56_reg_1144(5),
      R => '0'
    );
\add_ln56_reg_1144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(6),
      Q => add_ln56_reg_1144(6),
      R => '0'
    );
\add_ln56_reg_1144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(7),
      Q => add_ln56_reg_1144(7),
      R => '0'
    );
\add_ln56_reg_1144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(8),
      Q => add_ln56_reg_1144(8),
      R => '0'
    );
\add_ln56_reg_1144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(9),
      Q => add_ln56_reg_1144(9),
      R => '0'
    );
\input_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(0),
      Q => input_0_val_int_reg(0),
      R => '0'
    );
\input_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(1),
      Q => input_0_val_int_reg(1),
      R => '0'
    );
\input_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(2),
      Q => input_0_val_int_reg(2),
      R => '0'
    );
\input_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(3),
      Q => input_0_val_int_reg(3),
      R => '0'
    );
\input_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(4),
      Q => input_0_val_int_reg(4),
      R => '0'
    );
\input_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(5),
      Q => input_0_val_int_reg(5),
      R => '0'
    );
\input_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(6),
      Q => input_0_val_int_reg(6),
      R => '0'
    );
\input_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_0(7),
      Q => input_0_val_int_reg(7),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[0]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[1]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(1),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[2]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(2),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[3]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(3),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[4]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(4),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[5]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(5),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[6]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(6),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[7]_srl2_n_0\,
      Q => input_1_val_read_reg_947_pp0_iter1_reg_0(7),
      R => '0'
    );
\input_1_val_read_reg_947_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(0),
      Q => \input_1_val_read_reg_947_reg[0]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(1),
      Q => \input_1_val_read_reg_947_reg[1]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(2),
      Q => \input_1_val_read_reg_947_reg[2]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(3),
      Q => \input_1_val_read_reg_947_reg[3]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(4),
      Q => \input_1_val_read_reg_947_reg[4]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(5),
      Q => \input_1_val_read_reg_947_reg[5]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(6),
      Q => \input_1_val_read_reg_947_reg[6]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_1(7),
      Q => \input_1_val_read_reg_947_reg[7]_srl2_n_0\
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[0]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[1]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(1),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[2]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(2),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[3]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(3),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[4]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(4),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[5]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(5),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[6]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(6),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[7]_srl2_n_0\,
      Q => input_2_val_read_reg_942_pp0_iter1_reg_1(7),
      R => '0'
    );
\input_2_val_read_reg_942_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(0),
      Q => \input_2_val_read_reg_942_reg[0]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(1),
      Q => \input_2_val_read_reg_942_reg[1]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(2),
      Q => \input_2_val_read_reg_942_reg[2]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(3),
      Q => \input_2_val_read_reg_942_reg[3]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(4),
      Q => \input_2_val_read_reg_942_reg[4]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(5),
      Q => \input_2_val_read_reg_942_reg[5]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(6),
      Q => \input_2_val_read_reg_942_reg[6]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_2(7),
      Q => \input_2_val_read_reg_942_reg[7]_srl2_n_0\
    );
\input_3_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(0),
      Q => input_3_val_int_reg(0),
      R => '0'
    );
\input_3_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(1),
      Q => input_3_val_int_reg(1),
      R => '0'
    );
\input_3_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(2),
      Q => input_3_val_int_reg(2),
      R => '0'
    );
\input_3_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(3),
      Q => input_3_val_int_reg(3),
      R => '0'
    );
\input_3_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(4),
      Q => input_3_val_int_reg(4),
      R => '0'
    );
\input_3_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(5),
      Q => input_3_val_int_reg(5),
      R => '0'
    );
\input_3_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(6),
      Q => input_3_val_int_reg(6),
      R => '0'
    );
\input_3_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_3(7),
      Q => input_3_val_int_reg(7),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[0]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[1]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(1),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[2]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(2),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[3]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(3),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[4]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(4),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[5]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(5),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[6]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(6),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[7]_srl2_n_0\,
      Q => input_4_val_read_reg_937_pp0_iter1_reg_2(7),
      R => '0'
    );
\input_4_val_read_reg_937_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(0),
      Q => \input_4_val_read_reg_937_reg[0]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(1),
      Q => \input_4_val_read_reg_937_reg[1]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(2),
      Q => \input_4_val_read_reg_937_reg[2]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(3),
      Q => \input_4_val_read_reg_937_reg[3]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(4),
      Q => \input_4_val_read_reg_937_reg[4]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(5),
      Q => \input_4_val_read_reg_937_reg[5]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(6),
      Q => \input_4_val_read_reg_937_reg[6]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_4(7),
      Q => \input_4_val_read_reg_937_reg[7]_srl2_n_0\
    );
\input_5_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(0),
      Q => input_5_val_int_reg(0),
      R => '0'
    );
\input_5_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(1),
      Q => input_5_val_int_reg(1),
      R => '0'
    );
\input_5_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(2),
      Q => input_5_val_int_reg(2),
      R => '0'
    );
\input_5_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(3),
      Q => input_5_val_int_reg(3),
      R => '0'
    );
\input_5_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(4),
      Q => input_5_val_int_reg(4),
      R => '0'
    );
\input_5_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(5),
      Q => input_5_val_int_reg(5),
      R => '0'
    );
\input_5_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(6),
      Q => input_5_val_int_reg(6),
      R => '0'
    );
\input_5_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_5(7),
      Q => input_5_val_int_reg(7),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[0]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[1]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(1),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[2]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(2),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[3]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(3),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[4]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(4),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[5]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(5),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[6]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(6),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[7]_srl2_n_0\,
      Q => input_6_val_read_reg_932_pp0_iter1_reg_3(7),
      R => '0'
    );
\input_6_val_read_reg_932_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(0),
      Q => \input_6_val_read_reg_932_reg[0]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(1),
      Q => \input_6_val_read_reg_932_reg[1]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(2),
      Q => \input_6_val_read_reg_932_reg[2]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(3),
      Q => \input_6_val_read_reg_932_reg[3]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(4),
      Q => \input_6_val_read_reg_932_reg[4]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(5),
      Q => \input_6_val_read_reg_932_reg[5]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(6),
      Q => \input_6_val_read_reg_932_reg[6]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_pos_6(7),
      Q => \input_6_val_read_reg_932_reg[7]_srl2_n_0\
    );
\input_7_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(0),
      Q => input_7_val_int_reg(0),
      R => '0'
    );
\input_7_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(1),
      Q => input_7_val_int_reg(1),
      R => '0'
    );
\input_7_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(2),
      Q => input_7_val_int_reg(2),
      R => '0'
    );
\input_7_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(3),
      Q => input_7_val_int_reg(3),
      R => '0'
    );
\input_7_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(4),
      Q => input_7_val_int_reg(4),
      R => '0'
    );
\input_7_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(5),
      Q => input_7_val_int_reg(5),
      R => '0'
    );
\input_7_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(6),
      Q => input_7_val_int_reg(6),
      R => '0'
    );
\input_7_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => img_pos_7(7),
      Q => input_7_val_int_reg(7),
      R => '0'
    );
mac_muladd_8s_2s_10s_11_4_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_109
     port map (
      C(7 downto 0) => C(8 downto 1),
      CO(0) => mul_2s_8s_10_1_1_U1_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_49,
      DI(2 downto 0) => DI(2 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_12,
      W1_0_0_int_reg(1 downto 0) => W1_0_0_int_reg(1 downto 0),
      \W1_1_0_int_reg_reg[0]\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_13,
      \W1_1_0_int_reg_reg[0]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_14,
      \W1_1_0_int_reg_reg[0]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_15,
      \W1_1_0_int_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_16,
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_50,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_51,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_25,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_26,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_27,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_32,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_33,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_34,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_39,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_40,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_41,
      \a_reg_reg[6]\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_28,
      \a_reg_reg[6]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_29,
      \a_reg_reg[6]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_30,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_31,
      \a_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_35,
      \a_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_36,
      \a_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_37,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_38,
      \a_reg_reg[6]_1\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_42,
      \a_reg_reg[6]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_43,
      \a_reg_reg[6]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_44,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_45,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_52,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_53,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_54,
      \a_reg_reg[7]\(7 downto 0) => a_reg(7 downto 0),
      \a_reg_reg[7]_0\(7 downto 0) => input_0_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => b_reg(0),
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_14\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_18\(2 downto 0),
      \b_reg_reg[1]\ => b_reg(1),
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_14\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 1) => input_1_val_read_reg_947_pp0_iter1_reg_0(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(0) => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      \m_reg_reg[0]\ => \^b_reg_reg[0]_11\,
      \m_reg_reg[0]_0\ => \^b_reg_reg[0]_9\,
      \m_reg_reg[0]_1\ => \^b_reg_reg[0]_7\,
      \m_reg_reg[4]\ => \^b_reg_reg[1]_13\,
      \m_reg_reg[4]_0\ => \^b_reg_reg[1]_12\,
      \m_reg_reg[4]_1\ => \^b_reg_reg[1]_11\,
      \p_reg_reg[10]\(10 downto 0) => P(10 downto 0),
      \p_reg_reg[3]\ => \^w1_1_0_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_1_0_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_110
     port map (
      CO(0) => mul_2s_8s_10_1_1_U2_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_49,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_16,
      O(3) => mul_2s_8s_10_1_1_U2_n_0,
      O(2) => mul_2s_8s_10_1_1_U2_n_1,
      O(1) => mul_2s_8s_10_1_1_U2_n_2,
      O(0) => mul_2s_8s_10_1_1_U2_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_12,
      \W1_2_0_int_reg_reg[0]\(2 downto 0) => \W1_2_0_int_reg_reg[0]_1\(2 downto 0),
      W1_3_0_int_reg(1 downto 0) => W1_3_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_50,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_51,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_25,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_26,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_27,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_32,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_33,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_34,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_39,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_40,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_41,
      \a_reg_reg[6]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_28,
      \a_reg_reg[6]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_29,
      \a_reg_reg[6]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_30,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_31,
      \a_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_35,
      \a_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_36,
      \a_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_37,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_38,
      \a_reg_reg[6]_1\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_42,
      \a_reg_reg[6]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_43,
      \a_reg_reg[6]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_44,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_45,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_52,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_53,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_54,
      \a_reg_reg[7]\(7 downto 0) => input_3_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \b_reg_reg[0]_13\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_22\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_26\(2 downto 0),
      \b_reg_reg[1]\ => \b_reg_reg[1]_6\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_18\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 1) => input_2_val_read_reg_942_pp0_iter1_reg_1(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(0) => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      \m_reg_reg[0]\ => \^b_reg_reg[0]_12\,
      \m_reg_reg[0]_0\ => \^b_reg_reg[0]_10\,
      \m_reg_reg[0]_1\ => \^b_reg_reg[0]_8\,
      \m_reg_reg[4]\ => \^b_reg_reg[1]_5\,
      \m_reg_reg[4]_0\ => \^b_reg_reg[1]_4\,
      \m_reg_reg[4]_1\ => \^b_reg_reg[1]_3\,
      \m_reg_reg[8]\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U18_n_55,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U18_n_56,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U18_n_57,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_58,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_59,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_60,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_61,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_62,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_63,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_64,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_65,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U2_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U2_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U2_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U2_n_7,
      \p_reg_reg[3]\ => \^w1_2_0_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_2_0_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_111
     port map (
      CO(0) => mul_2s_8s_10_1_1_U3_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_49,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_16,
      O(3) => mul_2s_8s_10_1_1_U3_n_0,
      O(2) => mul_2s_8s_10_1_1_U3_n_1,
      O(1) => mul_2s_8s_10_1_1_U3_n_2,
      O(0) => mul_2s_8s_10_1_1_U3_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_12,
      \W1_4_0_int_reg_reg[0]\(2 downto 0) => \W1_4_0_int_reg_reg[0]_1\(2 downto 0),
      W1_5_0_int_reg(1 downto 0) => W1_5_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_50,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_51,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_25,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_26,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_27,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_32,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_33,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_34,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_39,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_40,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_41,
      \a_reg_reg[6]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_28,
      \a_reg_reg[6]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_29,
      \a_reg_reg[6]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_30,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_31,
      \a_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_35,
      \a_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_36,
      \a_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_37,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_38,
      \a_reg_reg[6]_1\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_42,
      \a_reg_reg[6]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_43,
      \a_reg_reg[6]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_44,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_45,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_52,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_53,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_54,
      \a_reg_reg[7]\(7 downto 0) => input_5_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \b_reg_reg[0]_5\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_30\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_34\(2 downto 0),
      \b_reg_reg[1]\ => \b_reg_reg[1]_10\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_22\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 1) => input_4_val_read_reg_937_pp0_iter1_reg_2(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(0) => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      \m_reg_reg[0]\ => \^b_reg_reg[0]_3\,
      \m_reg_reg[0]_0\ => \^b_reg_reg[0]_1\,
      \m_reg_reg[0]_1\ => \^b_reg_reg[0]\,
      \m_reg_reg[4]\ => \^b_reg_reg[1]_9\,
      \m_reg_reg[4]_0\ => \^b_reg_reg[1]_8\,
      \m_reg_reg[4]_1\ => \^b_reg_reg[1]_7\,
      \m_reg_reg[8]\(7 downto 0) => \m_reg_reg[8]_0\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U19_n_55,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U19_n_56,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U19_n_57,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_58,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_59,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_60,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_61,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_62,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_63,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_64,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_65,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U3_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U3_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U3_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U3_n_7,
      \p_reg_reg[3]\ => \^w1_4_0_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_4_0_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U20: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_112
     port map (
      CO(0) => mul_2s_8s_10_1_1_U4_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_61,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_16,
      O(3) => mul_2s_8s_10_1_1_U4_n_0,
      O(2) => mul_2s_8s_10_1_1_U4_n_1,
      O(1) => mul_2s_8s_10_1_1_U4_n_2,
      O(0) => mul_2s_8s_10_1_1_U4_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_12,
      \W1_6_0_int_reg_reg[0]\(2 downto 0) => \W1_6_0_int_reg_reg[0]_1\(2 downto 0),
      W1_7_0_int_reg(1 downto 0) => W1_7_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_62,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_63,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_25,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_26,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_27,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_32,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_33,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_34,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_39,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_40,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_41,
      \a_reg_reg[6]\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_28,
      \a_reg_reg[6]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_29,
      \a_reg_reg[6]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_30,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_31,
      \a_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_35,
      \a_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_36,
      \a_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_37,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_38,
      \a_reg_reg[6]_1\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_42,
      \a_reg_reg[6]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_43,
      \a_reg_reg[6]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_44,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_45,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_64,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_65,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_66,
      \a_reg_reg[7]\(7 downto 0) => input_7_val_int_reg(7 downto 0),
      \add_ln56_5_reg_1154_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_55,
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \b_reg_reg[0]_6\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_38\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_42\(2 downto 0),
      \b_reg_reg[1]\ => \b_reg_reg[1]_2\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_26\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 1) => input_6_val_read_reg_932_pp0_iter1_reg_3(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(0) => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      \m_reg_reg[0]\ => \^b_reg_reg[0]_4\,
      \m_reg_reg[0]_0\ => \^b_reg_reg[0]_2\,
      \m_reg_reg[0]_1\ => \^b_reg_reg[0]_0\,
      \m_reg_reg[4]\ => \^b_reg_reg[1]_1\,
      \m_reg_reg[4]_0\ => \^b_reg_reg[1]_0\,
      \m_reg_reg[4]_1\ => \^b_reg_reg[1]\,
      \m_reg_reg[8]\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_49,
      \p_reg_reg[10]_0\(10) => mac_muladd_8s_2s_10s_11_4_1_U20_n_50,
      \p_reg_reg[10]_0\(9) => mac_muladd_8s_2s_10s_11_4_1_U20_n_51,
      \p_reg_reg[10]_0\(8) => mac_muladd_8s_2s_10s_11_4_1_U20_n_52,
      \p_reg_reg[10]_0\(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_53,
      \p_reg_reg[10]_0\(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_54,
      \p_reg_reg[10]_0\(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_55,
      \p_reg_reg[10]_0\(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_56,
      \p_reg_reg[10]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_57,
      \p_reg_reg[10]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_58,
      \p_reg_reg[10]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_59,
      \p_reg_reg[10]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_60,
      \p_reg_reg[10]_1\(3) => mul_2s_8s_10_1_1_U4_n_4,
      \p_reg_reg[10]_1\(2) => mul_2s_8s_10_1_1_U4_n_5,
      \p_reg_reg[10]_1\(1) => mul_2s_8s_10_1_1_U4_n_6,
      \p_reg_reg[10]_1\(0) => mul_2s_8s_10_1_1_U4_n_7,
      \p_reg_reg[3]\ => \^w1_6_0_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_6_0_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_113
     port map (
      CO(0) => mul_2s_8s_10_1_1_U5_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_49,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_16,
      O(3) => mul_2s_8s_10_1_1_U5_n_0,
      O(2) => mul_2s_8s_10_1_1_U5_n_1,
      O(1) => mul_2s_8s_10_1_1_U5_n_2,
      O(0) => mul_2s_8s_10_1_1_U5_n_3,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_12,
      W1_0_1_int_reg(1 downto 0) => W1_0_1_int_reg(1 downto 0),
      \W1_1_1_int_reg_reg[0]\(2 downto 0) => \W1_1_1_int_reg_reg[0]_1\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_11\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_15\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_19\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_13\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_15\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 1) => input_1_val_read_reg_947_pp0_iter1_reg_0(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(0) => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_25,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_26,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_27,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_52,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_28,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_29,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_30,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_31,
      \m_reg_reg[8]_1\(7 downto 0) => a_reg(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U21_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U21_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U21_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U21_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U21_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U21_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U21_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U5_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U5_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U5_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U5_n_7,
      \p_reg_reg[3]\ => \^w1_1_1_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_1_1_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_114
     port map (
      CO(0) => mul_2s_8s_10_1_1_U6_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_49,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_16,
      O(3) => mul_2s_8s_10_1_1_U6_n_0,
      O(2) => mul_2s_8s_10_1_1_U6_n_1,
      O(1) => mul_2s_8s_10_1_1_U6_n_2,
      O(0) => mul_2s_8s_10_1_1_U6_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_12,
      \W1_2_1_int_reg_reg[0]\(2 downto 0) => \W1_2_1_int_reg_reg[0]_1\(2 downto 0),
      W1_3_1_int_reg(1 downto 0) => W1_3_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_12\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_23\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_27\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_5\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_19\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 1) => input_2_val_read_reg_942_pp0_iter1_reg_1(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(0) => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_25,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_26,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_27,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_52,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_28,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_29,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_30,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_31,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U22_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U22_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U22_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U22_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U22_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U22_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U22_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U6_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U6_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U6_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U6_n_7,
      \p_reg_reg[3]\ => \^w1_2_1_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_2_1_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_115
     port map (
      CO(0) => mul_2s_8s_10_1_1_U7_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_49,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_16,
      O(3) => mul_2s_8s_10_1_1_U7_n_0,
      O(2) => mul_2s_8s_10_1_1_U7_n_1,
      O(1) => mul_2s_8s_10_1_1_U7_n_2,
      O(0) => mul_2s_8s_10_1_1_U7_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_12,
      \W1_4_1_int_reg_reg[0]\(2 downto 0) => \W1_4_1_int_reg_reg[0]_1\(2 downto 0),
      W1_5_1_int_reg(1 downto 0) => W1_5_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_3\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_31\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_35\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_9\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_23\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 1) => input_4_val_read_reg_937_pp0_iter1_reg_2(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(0) => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_25,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_26,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_27,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_52,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_28,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_29,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_30,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_31,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_0\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U23_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U23_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U23_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U23_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U23_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U23_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U23_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U7_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U7_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U7_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U7_n_7,
      \p_reg_reg[3]\ => \^w1_4_1_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_4_1_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_116
     port map (
      CO(0) => mul_2s_8s_10_1_1_U8_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_61,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_16,
      O(3) => mul_2s_8s_10_1_1_U8_n_0,
      O(2) => mul_2s_8s_10_1_1_U8_n_1,
      O(1) => mul_2s_8s_10_1_1_U8_n_2,
      O(0) => mul_2s_8s_10_1_1_U8_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_12,
      \W1_6_1_int_reg_reg[0]\(2 downto 0) => \W1_6_1_int_reg_reg[0]_1\(2 downto 0),
      W1_7_1_int_reg(1 downto 0) => W1_7_1_int_reg(1 downto 0),
      \add_ln56_12_reg_1169_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_20,
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_4\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_39\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_43\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_1\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_27\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 1) => input_6_val_read_reg_932_pp0_iter1_reg_3(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(0) => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_25,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_26,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_27,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_64,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_28,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_29,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_30,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_31,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_20,
      \p_reg_reg[10]_0\(10) => mac_muladd_8s_2s_10s_11_4_1_U24_n_21,
      \p_reg_reg[10]_0\(9) => mac_muladd_8s_2s_10s_11_4_1_U24_n_22,
      \p_reg_reg[10]_0\(8) => mac_muladd_8s_2s_10s_11_4_1_U24_n_23,
      \p_reg_reg[10]_0\(7) => mac_muladd_8s_2s_10s_11_4_1_U24_n_24,
      \p_reg_reg[10]_0\(6) => mac_muladd_8s_2s_10s_11_4_1_U24_n_25,
      \p_reg_reg[10]_0\(5) => mac_muladd_8s_2s_10s_11_4_1_U24_n_26,
      \p_reg_reg[10]_0\(4) => mac_muladd_8s_2s_10s_11_4_1_U24_n_27,
      \p_reg_reg[10]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_28,
      \p_reg_reg[10]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_29,
      \p_reg_reg[10]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_30,
      \p_reg_reg[10]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_31,
      \p_reg_reg[10]_1\(3) => mul_2s_8s_10_1_1_U8_n_4,
      \p_reg_reg[10]_1\(2) => mul_2s_8s_10_1_1_U8_n_5,
      \p_reg_reg[10]_1\(1) => mul_2s_8s_10_1_1_U8_n_6,
      \p_reg_reg[10]_1\(0) => mul_2s_8s_10_1_1_U8_n_7,
      \p_reg_reg[3]\ => \^w1_6_1_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_6_1_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_117
     port map (
      CO(0) => mul_2s_8s_10_1_1_U9_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_50,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_16,
      O(3) => mul_2s_8s_10_1_1_U9_n_0,
      O(2) => mul_2s_8s_10_1_1_U9_n_1,
      O(1) => mul_2s_8s_10_1_1_U9_n_2,
      O(0) => mul_2s_8s_10_1_1_U9_n_3,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_12,
      W1_0_2_int_reg(1 downto 0) => W1_0_2_int_reg(1 downto 0),
      \W1_1_2_int_reg_reg[0]\(2 downto 0) => \W1_1_2_int_reg_reg[0]_1\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_9\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_16\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_20\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_12\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_16\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 1) => input_1_val_read_reg_947_pp0_iter1_reg_0(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(0) => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_32,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_33,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_34,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_53,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_35,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_36,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_37,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_38,
      \m_reg_reg[8]_1\(7 downto 0) => a_reg(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U25_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U25_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U25_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U25_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U25_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U25_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U25_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U9_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U9_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U9_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U9_n_7,
      \p_reg_reg[3]\ => \^w1_1_2_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_1_2_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_118
     port map (
      CO(0) => mul_2s_8s_10_1_1_U10_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_50,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_16,
      O(3) => mul_2s_8s_10_1_1_U10_n_0,
      O(2) => mul_2s_8s_10_1_1_U10_n_1,
      O(1) => mul_2s_8s_10_1_1_U10_n_2,
      O(0) => mul_2s_8s_10_1_1_U10_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_12,
      \W1_2_2_int_reg_reg[0]\(2 downto 0) => \W1_2_2_int_reg_reg[0]_1\(2 downto 0),
      W1_3_2_int_reg(1 downto 0) => W1_3_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_10\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_24\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_28\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_4\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_20\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 1) => input_2_val_read_reg_942_pp0_iter1_reg_1(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(0) => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_32,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_33,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_34,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_53,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_35,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_36,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_37,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_38,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U26_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U26_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U26_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U26_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U26_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U26_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U26_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U10_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U10_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U10_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U10_n_7,
      \p_reg_reg[3]\ => \^w1_2_2_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_2_2_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_119
     port map (
      CO(0) => mul_2s_8s_10_1_1_U11_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_50,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_16,
      O(3) => mul_2s_8s_10_1_1_U11_n_0,
      O(2) => mul_2s_8s_10_1_1_U11_n_1,
      O(1) => mul_2s_8s_10_1_1_U11_n_2,
      O(0) => mul_2s_8s_10_1_1_U11_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_12,
      \W1_4_2_int_reg_reg[0]\(2 downto 0) => \W1_4_2_int_reg_reg[0]_1\(2 downto 0),
      W1_5_2_int_reg(1 downto 0) => W1_5_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_1\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_32\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_36\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_8\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_24\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 1) => input_4_val_read_reg_937_pp0_iter1_reg_2(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(0) => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_32,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_33,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_34,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_53,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_35,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_36,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_37,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_38,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_0\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U27_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U27_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U27_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U27_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U27_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U27_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U27_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U11_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U11_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U11_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U11_n_7,
      \p_reg_reg[3]\ => \^w1_4_2_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_4_2_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_120
     port map (
      CO(0) => mul_2s_8s_10_1_1_U12_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_62,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_16,
      O(3) => mul_2s_8s_10_1_1_U12_n_0,
      O(2) => mul_2s_8s_10_1_1_U12_n_1,
      O(1) => mul_2s_8s_10_1_1_U12_n_2,
      O(0) => mul_2s_8s_10_1_1_U12_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_12,
      \W1_6_2_int_reg_reg[0]\(2 downto 0) => \W1_6_2_int_reg_reg[0]_1\(2 downto 0),
      W1_7_2_int_reg(1 downto 0) => W1_7_2_int_reg(1 downto 0),
      \add_ln56_19_reg_1184_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_20,
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_2\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_40\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_44\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_0\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_28\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 1) => input_6_val_read_reg_932_pp0_iter1_reg_3(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(0) => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_32,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_33,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_34,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_65,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_35,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_36,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_37,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_38,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_20,
      \p_reg_reg[10]_0\(10) => mac_muladd_8s_2s_10s_11_4_1_U28_n_21,
      \p_reg_reg[10]_0\(9) => mac_muladd_8s_2s_10s_11_4_1_U28_n_22,
      \p_reg_reg[10]_0\(8) => mac_muladd_8s_2s_10s_11_4_1_U28_n_23,
      \p_reg_reg[10]_0\(7) => mac_muladd_8s_2s_10s_11_4_1_U28_n_24,
      \p_reg_reg[10]_0\(6) => mac_muladd_8s_2s_10s_11_4_1_U28_n_25,
      \p_reg_reg[10]_0\(5) => mac_muladd_8s_2s_10s_11_4_1_U28_n_26,
      \p_reg_reg[10]_0\(4) => mac_muladd_8s_2s_10s_11_4_1_U28_n_27,
      \p_reg_reg[10]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_28,
      \p_reg_reg[10]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_29,
      \p_reg_reg[10]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_30,
      \p_reg_reg[10]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_31,
      \p_reg_reg[10]_1\(3) => mul_2s_8s_10_1_1_U12_n_4,
      \p_reg_reg[10]_1\(2) => mul_2s_8s_10_1_1_U12_n_5,
      \p_reg_reg[10]_1\(1) => mul_2s_8s_10_1_1_U12_n_6,
      \p_reg_reg[10]_1\(0) => mul_2s_8s_10_1_1_U12_n_7,
      \p_reg_reg[3]\ => \^w1_6_2_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_6_2_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U29: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_121
     port map (
      CO(0) => mul_2s_8s_10_1_1_U13_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_51,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_16,
      O(3) => mul_2s_8s_10_1_1_U13_n_0,
      O(2) => mul_2s_8s_10_1_1_U13_n_1,
      O(1) => mul_2s_8s_10_1_1_U13_n_2,
      O(0) => mul_2s_8s_10_1_1_U13_n_3,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_12,
      W1_0_3_int_reg(1 downto 0) => W1_0_3_int_reg(1 downto 0),
      \W1_1_3_int_reg_reg[0]\(2 downto 0) => \W1_1_3_int_reg_reg[0]_1\(2 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_7\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_17\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_21\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_11\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_17\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(5 downto 1) => input_1_val_read_reg_947_pp0_iter1_reg_0(7 downto 3),
      input_1_val_read_reg_947_pp0_iter1_reg_0(0) => input_1_val_read_reg_947_pp0_iter1_reg_0(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_39,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_40,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_41,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_54,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_42,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_43,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_44,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_45,
      \m_reg_reg[8]_1\(7 downto 0) => a_reg(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U29_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U29_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U29_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U29_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U29_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U29_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U29_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U13_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U13_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U13_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U13_n_7,
      \p_reg_reg[3]\ => \^w1_1_3_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_1_3_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_122
     port map (
      CO(0) => mul_2s_8s_10_1_1_U14_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_51,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_16,
      O(3) => mul_2s_8s_10_1_1_U14_n_0,
      O(2) => mul_2s_8s_10_1_1_U14_n_1,
      O(1) => mul_2s_8s_10_1_1_U14_n_2,
      O(0) => mul_2s_8s_10_1_1_U14_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_12,
      \W1_2_3_int_reg_reg[0]\(2 downto 0) => \W1_2_3_int_reg_reg[0]_1\(2 downto 0),
      W1_3_3_int_reg(1 downto 0) => W1_3_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_8\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_25\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_29\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_3\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_21\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(5 downto 1) => input_2_val_read_reg_942_pp0_iter1_reg_1(7 downto 3),
      input_2_val_read_reg_942_pp0_iter1_reg_1(0) => input_2_val_read_reg_942_pp0_iter1_reg_1(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_39,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_40,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_41,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_54,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_42,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_43,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_44,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_45,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U30_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U30_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U30_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U30_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U30_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U30_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U30_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U14_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U14_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U14_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U14_n_7,
      \p_reg_reg[3]\ => \^w1_2_3_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_2_3_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_123
     port map (
      CO(0) => mul_2s_8s_10_1_1_U15_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_51,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_16,
      O(3) => mul_2s_8s_10_1_1_U15_n_0,
      O(2) => mul_2s_8s_10_1_1_U15_n_1,
      O(1) => mul_2s_8s_10_1_1_U15_n_2,
      O(0) => mul_2s_8s_10_1_1_U15_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_12,
      \W1_4_3_int_reg_reg[0]\(2 downto 0) => \W1_4_3_int_reg_reg[0]_1\(2 downto 0),
      W1_5_3_int_reg(1 downto 0) => W1_5_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_33\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_37\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]_7\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_25\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(5 downto 1) => input_4_val_read_reg_937_pp0_iter1_reg_2(7 downto 3),
      input_4_val_read_reg_937_pp0_iter1_reg_2(0) => input_4_val_read_reg_937_pp0_iter1_reg_2(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_39,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_40,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_41,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_54,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_42,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_43,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_44,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_45,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_0\(7 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U31_n_20,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U31_n_21,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U31_n_22,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U31_n_23,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U31_n_24,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U31_n_25,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U31_n_26,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_27,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_28,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_30,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U15_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U15_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U15_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U15_n_7,
      \p_reg_reg[3]\ => \^w1_4_3_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_4_3_int_reg\(1)
    );
mac_muladd_8s_2s_10s_11_4_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_124
     port map (
      CO(0) => mul_2s_8s_10_1_1_U16_n_12,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_63,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_16,
      O(3) => mul_2s_8s_10_1_1_U16_n_0,
      O(2) => mul_2s_8s_10_1_1_U16_n_1,
      O(1) => mul_2s_8s_10_1_1_U16_n_2,
      O(0) => mul_2s_8s_10_1_1_U16_n_3,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_12,
      \W1_6_3_int_reg_reg[0]\(2 downto 0) => \W1_6_3_int_reg_reg[0]_1\(2 downto 0),
      W1_7_3_int_reg(1 downto 0) => W1_7_3_int_reg(1 downto 0),
      \add_ln56_26_reg_1199_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_20,
      ap_clk => ap_clk,
      \b_reg_reg[0]\ => \^b_reg_reg[0]_0\,
      \b_reg_reg[0]_0\(0) => \b_reg_reg[0]_41\(0),
      \b_reg_reg[0]_1\(2 downto 0) => \b_reg_reg[0]_45\(2 downto 0),
      \b_reg_reg[1]\ => \^b_reg_reg[1]\,
      \b_reg_reg[1]_0\(2 downto 0) => \b_reg_reg[1]_29\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(5 downto 1) => input_6_val_read_reg_932_pp0_iter1_reg_3(7 downto 3),
      input_6_val_read_reg_932_pp0_iter1_reg_3(0) => input_6_val_read_reg_932_pp0_iter1_reg_3(0),
      \m_reg_reg[4]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_39,
      \m_reg_reg[4]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_40,
      \m_reg_reg[4]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_41,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_66,
      \m_reg_reg[8]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_42,
      \m_reg_reg[8]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_43,
      \m_reg_reg[8]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_44,
      \m_reg_reg[8]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_45,
      \m_reg_reg[8]_1\(7 downto 0) => \m_reg_reg[8]_1\(7 downto 0),
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_20,
      \p_reg_reg[10]_0\(10) => mac_muladd_8s_2s_10s_11_4_1_U32_n_21,
      \p_reg_reg[10]_0\(9) => mac_muladd_8s_2s_10s_11_4_1_U32_n_22,
      \p_reg_reg[10]_0\(8) => mac_muladd_8s_2s_10s_11_4_1_U32_n_23,
      \p_reg_reg[10]_0\(7) => mac_muladd_8s_2s_10s_11_4_1_U32_n_24,
      \p_reg_reg[10]_0\(6) => mac_muladd_8s_2s_10s_11_4_1_U32_n_25,
      \p_reg_reg[10]_0\(5) => mac_muladd_8s_2s_10s_11_4_1_U32_n_26,
      \p_reg_reg[10]_0\(4) => mac_muladd_8s_2s_10s_11_4_1_U32_n_27,
      \p_reg_reg[10]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_28,
      \p_reg_reg[10]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_29,
      \p_reg_reg[10]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_30,
      \p_reg_reg[10]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_31,
      \p_reg_reg[10]_1\(3) => mul_2s_8s_10_1_1_U16_n_4,
      \p_reg_reg[10]_1\(2) => mul_2s_8s_10_1_1_U16_n_5,
      \p_reg_reg[10]_1\(1) => mul_2s_8s_10_1_1_U16_n_6,
      \p_reg_reg[10]_1\(0) => mul_2s_8s_10_1_1_U16_n_7,
      \p_reg_reg[3]\ => \^w1_6_3_int_reg\(0),
      \tmp_product__0_carry__0\ => \^w1_6_3_int_reg\(1)
    );
mul_2s_8s_10_1_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_125
     port map (
      C(7 downto 0) => C(8 downto 1),
      CO(0) => mul_2s_8s_10_1_1_U1_n_12,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_12,
      \W1_1_0_int_reg_reg[0]\(0) => S(0),
      \W1_1_0_int_reg_reg[1]\(2 downto 0) => \W1_1_0_int_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0),
      \p_carry__0_i_3\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_13,
      \p_carry__0_i_3\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_14,
      \p_carry__0_i_3\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_15,
      \p_carry__0_i_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_16,
      \tmp_product__0_carry_0\ => \^w1_1_0_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_1_0_int_reg\(1)
    );
mul_2s_8s_10_1_1_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_126
     port map (
      CO(0) => mul_2s_8s_10_1_1_U10_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_16,
      O(3) => mul_2s_8s_10_1_1_U10_n_0,
      O(2) => mul_2s_8s_10_1_1_U10_n_1,
      O(1) => mul_2s_8s_10_1_1_U10_n_2,
      O(0) => mul_2s_8s_10_1_1_U10_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_12,
      \W1_2_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U10_n_4,
      \W1_2_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U10_n_5,
      \W1_2_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U10_n_6,
      \W1_2_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U10_n_7,
      \W1_2_2_int_reg_reg[0]_0\(0) => \W1_2_2_int_reg_reg[0]_0\(0),
      \W1_2_2_int_reg_reg[1]\(2 downto 0) => \W1_2_2_int_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_2_2_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_2_2_int_reg\(1)
    );
mul_2s_8s_10_1_1_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_127
     port map (
      CO(0) => mul_2s_8s_10_1_1_U11_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_16,
      O(3) => mul_2s_8s_10_1_1_U11_n_0,
      O(2) => mul_2s_8s_10_1_1_U11_n_1,
      O(1) => mul_2s_8s_10_1_1_U11_n_2,
      O(0) => mul_2s_8s_10_1_1_U11_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_12,
      \W1_4_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U11_n_4,
      \W1_4_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U11_n_5,
      \W1_4_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U11_n_6,
      \W1_4_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U11_n_7,
      \W1_4_2_int_reg_reg[0]_0\(0) => \W1_4_2_int_reg_reg[0]_0\(0),
      \W1_4_2_int_reg_reg[1]\(2 downto 0) => \W1_4_2_int_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_4_2_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_4_2_int_reg\(1)
    );
mul_2s_8s_10_1_1_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_128
     port map (
      CO(0) => mul_2s_8s_10_1_1_U12_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_16,
      O(3) => mul_2s_8s_10_1_1_U12_n_0,
      O(2) => mul_2s_8s_10_1_1_U12_n_1,
      O(1) => mul_2s_8s_10_1_1_U12_n_2,
      O(0) => mul_2s_8s_10_1_1_U12_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_12,
      \W1_6_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U12_n_4,
      \W1_6_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U12_n_5,
      \W1_6_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U12_n_6,
      \W1_6_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U12_n_7,
      \W1_6_2_int_reg_reg[0]_0\(0) => \W1_6_2_int_reg_reg[0]_0\(0),
      \W1_6_2_int_reg_reg[1]\(2 downto 0) => \W1_6_2_int_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_6_2_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_6_2_int_reg\(1)
    );
mul_2s_8s_10_1_1_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_129
     port map (
      CO(0) => mul_2s_8s_10_1_1_U13_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_16,
      O(3) => mul_2s_8s_10_1_1_U13_n_0,
      O(2) => mul_2s_8s_10_1_1_U13_n_1,
      O(1) => mul_2s_8s_10_1_1_U13_n_2,
      O(0) => mul_2s_8s_10_1_1_U13_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_12,
      \W1_1_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U13_n_4,
      \W1_1_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U13_n_5,
      \W1_1_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U13_n_6,
      \W1_1_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U13_n_7,
      \W1_1_3_int_reg_reg[0]_0\(0) => \W1_1_3_int_reg_reg[0]_0\(0),
      \W1_1_3_int_reg_reg[1]\(2 downto 0) => \W1_1_3_int_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_1_3_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_1_3_int_reg\(1)
    );
mul_2s_8s_10_1_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_130
     port map (
      CO(0) => mul_2s_8s_10_1_1_U14_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_16,
      O(3) => mul_2s_8s_10_1_1_U14_n_0,
      O(2) => mul_2s_8s_10_1_1_U14_n_1,
      O(1) => mul_2s_8s_10_1_1_U14_n_2,
      O(0) => mul_2s_8s_10_1_1_U14_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_12,
      \W1_2_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U14_n_4,
      \W1_2_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U14_n_5,
      \W1_2_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U14_n_6,
      \W1_2_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U14_n_7,
      \W1_2_3_int_reg_reg[0]_0\(0) => \W1_2_3_int_reg_reg[0]_0\(0),
      \W1_2_3_int_reg_reg[1]\(2 downto 0) => \W1_2_3_int_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_2_3_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_2_3_int_reg\(1)
    );
mul_2s_8s_10_1_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_131
     port map (
      CO(0) => mul_2s_8s_10_1_1_U15_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_16,
      O(3) => mul_2s_8s_10_1_1_U15_n_0,
      O(2) => mul_2s_8s_10_1_1_U15_n_1,
      O(1) => mul_2s_8s_10_1_1_U15_n_2,
      O(0) => mul_2s_8s_10_1_1_U15_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_12,
      \W1_4_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U15_n_4,
      \W1_4_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U15_n_5,
      \W1_4_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U15_n_6,
      \W1_4_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U15_n_7,
      \W1_4_3_int_reg_reg[0]_0\(0) => \W1_4_3_int_reg_reg[0]_0\(0),
      \W1_4_3_int_reg_reg[1]\(2 downto 0) => \W1_4_3_int_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_4_3_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_4_3_int_reg\(1)
    );
mul_2s_8s_10_1_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_132
     port map (
      CO(0) => mul_2s_8s_10_1_1_U16_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_16,
      O(3) => mul_2s_8s_10_1_1_U16_n_0,
      O(2) => mul_2s_8s_10_1_1_U16_n_1,
      O(1) => mul_2s_8s_10_1_1_U16_n_2,
      O(0) => mul_2s_8s_10_1_1_U16_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_12,
      \W1_6_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U16_n_4,
      \W1_6_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U16_n_5,
      \W1_6_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U16_n_6,
      \W1_6_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U16_n_7,
      \W1_6_3_int_reg_reg[0]_0\(0) => \W1_6_3_int_reg_reg[0]_0\(0),
      \W1_6_3_int_reg_reg[1]\(2 downto 0) => \W1_6_3_int_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_6_3_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_6_3_int_reg\(1)
    );
mul_2s_8s_10_1_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_133
     port map (
      CO(0) => mul_2s_8s_10_1_1_U2_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_16,
      O(3) => mul_2s_8s_10_1_1_U2_n_0,
      O(2) => mul_2s_8s_10_1_1_U2_n_1,
      O(1) => mul_2s_8s_10_1_1_U2_n_2,
      O(0) => mul_2s_8s_10_1_1_U2_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_12,
      \W1_2_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U2_n_4,
      \W1_2_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U2_n_5,
      \W1_2_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U2_n_6,
      \W1_2_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U2_n_7,
      \W1_2_0_int_reg_reg[0]_0\(0) => \W1_2_0_int_reg_reg[0]_0\(0),
      \W1_2_0_int_reg_reg[1]\(2 downto 0) => \W1_2_0_int_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_2_0_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_2_0_int_reg\(1)
    );
mul_2s_8s_10_1_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_134
     port map (
      CO(0) => mul_2s_8s_10_1_1_U3_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_16,
      O(3) => mul_2s_8s_10_1_1_U3_n_0,
      O(2) => mul_2s_8s_10_1_1_U3_n_1,
      O(1) => mul_2s_8s_10_1_1_U3_n_2,
      O(0) => mul_2s_8s_10_1_1_U3_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_12,
      \W1_4_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U3_n_4,
      \W1_4_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U3_n_5,
      \W1_4_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U3_n_6,
      \W1_4_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U3_n_7,
      \W1_4_0_int_reg_reg[0]_0\(0) => \W1_4_0_int_reg_reg[0]_0\(0),
      \W1_4_0_int_reg_reg[1]\(2 downto 0) => \W1_4_0_int_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_4_0_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_4_0_int_reg\(1)
    );
mul_2s_8s_10_1_1_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_135
     port map (
      CO(0) => mul_2s_8s_10_1_1_U4_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_16,
      O(3) => mul_2s_8s_10_1_1_U4_n_0,
      O(2) => mul_2s_8s_10_1_1_U4_n_1,
      O(1) => mul_2s_8s_10_1_1_U4_n_2,
      O(0) => mul_2s_8s_10_1_1_U4_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_12,
      \W1_6_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U4_n_4,
      \W1_6_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U4_n_5,
      \W1_6_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U4_n_6,
      \W1_6_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U4_n_7,
      \W1_6_0_int_reg_reg[0]_0\(0) => \W1_6_0_int_reg_reg[0]_0\(0),
      \W1_6_0_int_reg_reg[1]\(2 downto 0) => \W1_6_0_int_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_6_0_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_6_0_int_reg\(1)
    );
mul_2s_8s_10_1_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_136
     port map (
      CO(0) => mul_2s_8s_10_1_1_U5_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_16,
      O(3) => mul_2s_8s_10_1_1_U5_n_0,
      O(2) => mul_2s_8s_10_1_1_U5_n_1,
      O(1) => mul_2s_8s_10_1_1_U5_n_2,
      O(0) => mul_2s_8s_10_1_1_U5_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_12,
      \W1_1_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U5_n_4,
      \W1_1_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U5_n_5,
      \W1_1_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U5_n_6,
      \W1_1_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U5_n_7,
      \W1_1_1_int_reg_reg[0]_0\(0) => \W1_1_1_int_reg_reg[0]_0\(0),
      \W1_1_1_int_reg_reg[1]\(2 downto 0) => \W1_1_1_int_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_1_1_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_1_1_int_reg\(1)
    );
mul_2s_8s_10_1_1_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_137
     port map (
      CO(0) => mul_2s_8s_10_1_1_U6_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_16,
      O(3) => mul_2s_8s_10_1_1_U6_n_0,
      O(2) => mul_2s_8s_10_1_1_U6_n_1,
      O(1) => mul_2s_8s_10_1_1_U6_n_2,
      O(0) => mul_2s_8s_10_1_1_U6_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_12,
      \W1_2_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U6_n_4,
      \W1_2_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U6_n_5,
      \W1_2_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U6_n_6,
      \W1_2_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U6_n_7,
      \W1_2_1_int_reg_reg[0]_0\(0) => \W1_2_1_int_reg_reg[0]_0\(0),
      \W1_2_1_int_reg_reg[1]\(2 downto 0) => \W1_2_1_int_reg_reg[1]_0\(2 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(3 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg_1(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_2_1_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_2_1_int_reg\(1)
    );
mul_2s_8s_10_1_1_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_138
     port map (
      CO(0) => mul_2s_8s_10_1_1_U7_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_16,
      O(3) => mul_2s_8s_10_1_1_U7_n_0,
      O(2) => mul_2s_8s_10_1_1_U7_n_1,
      O(1) => mul_2s_8s_10_1_1_U7_n_2,
      O(0) => mul_2s_8s_10_1_1_U7_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_12,
      \W1_4_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U7_n_4,
      \W1_4_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U7_n_5,
      \W1_4_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U7_n_6,
      \W1_4_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U7_n_7,
      \W1_4_1_int_reg_reg[0]_0\(0) => \W1_4_1_int_reg_reg[0]_0\(0),
      \W1_4_1_int_reg_reg[1]\(2 downto 0) => \W1_4_1_int_reg_reg[1]_0\(2 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(3 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg_2(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_4_1_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_4_1_int_reg\(1)
    );
mul_2s_8s_10_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_139
     port map (
      CO(0) => mul_2s_8s_10_1_1_U8_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_16,
      O(3) => mul_2s_8s_10_1_1_U8_n_0,
      O(2) => mul_2s_8s_10_1_1_U8_n_1,
      O(1) => mul_2s_8s_10_1_1_U8_n_2,
      O(0) => mul_2s_8s_10_1_1_U8_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_12,
      \W1_6_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U8_n_4,
      \W1_6_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U8_n_5,
      \W1_6_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U8_n_6,
      \W1_6_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U8_n_7,
      \W1_6_1_int_reg_reg[0]_0\(0) => \W1_6_1_int_reg_reg[0]_0\(0),
      \W1_6_1_int_reg_reg[1]\(2 downto 0) => \W1_6_1_int_reg_reg[1]_0\(2 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(3 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg_3(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_6_1_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_6_1_int_reg\(1)
    );
mul_2s_8s_10_1_1_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_140
     port map (
      CO(0) => mul_2s_8s_10_1_1_U9_n_12,
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_16,
      O(3) => mul_2s_8s_10_1_1_U9_n_0,
      O(2) => mul_2s_8s_10_1_1_U9_n_1,
      O(1) => mul_2s_8s_10_1_1_U9_n_2,
      O(0) => mul_2s_8s_10_1_1_U9_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_9,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_10,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_11,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_12,
      \W1_1_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U9_n_4,
      \W1_1_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U9_n_5,
      \W1_1_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U9_n_6,
      \W1_1_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U9_n_7,
      \W1_1_2_int_reg_reg[0]_0\(0) => \W1_1_2_int_reg_reg[0]_0\(0),
      \W1_1_2_int_reg_reg[1]\(2 downto 0) => \W1_1_2_int_reg_reg[1]_0\(2 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(3 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg_0(4 downto 0),
      \tmp_product__0_carry_0\ => \^w1_1_2_int_reg\(0),
      \tmp_product__0_carry_1\ => \^w1_1_2_int_reg\(1)
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(6),
      I1 => add_ln56_22_reg_1194(6),
      I2 => add_ln56_26_reg_1199(6),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(5),
      I1 => add_ln56_22_reg_1194(5),
      I2 => add_ln56_26_reg_1199(5),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(4),
      I1 => add_ln56_22_reg_1194(4),
      I2 => add_ln56_26_reg_1199(4),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(3),
      I1 => add_ln56_22_reg_1194(3),
      I2 => add_ln56_26_reg_1199(3),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(7),
      I1 => add_ln56_22_reg_1194(7),
      I2 => add_ln56_26_reg_1199(7),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(6),
      I1 => add_ln56_22_reg_1194(6),
      I2 => add_ln56_26_reg_1199(6),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(5),
      I1 => add_ln56_22_reg_1194(5),
      I2 => add_ln56_26_reg_1199(5),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(4),
      I1 => add_ln56_22_reg_1194(4),
      I2 => add_ln56_26_reg_1199(4),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(2),
      I1 => add_ln56_22_reg_1194(2),
      I2 => add_ln56_26_reg_1199(2),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(1),
      I1 => add_ln56_22_reg_1194(1),
      I2 => add_ln56_26_reg_1199(1),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(0),
      I1 => add_ln56_22_reg_1194(0),
      I2 => add_ln56_26_reg_1199(0),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(3),
      I1 => add_ln56_22_reg_1194(3),
      I2 => add_ln56_26_reg_1199(3),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(2),
      I1 => add_ln56_22_reg_1194(2),
      I2 => add_ln56_26_reg_1199(2),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(1),
      I1 => add_ln56_22_reg_1194(1),
      I2 => add_ln56_26_reg_1199(1),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_21_reg_1189(0),
      I1 => add_ln56_22_reg_1194(0),
      I2 => add_ln56_26_reg_1199(0),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(9),
      I1 => add_ln56_22_reg_1194(9),
      I2 => add_ln56_26_reg_1199(9),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(8),
      I1 => add_ln56_22_reg_1194(8),
      I2 => add_ln56_26_reg_1199(8),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(7),
      I1 => add_ln56_22_reg_1194(7),
      I2 => add_ln56_26_reg_1199(7),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_26_reg_1199(10),
      I1 => add_ln56_22_reg_1194(10),
      I2 => add_ln56_21_reg_1189(10),
      I3 => add_ln56_26_reg_1199(11),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0\,
      I1 => add_ln56_22_reg_1194(10),
      I2 => add_ln56_21_reg_1189(10),
      I3 => add_ln56_26_reg_1199(10),
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(9),
      I1 => add_ln56_22_reg_1194(9),
      I2 => add_ln56_26_reg_1199(9),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(8),
      I1 => add_ln56_22_reg_1194(8),
      I2 => add_ln56_26_reg_1199(8),
      I3 => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0\,
      O => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_1\,
      CO(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_2\,
      CO(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0\,
      DI(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0\,
      DI(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0\,
      O(3) => x_3_fu_751_p2(0),
      O(2 downto 0) => \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0\,
      S(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0\,
      S(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0\,
      S(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0\,
      CO(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_1\,
      CO(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_2\,
      CO(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0\,
      DI(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0\,
      DI(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0\,
      S(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0\,
      S(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0\,
      S(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0\
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0\,
      CO(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0\,
      CO(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_1\,
      CO(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_2\,
      CO(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0\,
      DI(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0\,
      DI(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0\,
      DI(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0\,
      S(2) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0\,
      S(1) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0\,
      S(0) => \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(6),
      I1 => add_ln56_15_reg_1179(6),
      I2 => add_ln56_19_reg_1184(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(5),
      I1 => add_ln56_15_reg_1179(5),
      I2 => add_ln56_19_reg_1184(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(4),
      I1 => add_ln56_15_reg_1179(4),
      I2 => add_ln56_19_reg_1184(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(3),
      I1 => add_ln56_15_reg_1179(3),
      I2 => add_ln56_19_reg_1184(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(7),
      I1 => add_ln56_15_reg_1179(7),
      I2 => add_ln56_19_reg_1184(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(6),
      I1 => add_ln56_15_reg_1179(6),
      I2 => add_ln56_19_reg_1184(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(5),
      I1 => add_ln56_15_reg_1179(5),
      I2 => add_ln56_19_reg_1184(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(4),
      I1 => add_ln56_15_reg_1179(4),
      I2 => add_ln56_19_reg_1184(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(2),
      I1 => add_ln56_15_reg_1179(2),
      I2 => add_ln56_19_reg_1184(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(1),
      I1 => add_ln56_15_reg_1179(1),
      I2 => add_ln56_19_reg_1184(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(0),
      I1 => add_ln56_15_reg_1179(0),
      I2 => add_ln56_19_reg_1184(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(3),
      I1 => add_ln56_15_reg_1179(3),
      I2 => add_ln56_19_reg_1184(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(2),
      I1 => add_ln56_15_reg_1179(2),
      I2 => add_ln56_19_reg_1184(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(1),
      I1 => add_ln56_15_reg_1179(1),
      I2 => add_ln56_19_reg_1184(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_14_reg_1174(0),
      I1 => add_ln56_15_reg_1179(0),
      I2 => add_ln56_19_reg_1184(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(9),
      I1 => add_ln56_15_reg_1179(9),
      I2 => add_ln56_19_reg_1184(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(8),
      I1 => add_ln56_15_reg_1179(8),
      I2 => add_ln56_19_reg_1184(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(7),
      I1 => add_ln56_15_reg_1179(7),
      I2 => add_ln56_19_reg_1184(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_19_reg_1184(10),
      I1 => add_ln56_15_reg_1179(10),
      I2 => add_ln56_14_reg_1174(10),
      I3 => add_ln56_19_reg_1184(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0\,
      I1 => add_ln56_15_reg_1179(10),
      I2 => add_ln56_14_reg_1174(10),
      I3 => add_ln56_19_reg_1184(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(9),
      I1 => add_ln56_15_reg_1179(9),
      I2 => add_ln56_19_reg_1184(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(8),
      I1 => add_ln56_15_reg_1179(8),
      I2 => add_ln56_19_reg_1184(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0\,
      O(3) => x_5_fu_718_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(6),
      I1 => add_ln56_8_reg_1164(6),
      I2 => add_ln56_12_reg_1169(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(5),
      I1 => add_ln56_8_reg_1164(5),
      I2 => add_ln56_12_reg_1169(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(4),
      I1 => add_ln56_8_reg_1164(4),
      I2 => add_ln56_12_reg_1169(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(3),
      I1 => add_ln56_8_reg_1164(3),
      I2 => add_ln56_12_reg_1169(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(7),
      I1 => add_ln56_8_reg_1164(7),
      I2 => add_ln56_12_reg_1169(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(6),
      I1 => add_ln56_8_reg_1164(6),
      I2 => add_ln56_12_reg_1169(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(5),
      I1 => add_ln56_8_reg_1164(5),
      I2 => add_ln56_12_reg_1169(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(4),
      I1 => add_ln56_8_reg_1164(4),
      I2 => add_ln56_12_reg_1169(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(2),
      I1 => add_ln56_8_reg_1164(2),
      I2 => add_ln56_12_reg_1169(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(1),
      I1 => add_ln56_8_reg_1164(1),
      I2 => add_ln56_12_reg_1169(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(0),
      I1 => add_ln56_8_reg_1164(0),
      I2 => add_ln56_12_reg_1169(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(3),
      I1 => add_ln56_8_reg_1164(3),
      I2 => add_ln56_12_reg_1169(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(2),
      I1 => add_ln56_8_reg_1164(2),
      I2 => add_ln56_12_reg_1169(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(1),
      I1 => add_ln56_8_reg_1164(1),
      I2 => add_ln56_12_reg_1169(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_7_reg_1159(0),
      I1 => add_ln56_8_reg_1164(0),
      I2 => add_ln56_12_reg_1169(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(9),
      I1 => add_ln56_8_reg_1164(9),
      I2 => add_ln56_12_reg_1169(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(8),
      I1 => add_ln56_8_reg_1164(8),
      I2 => add_ln56_12_reg_1169(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(7),
      I1 => add_ln56_8_reg_1164(7),
      I2 => add_ln56_12_reg_1169(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_12_reg_1169(10),
      I1 => add_ln56_8_reg_1164(10),
      I2 => add_ln56_7_reg_1159(10),
      I3 => add_ln56_12_reg_1169(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0\,
      I1 => add_ln56_8_reg_1164(10),
      I2 => add_ln56_7_reg_1159(10),
      I3 => add_ln56_12_reg_1169(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(9),
      I1 => add_ln56_8_reg_1164(9),
      I2 => add_ln56_12_reg_1169(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(8),
      I1 => add_ln56_8_reg_1164(8),
      I2 => add_ln56_12_reg_1169(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0\,
      O(3) => x_4_fu_685_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(6),
      I1 => add_ln56_1_reg_1149(6),
      I2 => add_ln56_5_reg_1154(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(5),
      I1 => add_ln56_1_reg_1149(5),
      I2 => add_ln56_5_reg_1154(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(4),
      I1 => add_ln56_1_reg_1149(4),
      I2 => add_ln56_5_reg_1154(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(3),
      I1 => add_ln56_1_reg_1149(3),
      I2 => add_ln56_5_reg_1154(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(7),
      I1 => add_ln56_1_reg_1149(7),
      I2 => add_ln56_5_reg_1154(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(6),
      I1 => add_ln56_1_reg_1149(6),
      I2 => add_ln56_5_reg_1154(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(5),
      I1 => add_ln56_1_reg_1149(5),
      I2 => add_ln56_5_reg_1154(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(4),
      I1 => add_ln56_1_reg_1149(4),
      I2 => add_ln56_5_reg_1154(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(2),
      I1 => add_ln56_1_reg_1149(2),
      I2 => add_ln56_5_reg_1154(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(1),
      I1 => add_ln56_1_reg_1149(1),
      I2 => add_ln56_5_reg_1154(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(0),
      I1 => add_ln56_1_reg_1149(0),
      I2 => add_ln56_5_reg_1154(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(3),
      I1 => add_ln56_1_reg_1149(3),
      I2 => add_ln56_5_reg_1154(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(2),
      I1 => add_ln56_1_reg_1149(2),
      I2 => add_ln56_5_reg_1154(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(1),
      I1 => add_ln56_1_reg_1149(1),
      I2 => add_ln56_5_reg_1154(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_reg_1144(0),
      I1 => add_ln56_1_reg_1149(0),
      I2 => add_ln56_5_reg_1154(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(9),
      I1 => add_ln56_1_reg_1149(9),
      I2 => add_ln56_5_reg_1154(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(8),
      I1 => add_ln56_1_reg_1149(8),
      I2 => add_ln56_5_reg_1154(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(7),
      I1 => add_ln56_1_reg_1149(7),
      I2 => add_ln56_5_reg_1154(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_5_reg_1154(10),
      I1 => add_ln56_1_reg_1149(10),
      I2 => add_ln56_reg_1144(10),
      I3 => add_ln56_5_reg_1154(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0\,
      I1 => add_ln56_1_reg_1149(10),
      I2 => add_ln56_reg_1144(10),
      I3 => add_ln56_5_reg_1154(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(9),
      I1 => add_ln56_1_reg_1149(9),
      I2 => add_ln56_5_reg_1154(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(8),
      I1 => add_ln56_1_reg_1149(8),
      I2 => add_ln56_5_reg_1154(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0\,
      O(3) => x_fu_652_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden_0 is
  port (
    input_1_val_read_reg_947_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_2_val_read_reg_942_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_4_val_read_reg_937_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_6_val_read_reg_932_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \a_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    x_fu_652_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_4_fu_685_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_5_fu_718_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_3_fu_751_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry_i_3__15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__17_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__18_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__19_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__20\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__20_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__20\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__21\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__21_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__21\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__22\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__22\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__23\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__23\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__24_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_21\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__27_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__28_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__29\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__29_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__29\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_carry_i_3__30_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__0_i_3__30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_23\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_29\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_reg_reg[4]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_reg[8]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_neg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    img_neg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_neg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    W1_1_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_31\ : in STD_LOGIC;
    \m_reg_reg[0]\ : in STD_LOGIC;
    \m_reg_reg[4]_32\ : in STD_LOGIC;
    \m_reg_reg[0]_0\ : in STD_LOGIC;
    \m_reg_reg[4]_33\ : in STD_LOGIC;
    \m_reg_reg[0]_1\ : in STD_LOGIC;
    W1_2_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_34\ : in STD_LOGIC;
    \m_reg_reg[0]_2\ : in STD_LOGIC;
    \m_reg_reg[4]_35\ : in STD_LOGIC;
    \m_reg_reg[0]_3\ : in STD_LOGIC;
    \m_reg_reg[4]_36\ : in STD_LOGIC;
    \m_reg_reg[0]_4\ : in STD_LOGIC;
    \m_reg_reg[4]_37\ : in STD_LOGIC;
    \m_reg_reg[0]_5\ : in STD_LOGIC;
    W1_4_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_38\ : in STD_LOGIC;
    \m_reg_reg[0]_6\ : in STD_LOGIC;
    \m_reg_reg[4]_39\ : in STD_LOGIC;
    \m_reg_reg[0]_7\ : in STD_LOGIC;
    \m_reg_reg[4]_40\ : in STD_LOGIC;
    \m_reg_reg[0]_8\ : in STD_LOGIC;
    \m_reg_reg[4]_41\ : in STD_LOGIC;
    \m_reg_reg[0]_9\ : in STD_LOGIC;
    W1_6_0_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_2_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_3_int_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_reg_reg[4]_42\ : in STD_LOGIC;
    \m_reg_reg[0]_10\ : in STD_LOGIC;
    \m_reg_reg[4]_43\ : in STD_LOGIC;
    \m_reg_reg[0]_11\ : in STD_LOGIC;
    \m_reg_reg[4]_44\ : in STD_LOGIC;
    \m_reg_reg[0]_12\ : in STD_LOGIC;
    \m_reg_reg[4]_45\ : in STD_LOGIC;
    \m_reg_reg[0]_13\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \input_3_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \input_5_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \input_7_val_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden_0 : entity is "train_step_forwardHidden";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden_0 is
  signal C : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal P : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_12_fu_610_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_12_reg_1169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_12_reg_1169[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_12_reg_1169_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_14_reg_1174 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_15_reg_1179 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_19_fu_622_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_19_reg_1184 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_19_reg_1184[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_19_reg_1184_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_1_reg_1149 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_21_reg_1189 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_22_reg_1194 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_26_fu_634_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_26_reg_1199 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_26_reg_1199[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_26_reg_1199_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_5_fu_598_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln56_5_reg_1154 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_5_reg_1154[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln56_5_reg_1154_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln56_7_reg_1159 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_8_reg_1164 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln56_reg_1144 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal input_0_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^input_1_val_read_reg_947_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_1_val_read_reg_947_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_1_val_read_reg_947_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \^input_2_val_read_reg_942_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_2_val_read_reg_942_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_2_val_read_reg_942_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_3_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^input_4_val_read_reg_937_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_4_val_read_reg_937_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_4_val_read_reg_937_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_5_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^input_6_val_read_reg_932_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_6_val_read_reg_932_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \input_6_val_read_reg_932_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal input_7_val_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U17_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_46 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_47 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_48 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U18_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_46 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_47 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_48 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U19_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_17 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_18 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_19 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_20 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_21 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_22 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_23 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_24 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_25 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_26 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_27 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_28 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_29 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_30 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_31 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_32 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_33 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_34 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_35 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_36 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_37 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_38 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_39 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_40 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_41 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_42 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_43 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_44 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_45 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_46 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_47 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_48 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_49 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_50 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_51 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U20_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U21_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U22_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U23_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U24_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U26_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U27_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U28_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U29_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U30_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_0 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_1 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_15 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_16 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_2 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_3 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_4 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_5 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_6 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_7 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_8 : STD_LOGIC;
  signal mac_muladd_8s_2s_10s_11_4_1_U32_n_9 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U10_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U11_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U12_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U13_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U14_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U15_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U16_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U1_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U2_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U3_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U4_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U5_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U6_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U7_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U8_n_8 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_0 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_1 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_2 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_3 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_4 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_5 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_6 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_7 : STD_LOGIC;
  signal mul_2s_8s_10_1_1_U9_n_8 : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name : string;
  attribute srl_name of \input_1_val_read_reg_947_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[0]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[1]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[2]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[3]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[4]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[5]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[6]_srl2 ";
  attribute srl_bus_name of \input_1_val_read_reg_947_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg ";
  attribute srl_name of \input_1_val_read_reg_947_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[7]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[0]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[1]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[2]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[3]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[4]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[5]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[6]_srl2 ";
  attribute srl_bus_name of \input_2_val_read_reg_942_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg ";
  attribute srl_name of \input_2_val_read_reg_942_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[7]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[0]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[1]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[2]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[3]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[4]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[5]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[6]_srl2 ";
  attribute srl_bus_name of \input_4_val_read_reg_937_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg ";
  attribute srl_name of \input_4_val_read_reg_937_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[7]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[0]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[1]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[1]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[2]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[2]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[3]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[3]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[4]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[4]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[5]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[5]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[6]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[6]_srl2 ";
  attribute srl_bus_name of \input_6_val_read_reg_932_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg ";
  attribute srl_name of \input_6_val_read_reg_932_reg[7]_srl2\ : label is "inst/\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[7]_srl2 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11\ : label is "lutpair76";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12\ : label is "lutpair75";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13\ : label is "lutpair74";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14\ : label is "lutpair73";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15\ : label is "lutpair77";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16\ : label is "lutpair76";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17\ : label is "lutpair75";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18\ : label is "lutpair74";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19\ : label is "lutpair72";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20\ : label is "lutpair71";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21\ : label is "lutpair70";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22\ : label is "lutpair73";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23\ : label is "lutpair72";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24\ : label is "lutpair71";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25\ : label is "lutpair70";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3\ : label is "lutpair79";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4\ : label is "lutpair78";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5\ : label is "lutpair77";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8\ : label is "lutpair79";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9\ : label is "lutpair78";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11\ : label is "lutpair66";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12\ : label is "lutpair65";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13\ : label is "lutpair64";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14\ : label is "lutpair63";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15\ : label is "lutpair67";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16\ : label is "lutpair66";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17\ : label is "lutpair65";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18\ : label is "lutpair64";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19\ : label is "lutpair62";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20\ : label is "lutpair61";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21\ : label is "lutpair60";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22\ : label is "lutpair63";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23\ : label is "lutpair62";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24\ : label is "lutpair61";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25\ : label is "lutpair60";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3\ : label is "lutpair69";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4\ : label is "lutpair68";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5\ : label is "lutpair67";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8\ : label is "lutpair69";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9\ : label is "lutpair68";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11\ : label is "lutpair56";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12\ : label is "lutpair55";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13\ : label is "lutpair54";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14\ : label is "lutpair53";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15\ : label is "lutpair57";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16\ : label is "lutpair56";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17\ : label is "lutpair55";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18\ : label is "lutpair54";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19\ : label is "lutpair52";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20\ : label is "lutpair51";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21\ : label is "lutpair50";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22\ : label is "lutpair53";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23\ : label is "lutpair52";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24\ : label is "lutpair51";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25\ : label is "lutpair50";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4\ : label is "lutpair58";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8\ : label is "lutpair59";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9\ : label is "lutpair58";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2\ : label is 35;
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11\ : label is "lutpair46";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12\ : label is "lutpair45";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13\ : label is "lutpair44";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14\ : label is "lutpair43";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15\ : label is "lutpair47";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16\ : label is "lutpair46";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17\ : label is "lutpair45";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18\ : label is "lutpair44";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19\ : label is "lutpair42";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20\ : label is "lutpair41";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21\ : label is "lutpair40";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22\ : label is "lutpair43";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23\ : label is "lutpair42";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24\ : label is "lutpair41";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25\ : label is "lutpair40";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3\ : label is "lutpair49";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4\ : label is "lutpair48";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5\ : label is "lutpair47";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8\ : label is "lutpair49";
  attribute HLUTNM of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9\ : label is "lutpair48";
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2\ : label is 35;
begin
  input_1_val_read_reg_947_pp0_iter1_reg(7 downto 0) <= \^input_1_val_read_reg_947_pp0_iter1_reg\(7 downto 0);
  input_2_val_read_reg_942_pp0_iter1_reg(7 downto 0) <= \^input_2_val_read_reg_942_pp0_iter1_reg\(7 downto 0);
  input_4_val_read_reg_937_pp0_iter1_reg(7 downto 0) <= \^input_4_val_read_reg_937_pp0_iter1_reg\(7 downto 0);
  input_6_val_read_reg_932_pp0_iter1_reg(7 downto 0) <= \^input_6_val_read_reg_932_pp0_iter1_reg\(7 downto 0);
\add_ln56_12_reg_1169[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_6,
      O => \add_ln56_12_reg_1169[11]_i_2_n_0\
    );
\add_ln56_12_reg_1169[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_7,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_6,
      O => \add_ln56_12_reg_1169[11]_i_4_n_0\
    );
\add_ln56_12_reg_1169[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_8,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_7,
      O => \add_ln56_12_reg_1169[11]_i_5_n_0\
    );
\add_ln56_12_reg_1169[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_13,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_12,
      O => \add_ln56_12_reg_1169[3]_i_2_n_0\
    );
\add_ln56_12_reg_1169[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_14,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_13,
      O => \add_ln56_12_reg_1169[3]_i_3_n_0\
    );
\add_ln56_12_reg_1169[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_15,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_14,
      O => \add_ln56_12_reg_1169[3]_i_4_n_0\
    );
\add_ln56_12_reg_1169[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_16,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_15,
      O => \add_ln56_12_reg_1169[3]_i_5_n_0\
    );
\add_ln56_12_reg_1169[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_9,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_8,
      O => \add_ln56_12_reg_1169[7]_i_2_n_0\
    );
\add_ln56_12_reg_1169[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_10,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_9,
      O => \add_ln56_12_reg_1169[7]_i_3_n_0\
    );
\add_ln56_12_reg_1169[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_11,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_10,
      O => \add_ln56_12_reg_1169[7]_i_4_n_0\
    );
\add_ln56_12_reg_1169[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U24_n_12,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U23_n_11,
      O => \add_ln56_12_reg_1169[7]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(0),
      Q => add_ln56_12_reg_1169(0),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(10),
      Q => add_ln56_12_reg_1169(10),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(11),
      Q => add_ln56_12_reg_1169(11),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_12_reg_1169_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_12_reg_1169_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_12_reg_1169[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_7,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_8,
      O(3 downto 0) => add_ln56_12_fu_610_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_5,
      S(1) => \add_ln56_12_reg_1169[11]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[11]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(1),
      Q => add_ln56_12_reg_1169(1),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(2),
      Q => add_ln56_12_reg_1169(2),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(3),
      Q => add_ln56_12_reg_1169(3),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_12_reg_1169_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_12_reg_1169_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_16,
      O(3 downto 0) => add_ln56_12_fu_610_p2(3 downto 0),
      S(3) => \add_ln56_12_reg_1169[3]_i_2_n_0\,
      S(2) => \add_ln56_12_reg_1169[3]_i_3_n_0\,
      S(1) => \add_ln56_12_reg_1169[3]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[3]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(4),
      Q => add_ln56_12_reg_1169(4),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(5),
      Q => add_ln56_12_reg_1169(5),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(6),
      Q => add_ln56_12_reg_1169(6),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(7),
      Q => add_ln56_12_reg_1169(7),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_12_reg_1169_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_12_reg_1169_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_12_reg_1169_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_12_reg_1169_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_12_reg_1169_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_9,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_10,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_11,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_12,
      O(3 downto 0) => add_ln56_12_fu_610_p2(7 downto 4),
      S(3) => \add_ln56_12_reg_1169[7]_i_2_n_0\,
      S(2) => \add_ln56_12_reg_1169[7]_i_3_n_0\,
      S(1) => \add_ln56_12_reg_1169[7]_i_4_n_0\,
      S(0) => \add_ln56_12_reg_1169[7]_i_5_n_0\
    );
\add_ln56_12_reg_1169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(8),
      Q => add_ln56_12_reg_1169(8),
      R => '0'
    );
\add_ln56_12_reg_1169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_12_fu_610_p2(9),
      Q => add_ln56_12_reg_1169(9),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_15,
      Q => add_ln56_14_reg_1174(0),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_5,
      Q => add_ln56_14_reg_1174(10),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_14,
      Q => add_ln56_14_reg_1174(1),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_13,
      Q => add_ln56_14_reg_1174(2),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_12,
      Q => add_ln56_14_reg_1174(3),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_11,
      Q => add_ln56_14_reg_1174(4),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_10,
      Q => add_ln56_14_reg_1174(5),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_9,
      Q => add_ln56_14_reg_1174(6),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_8,
      Q => add_ln56_14_reg_1174(7),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_7,
      Q => add_ln56_14_reg_1174(8),
      R => '0'
    );
\add_ln56_14_reg_1174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U25_n_6,
      Q => add_ln56_14_reg_1174(9),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_15,
      Q => add_ln56_15_reg_1179(0),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_5,
      Q => add_ln56_15_reg_1179(10),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_14,
      Q => add_ln56_15_reg_1179(1),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_13,
      Q => add_ln56_15_reg_1179(2),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_12,
      Q => add_ln56_15_reg_1179(3),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_11,
      Q => add_ln56_15_reg_1179(4),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_10,
      Q => add_ln56_15_reg_1179(5),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_9,
      Q => add_ln56_15_reg_1179(6),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_8,
      Q => add_ln56_15_reg_1179(7),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_7,
      Q => add_ln56_15_reg_1179(8),
      R => '0'
    );
\add_ln56_15_reg_1179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U26_n_6,
      Q => add_ln56_15_reg_1179(9),
      R => '0'
    );
\add_ln56_19_reg_1184[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_6,
      O => \add_ln56_19_reg_1184[11]_i_2_n_0\
    );
\add_ln56_19_reg_1184[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_7,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_6,
      O => \add_ln56_19_reg_1184[11]_i_4_n_0\
    );
\add_ln56_19_reg_1184[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_8,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_7,
      O => \add_ln56_19_reg_1184[11]_i_5_n_0\
    );
\add_ln56_19_reg_1184[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_13,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_12,
      O => \add_ln56_19_reg_1184[3]_i_2_n_0\
    );
\add_ln56_19_reg_1184[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_14,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_13,
      O => \add_ln56_19_reg_1184[3]_i_3_n_0\
    );
\add_ln56_19_reg_1184[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_15,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_14,
      O => \add_ln56_19_reg_1184[3]_i_4_n_0\
    );
\add_ln56_19_reg_1184[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_16,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_15,
      O => \add_ln56_19_reg_1184[3]_i_5_n_0\
    );
\add_ln56_19_reg_1184[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_9,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_8,
      O => \add_ln56_19_reg_1184[7]_i_2_n_0\
    );
\add_ln56_19_reg_1184[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_10,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_9,
      O => \add_ln56_19_reg_1184[7]_i_3_n_0\
    );
\add_ln56_19_reg_1184[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_11,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_10,
      O => \add_ln56_19_reg_1184[7]_i_4_n_0\
    );
\add_ln56_19_reg_1184[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U28_n_12,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U27_n_11,
      O => \add_ln56_19_reg_1184[7]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(0),
      Q => add_ln56_19_reg_1184(0),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(10),
      Q => add_ln56_19_reg_1184(10),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(11),
      Q => add_ln56_19_reg_1184(11),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_19_reg_1184_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_19_reg_1184_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_19_reg_1184[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_7,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_8,
      O(3 downto 0) => add_ln56_19_fu_622_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_5,
      S(1) => \add_ln56_19_reg_1184[11]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[11]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(1),
      Q => add_ln56_19_reg_1184(1),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(2),
      Q => add_ln56_19_reg_1184(2),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(3),
      Q => add_ln56_19_reg_1184(3),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_19_reg_1184_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_19_reg_1184_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_16,
      O(3 downto 0) => add_ln56_19_fu_622_p2(3 downto 0),
      S(3) => \add_ln56_19_reg_1184[3]_i_2_n_0\,
      S(2) => \add_ln56_19_reg_1184[3]_i_3_n_0\,
      S(1) => \add_ln56_19_reg_1184[3]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[3]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(4),
      Q => add_ln56_19_reg_1184(4),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(5),
      Q => add_ln56_19_reg_1184(5),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(6),
      Q => add_ln56_19_reg_1184(6),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(7),
      Q => add_ln56_19_reg_1184(7),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_19_reg_1184_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_19_reg_1184_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_19_reg_1184_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_19_reg_1184_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_19_reg_1184_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_9,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_10,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_11,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_12,
      O(3 downto 0) => add_ln56_19_fu_622_p2(7 downto 4),
      S(3) => \add_ln56_19_reg_1184[7]_i_2_n_0\,
      S(2) => \add_ln56_19_reg_1184[7]_i_3_n_0\,
      S(1) => \add_ln56_19_reg_1184[7]_i_4_n_0\,
      S(0) => \add_ln56_19_reg_1184[7]_i_5_n_0\
    );
\add_ln56_19_reg_1184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(8),
      Q => add_ln56_19_reg_1184(8),
      R => '0'
    );
\add_ln56_19_reg_1184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_19_fu_622_p2(9),
      Q => add_ln56_19_reg_1184(9),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_50,
      Q => add_ln56_1_reg_1149(0),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_40,
      Q => add_ln56_1_reg_1149(10),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_49,
      Q => add_ln56_1_reg_1149(1),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_48,
      Q => add_ln56_1_reg_1149(2),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_47,
      Q => add_ln56_1_reg_1149(3),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_46,
      Q => add_ln56_1_reg_1149(4),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_45,
      Q => add_ln56_1_reg_1149(5),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_44,
      Q => add_ln56_1_reg_1149(6),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_43,
      Q => add_ln56_1_reg_1149(7),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_42,
      Q => add_ln56_1_reg_1149(8),
      R => '0'
    );
\add_ln56_1_reg_1149_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U18_n_41,
      Q => add_ln56_1_reg_1149(9),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_15,
      Q => add_ln56_21_reg_1189(0),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_5,
      Q => add_ln56_21_reg_1189(10),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_14,
      Q => add_ln56_21_reg_1189(1),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_13,
      Q => add_ln56_21_reg_1189(2),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_12,
      Q => add_ln56_21_reg_1189(3),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_11,
      Q => add_ln56_21_reg_1189(4),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_10,
      Q => add_ln56_21_reg_1189(5),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_9,
      Q => add_ln56_21_reg_1189(6),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_8,
      Q => add_ln56_21_reg_1189(7),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_7,
      Q => add_ln56_21_reg_1189(8),
      R => '0'
    );
\add_ln56_21_reg_1189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U29_n_6,
      Q => add_ln56_21_reg_1189(9),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_15,
      Q => add_ln56_22_reg_1194(0),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_5,
      Q => add_ln56_22_reg_1194(10),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_14,
      Q => add_ln56_22_reg_1194(1),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_13,
      Q => add_ln56_22_reg_1194(2),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_12,
      Q => add_ln56_22_reg_1194(3),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_11,
      Q => add_ln56_22_reg_1194(4),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_10,
      Q => add_ln56_22_reg_1194(5),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_9,
      Q => add_ln56_22_reg_1194(6),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_8,
      Q => add_ln56_22_reg_1194(7),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_7,
      Q => add_ln56_22_reg_1194(8),
      R => '0'
    );
\add_ln56_22_reg_1194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U30_n_6,
      Q => add_ln56_22_reg_1194(9),
      R => '0'
    );
\add_ln56_26_reg_1199[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_6,
      O => \add_ln56_26_reg_1199[11]_i_2_n_0\
    );
\add_ln56_26_reg_1199[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_7,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_6,
      O => \add_ln56_26_reg_1199[11]_i_4_n_0\
    );
\add_ln56_26_reg_1199[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_8,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_7,
      O => \add_ln56_26_reg_1199[11]_i_5_n_0\
    );
\add_ln56_26_reg_1199[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_13,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_12,
      O => \add_ln56_26_reg_1199[3]_i_2_n_0\
    );
\add_ln56_26_reg_1199[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_14,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_13,
      O => \add_ln56_26_reg_1199[3]_i_3_n_0\
    );
\add_ln56_26_reg_1199[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_15,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_14,
      O => \add_ln56_26_reg_1199[3]_i_4_n_0\
    );
\add_ln56_26_reg_1199[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_16,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_15,
      O => \add_ln56_26_reg_1199[3]_i_5_n_0\
    );
\add_ln56_26_reg_1199[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_9,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_8,
      O => \add_ln56_26_reg_1199[7]_i_2_n_0\
    );
\add_ln56_26_reg_1199[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_10,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_9,
      O => \add_ln56_26_reg_1199[7]_i_3_n_0\
    );
\add_ln56_26_reg_1199[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_11,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_10,
      O => \add_ln56_26_reg_1199[7]_i_4_n_0\
    );
\add_ln56_26_reg_1199[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U32_n_12,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U31_n_11,
      O => \add_ln56_26_reg_1199[7]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(0),
      Q => add_ln56_26_reg_1199(0),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(10),
      Q => add_ln56_26_reg_1199(10),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(11),
      Q => add_ln56_26_reg_1199(11),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_26_reg_1199_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_26_reg_1199_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_26_reg_1199[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_7,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_8,
      O(3 downto 0) => add_ln56_26_fu_634_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_5,
      S(1) => \add_ln56_26_reg_1199[11]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[11]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(1),
      Q => add_ln56_26_reg_1199(1),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(2),
      Q => add_ln56_26_reg_1199(2),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(3),
      Q => add_ln56_26_reg_1199(3),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_26_reg_1199_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_26_reg_1199_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_13,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_14,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_15,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_16,
      O(3 downto 0) => add_ln56_26_fu_634_p2(3 downto 0),
      S(3) => \add_ln56_26_reg_1199[3]_i_2_n_0\,
      S(2) => \add_ln56_26_reg_1199[3]_i_3_n_0\,
      S(1) => \add_ln56_26_reg_1199[3]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[3]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(4),
      Q => add_ln56_26_reg_1199(4),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(5),
      Q => add_ln56_26_reg_1199(5),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(6),
      Q => add_ln56_26_reg_1199(6),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(7),
      Q => add_ln56_26_reg_1199(7),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_26_reg_1199_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_26_reg_1199_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_26_reg_1199_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_26_reg_1199_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_26_reg_1199_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_9,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_10,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_11,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_12,
      O(3 downto 0) => add_ln56_26_fu_634_p2(7 downto 4),
      S(3) => \add_ln56_26_reg_1199[7]_i_2_n_0\,
      S(2) => \add_ln56_26_reg_1199[7]_i_3_n_0\,
      S(1) => \add_ln56_26_reg_1199[7]_i_4_n_0\,
      S(0) => \add_ln56_26_reg_1199[7]_i_5_n_0\
    );
\add_ln56_26_reg_1199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(8),
      Q => add_ln56_26_reg_1199(8),
      R => '0'
    );
\add_ln56_26_reg_1199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_26_fu_634_p2(9),
      Q => add_ln56_26_reg_1199(9),
      R => '0'
    );
\add_ln56_5_reg_1154[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_38,
      O => \add_ln56_5_reg_1154[11]_i_2_n_0\
    );
\add_ln56_5_reg_1154[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_39,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_41,
      O => \add_ln56_5_reg_1154[11]_i_4_n_0\
    );
\add_ln56_5_reg_1154[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_40,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_42,
      O => \add_ln56_5_reg_1154[11]_i_5_n_0\
    );
\add_ln56_5_reg_1154[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_45,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_47,
      O => \add_ln56_5_reg_1154[3]_i_2_n_0\
    );
\add_ln56_5_reg_1154[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_46,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_48,
      O => \add_ln56_5_reg_1154[3]_i_3_n_0\
    );
\add_ln56_5_reg_1154[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_47,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_49,
      O => \add_ln56_5_reg_1154[3]_i_4_n_0\
    );
\add_ln56_5_reg_1154[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_48,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_50,
      O => \add_ln56_5_reg_1154[3]_i_5_n_0\
    );
\add_ln56_5_reg_1154[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_41,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_43,
      O => \add_ln56_5_reg_1154[7]_i_2_n_0\
    );
\add_ln56_5_reg_1154[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_42,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_44,
      O => \add_ln56_5_reg_1154[7]_i_3_n_0\
    );
\add_ln56_5_reg_1154[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_43,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_45,
      O => \add_ln56_5_reg_1154[7]_i_4_n_0\
    );
\add_ln56_5_reg_1154[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_2s_10s_11_4_1_U20_n_44,
      I1 => mac_muladd_8s_2s_10s_11_4_1_U19_n_46,
      O => \add_ln56_5_reg_1154[7]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(0),
      Q => add_ln56_5_reg_1154(0),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(10),
      Q => add_ln56_5_reg_1154(10),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(11),
      Q => add_ln56_5_reg_1154(11),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_5_reg_1154_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln56_5_reg_1154_reg[11]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[11]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln56_5_reg_1154[11]_i_2_n_0\,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_39,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_40,
      O(3 downto 0) => add_ln56_5_fu_598_p2(11 downto 8),
      S(3) => '1',
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_37,
      S(1) => \add_ln56_5_reg_1154[11]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[11]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(1),
      Q => add_ln56_5_reg_1154(1),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(2),
      Q => add_ln56_5_reg_1154(2),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(3),
      Q => add_ln56_5_reg_1154(3),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln56_5_reg_1154_reg[3]_i_1_n_0\,
      CO(2) => \add_ln56_5_reg_1154_reg[3]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[3]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_45,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_46,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_47,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_48,
      O(3 downto 0) => add_ln56_5_fu_598_p2(3 downto 0),
      S(3) => \add_ln56_5_reg_1154[3]_i_2_n_0\,
      S(2) => \add_ln56_5_reg_1154[3]_i_3_n_0\,
      S(1) => \add_ln56_5_reg_1154[3]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[3]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(4),
      Q => add_ln56_5_reg_1154(4),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(5),
      Q => add_ln56_5_reg_1154(5),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(6),
      Q => add_ln56_5_reg_1154(6),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(7),
      Q => add_ln56_5_reg_1154(7),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln56_5_reg_1154_reg[3]_i_1_n_0\,
      CO(3) => \add_ln56_5_reg_1154_reg[7]_i_1_n_0\,
      CO(2) => \add_ln56_5_reg_1154_reg[7]_i_1_n_1\,
      CO(1) => \add_ln56_5_reg_1154_reg[7]_i_1_n_2\,
      CO(0) => \add_ln56_5_reg_1154_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_41,
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_42,
      DI(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_43,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_44,
      O(3 downto 0) => add_ln56_5_fu_598_p2(7 downto 4),
      S(3) => \add_ln56_5_reg_1154[7]_i_2_n_0\,
      S(2) => \add_ln56_5_reg_1154[7]_i_3_n_0\,
      S(1) => \add_ln56_5_reg_1154[7]_i_4_n_0\,
      S(0) => \add_ln56_5_reg_1154[7]_i_5_n_0\
    );
\add_ln56_5_reg_1154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(8),
      Q => add_ln56_5_reg_1154(8),
      R => '0'
    );
\add_ln56_5_reg_1154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln56_5_fu_598_p2(9),
      Q => add_ln56_5_reg_1154(9),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_15,
      Q => add_ln56_7_reg_1159(0),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_5,
      Q => add_ln56_7_reg_1159(10),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_14,
      Q => add_ln56_7_reg_1159(1),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_13,
      Q => add_ln56_7_reg_1159(2),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_12,
      Q => add_ln56_7_reg_1159(3),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_11,
      Q => add_ln56_7_reg_1159(4),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_10,
      Q => add_ln56_7_reg_1159(5),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_9,
      Q => add_ln56_7_reg_1159(6),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_8,
      Q => add_ln56_7_reg_1159(7),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_7,
      Q => add_ln56_7_reg_1159(8),
      R => '0'
    );
\add_ln56_7_reg_1159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U21_n_6,
      Q => add_ln56_7_reg_1159(9),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_15,
      Q => add_ln56_8_reg_1164(0),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_5,
      Q => add_ln56_8_reg_1164(10),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_14,
      Q => add_ln56_8_reg_1164(1),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_13,
      Q => add_ln56_8_reg_1164(2),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_12,
      Q => add_ln56_8_reg_1164(3),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_11,
      Q => add_ln56_8_reg_1164(4),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_10,
      Q => add_ln56_8_reg_1164(5),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_9,
      Q => add_ln56_8_reg_1164(6),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_8,
      Q => add_ln56_8_reg_1164(7),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_7,
      Q => add_ln56_8_reg_1164(8),
      R => '0'
    );
\add_ln56_8_reg_1164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mac_muladd_8s_2s_10s_11_4_1_U22_n_6,
      Q => add_ln56_8_reg_1164(9),
      R => '0'
    );
\add_ln56_reg_1144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(0),
      Q => add_ln56_reg_1144(0),
      R => '0'
    );
\add_ln56_reg_1144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(10),
      Q => add_ln56_reg_1144(10),
      R => '0'
    );
\add_ln56_reg_1144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(1),
      Q => add_ln56_reg_1144(1),
      R => '0'
    );
\add_ln56_reg_1144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(2),
      Q => add_ln56_reg_1144(2),
      R => '0'
    );
\add_ln56_reg_1144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(3),
      Q => add_ln56_reg_1144(3),
      R => '0'
    );
\add_ln56_reg_1144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(4),
      Q => add_ln56_reg_1144(4),
      R => '0'
    );
\add_ln56_reg_1144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(5),
      Q => add_ln56_reg_1144(5),
      R => '0'
    );
\add_ln56_reg_1144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(6),
      Q => add_ln56_reg_1144(6),
      R => '0'
    );
\add_ln56_reg_1144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(7),
      Q => add_ln56_reg_1144(7),
      R => '0'
    );
\add_ln56_reg_1144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(8),
      Q => add_ln56_reg_1144(8),
      R => '0'
    );
\add_ln56_reg_1144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => P(9),
      Q => add_ln56_reg_1144(9),
      R => '0'
    );
\input_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => input_0_val_int_reg(0),
      R => '0'
    );
\input_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => input_0_val_int_reg(1),
      R => '0'
    );
\input_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => input_0_val_int_reg(2),
      R => '0'
    );
\input_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => input_0_val_int_reg(3),
      R => '0'
    );
\input_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => input_0_val_int_reg(4),
      R => '0'
    );
\input_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => input_0_val_int_reg(5),
      R => '0'
    );
\input_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => input_0_val_int_reg(6),
      R => '0'
    );
\input_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => input_0_val_int_reg(7),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[0]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[1]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(1),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[2]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(2),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[3]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[4]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(4),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[5]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(5),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[6]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(6),
      R => '0'
    );
\input_1_val_read_reg_947_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_1_val_read_reg_947_reg[7]_srl2_n_0\,
      Q => \^input_1_val_read_reg_947_pp0_iter1_reg\(7),
      R => '0'
    );
\input_1_val_read_reg_947_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(0),
      Q => \input_1_val_read_reg_947_reg[0]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(1),
      Q => \input_1_val_read_reg_947_reg[1]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(2),
      Q => \input_1_val_read_reg_947_reg[2]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(3),
      Q => \input_1_val_read_reg_947_reg[3]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(4),
      Q => \input_1_val_read_reg_947_reg[4]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(5),
      Q => \input_1_val_read_reg_947_reg[5]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(6),
      Q => \input_1_val_read_reg_947_reg[6]_srl2_n_0\
    );
\input_1_val_read_reg_947_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_1(7),
      Q => \input_1_val_read_reg_947_reg[7]_srl2_n_0\
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[0]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[1]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(1),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[2]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(2),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[3]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[4]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(4),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[5]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(5),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[6]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(6),
      R => '0'
    );
\input_2_val_read_reg_942_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_2_val_read_reg_942_reg[7]_srl2_n_0\,
      Q => \^input_2_val_read_reg_942_pp0_iter1_reg\(7),
      R => '0'
    );
\input_2_val_read_reg_942_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(0),
      Q => \input_2_val_read_reg_942_reg[0]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(1),
      Q => \input_2_val_read_reg_942_reg[1]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(2),
      Q => \input_2_val_read_reg_942_reg[2]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(3),
      Q => \input_2_val_read_reg_942_reg[3]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(4),
      Q => \input_2_val_read_reg_942_reg[4]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(5),
      Q => \input_2_val_read_reg_942_reg[5]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(6),
      Q => \input_2_val_read_reg_942_reg[6]_srl2_n_0\
    );
\input_2_val_read_reg_942_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_2(7),
      Q => \input_2_val_read_reg_942_reg[7]_srl2_n_0\
    );
\input_3_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(0),
      Q => input_3_val_int_reg(0),
      R => '0'
    );
\input_3_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(1),
      Q => input_3_val_int_reg(1),
      R => '0'
    );
\input_3_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(2),
      Q => input_3_val_int_reg(2),
      R => '0'
    );
\input_3_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(3),
      Q => input_3_val_int_reg(3),
      R => '0'
    );
\input_3_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(4),
      Q => input_3_val_int_reg(4),
      R => '0'
    );
\input_3_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(5),
      Q => input_3_val_int_reg(5),
      R => '0'
    );
\input_3_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(6),
      Q => input_3_val_int_reg(6),
      R => '0'
    );
\input_3_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_3_val_int_reg_reg[7]_0\(7),
      Q => input_3_val_int_reg(7),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[0]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[1]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(1),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[2]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(2),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[3]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[4]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(4),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[5]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(5),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[6]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(6),
      R => '0'
    );
\input_4_val_read_reg_937_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_4_val_read_reg_937_reg[7]_srl2_n_0\,
      Q => \^input_4_val_read_reg_937_pp0_iter1_reg\(7),
      R => '0'
    );
\input_4_val_read_reg_937_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(0),
      Q => \input_4_val_read_reg_937_reg[0]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(1),
      Q => \input_4_val_read_reg_937_reg[1]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(2),
      Q => \input_4_val_read_reg_937_reg[2]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(3),
      Q => \input_4_val_read_reg_937_reg[3]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(4),
      Q => \input_4_val_read_reg_937_reg[4]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(5),
      Q => \input_4_val_read_reg_937_reg[5]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(6),
      Q => \input_4_val_read_reg_937_reg[6]_srl2_n_0\
    );
\input_4_val_read_reg_937_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_4(7),
      Q => \input_4_val_read_reg_937_reg[7]_srl2_n_0\
    );
\input_5_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(0),
      Q => input_5_val_int_reg(0),
      R => '0'
    );
\input_5_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(1),
      Q => input_5_val_int_reg(1),
      R => '0'
    );
\input_5_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(2),
      Q => input_5_val_int_reg(2),
      R => '0'
    );
\input_5_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(3),
      Q => input_5_val_int_reg(3),
      R => '0'
    );
\input_5_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(4),
      Q => input_5_val_int_reg(4),
      R => '0'
    );
\input_5_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(5),
      Q => input_5_val_int_reg(5),
      R => '0'
    );
\input_5_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(6),
      Q => input_5_val_int_reg(6),
      R => '0'
    );
\input_5_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_5_val_int_reg_reg[7]_0\(7),
      Q => input_5_val_int_reg(7),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[0]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[1]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(1),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[2]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(2),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[3]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[4]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(4),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[5]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(5),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[6]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(6),
      R => '0'
    );
\input_6_val_read_reg_932_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_6_val_read_reg_932_reg[7]_srl2_n_0\,
      Q => \^input_6_val_read_reg_932_pp0_iter1_reg\(7),
      R => '0'
    );
\input_6_val_read_reg_932_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(0),
      Q => \input_6_val_read_reg_932_reg[0]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(1),
      Q => \input_6_val_read_reg_932_reg[1]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(2),
      Q => \input_6_val_read_reg_932_reg[2]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(3),
      Q => \input_6_val_read_reg_932_reg[3]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(4),
      Q => \input_6_val_read_reg_932_reg[4]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(5),
      Q => \input_6_val_read_reg_932_reg[5]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(6),
      Q => \input_6_val_read_reg_932_reg[6]_srl2_n_0\
    );
\input_6_val_read_reg_932_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => img_neg_6(7),
      Q => \input_6_val_read_reg_932_reg[7]_srl2_n_0\
    );
\input_7_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(0),
      Q => input_7_val_int_reg(0),
      R => '0'
    );
\input_7_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(1),
      Q => input_7_val_int_reg(1),
      R => '0'
    );
\input_7_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(2),
      Q => input_7_val_int_reg(2),
      R => '0'
    );
\input_7_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(3),
      Q => input_7_val_int_reg(3),
      R => '0'
    );
\input_7_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(4),
      Q => input_7_val_int_reg(4),
      R => '0'
    );
\input_7_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(5),
      Q => input_7_val_int_reg(5),
      R => '0'
    );
\input_7_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(6),
      Q => input_7_val_int_reg(6),
      R => '0'
    );
\input_7_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_7_val_int_reg_reg[7]_0\(7),
      Q => input_7_val_int_reg(7),
      R => '0'
    );
mac_muladd_8s_2s_10s_11_4_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1
     port map (
      C(7 downto 0) => C(8 downto 1),
      CO(0) => mul_2s_8s_10_1_1_U1_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_37,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_0,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_15,
      W1_1_0_int_reg(1 downto 0) => W1_1_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_38,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_39,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_16,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_17,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_18,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_23,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_24,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_25,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_30,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_31,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_32,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_9,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_10,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_11,
      \a_reg_reg[6]_2\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_19,
      \a_reg_reg[6]_2\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_20,
      \a_reg_reg[6]_2\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_21,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_22,
      \a_reg_reg[6]_3\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_26,
      \a_reg_reg[6]_3\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_27,
      \a_reg_reg[6]_3\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_28,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_29,
      \a_reg_reg[6]_4\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_33,
      \a_reg_reg[6]_4\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_34,
      \a_reg_reg[6]_4\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_35,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_36,
      \a_reg_reg[7]\(7 downto 0) => input_0_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      b_reg(1 downto 0) => b_reg(1 downto 0),
      \m_reg_reg[0]\ => \m_reg_reg[0]\,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]_0\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_1\,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]\(2 downto 0),
      \m_reg_reg[4]_0\(0) => \m_reg_reg[4]_0\(0),
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_31\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_32\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_33\,
      \m_reg_reg[8]\(2 downto 0) => \m_reg_reg[8]\(2 downto 0),
      \p_reg_reg[10]\(10 downto 0) => P(10 downto 0),
      \p_reg_reg[3]\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_64
     port map (
      CO(0) => mul_2s_8s_10_1_1_U2_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_37,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_0,
      O(3) => mul_2s_8s_10_1_1_U2_n_0,
      O(2) => mul_2s_8s_10_1_1_U2_n_1,
      O(1) => mul_2s_8s_10_1_1_U2_n_2,
      O(0) => mul_2s_8s_10_1_1_U2_n_3,
      Q(7 downto 0) => \a_reg_reg[7]\(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_15,
      W1_2_0_int_reg(1 downto 0) => W1_2_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_38,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_39,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_16,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_25,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_30,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_31,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_32,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_9,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_10,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_11,
      \a_reg_reg[6]_2\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      \a_reg_reg[6]_2\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      \a_reg_reg[6]_2\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      \a_reg_reg[6]_3\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_26,
      \a_reg_reg[6]_3\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_27,
      \a_reg_reg[6]_3\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_28,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_29,
      \a_reg_reg[6]_4\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_33,
      \a_reg_reg[6]_4\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_34,
      \a_reg_reg[6]_4\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_35,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_36,
      \a_reg_reg[7]\(7 downto 0) => input_3_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      \m_reg_reg[0]\ => \m_reg_reg[0]_2\,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]_3\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_4\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_5\,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_7\(2 downto 0),
      \m_reg_reg[4]_0\(0) => \m_reg_reg[4]_8\(0),
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_34\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_35\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_36\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_37\,
      \m_reg_reg[8]\(2 downto 0) => \m_reg_reg[8]_3\(2 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U18_n_40,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U18_n_41,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U18_n_42,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U18_n_43,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U18_n_44,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U18_n_45,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U18_n_46,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_47,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_48,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_49,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_50,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U2_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U2_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U2_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U2_n_7,
      \p_reg_reg[3]\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_65
     port map (
      CO(0) => mul_2s_8s_10_1_1_U3_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_37,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_0,
      O(3) => mul_2s_8s_10_1_1_U3_n_0,
      O(2) => mul_2s_8s_10_1_1_U3_n_1,
      O(1) => mul_2s_8s_10_1_1_U3_n_2,
      O(0) => mul_2s_8s_10_1_1_U3_n_3,
      Q(7 downto 0) => \a_reg_reg[7]_0\(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_15,
      W1_4_0_int_reg(1 downto 0) => W1_4_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_38,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_39,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_16,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_25,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_30,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_31,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_32,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_9,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_10,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_11,
      \a_reg_reg[6]_2\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      \a_reg_reg[6]_2\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      \a_reg_reg[6]_2\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      \a_reg_reg[6]_3\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_26,
      \a_reg_reg[6]_3\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_27,
      \a_reg_reg[6]_3\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_28,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_29,
      \a_reg_reg[6]_4\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_33,
      \a_reg_reg[6]_4\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_34,
      \a_reg_reg[6]_4\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_35,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_36,
      \a_reg_reg[7]\(7 downto 0) => input_5_val_int_reg(7 downto 0),
      ap_clk => ap_clk,
      \m_reg_reg[0]\ => \m_reg_reg[0]_6\,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]_7\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_8\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_9\,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_15\(2 downto 0),
      \m_reg_reg[4]_0\(0) => \m_reg_reg[4]_16\(0),
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_38\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_39\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_40\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_41\,
      \m_reg_reg[8]\(2 downto 0) => \m_reg_reg[8]_7\(2 downto 0),
      \p_reg_reg[10]\(10) => mac_muladd_8s_2s_10s_11_4_1_U19_n_40,
      \p_reg_reg[10]\(9) => mac_muladd_8s_2s_10s_11_4_1_U19_n_41,
      \p_reg_reg[10]\(8) => mac_muladd_8s_2s_10s_11_4_1_U19_n_42,
      \p_reg_reg[10]\(7) => mac_muladd_8s_2s_10s_11_4_1_U19_n_43,
      \p_reg_reg[10]\(6) => mac_muladd_8s_2s_10s_11_4_1_U19_n_44,
      \p_reg_reg[10]\(5) => mac_muladd_8s_2s_10s_11_4_1_U19_n_45,
      \p_reg_reg[10]\(4) => mac_muladd_8s_2s_10s_11_4_1_U19_n_46,
      \p_reg_reg[10]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_47,
      \p_reg_reg[10]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_48,
      \p_reg_reg[10]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_49,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_50,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U3_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U3_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U3_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U3_n_7,
      \p_reg_reg[3]\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U20: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_66
     port map (
      CO(0) => mul_2s_8s_10_1_1_U4_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_49,
      DI(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_0,
      O(3) => mul_2s_8s_10_1_1_U4_n_0,
      O(2) => mul_2s_8s_10_1_1_U4_n_1,
      O(1) => mul_2s_8s_10_1_1_U4_n_2,
      O(0) => mul_2s_8s_10_1_1_U4_n_3,
      Q(7 downto 0) => \a_reg_reg[7]_1\(7 downto 0),
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_15,
      W1_6_0_int_reg(1 downto 0) => W1_6_0_int_reg(1 downto 0),
      \a_reg_reg[0]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_50,
      \a_reg_reg[0]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_51,
      \a_reg_reg[2]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_16,
      \a_reg_reg[2]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      \a_reg_reg[2]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      \a_reg_reg[2]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      \a_reg_reg[2]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      \a_reg_reg[2]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_25,
      \a_reg_reg[2]_1\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_30,
      \a_reg_reg[2]_1\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_31,
      \a_reg_reg[2]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_32,
      \a_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_9,
      \a_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_10,
      \a_reg_reg[6]_1\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_11,
      \a_reg_reg[6]_2\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      \a_reg_reg[6]_2\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      \a_reg_reg[6]_2\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      \a_reg_reg[6]_2\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      \a_reg_reg[6]_3\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_26,
      \a_reg_reg[6]_3\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_27,
      \a_reg_reg[6]_3\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_28,
      \a_reg_reg[6]_3\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_29,
      \a_reg_reg[6]_4\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_33,
      \a_reg_reg[6]_4\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_34,
      \a_reg_reg[6]_4\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_35,
      \a_reg_reg[6]_4\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_36,
      \a_reg_reg[7]\(7 downto 0) => input_7_val_int_reg(7 downto 0),
      \add_ln56_5_reg_1154_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_40,
      ap_clk => ap_clk,
      \m_reg_reg[0]\ => \m_reg_reg[0]_10\,
      \m_reg_reg[0]_0\ => \m_reg_reg[0]_11\,
      \m_reg_reg[0]_1\ => \m_reg_reg[0]_12\,
      \m_reg_reg[0]_2\ => \m_reg_reg[0]_13\,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_23\(2 downto 0),
      \m_reg_reg[4]_0\(0) => \m_reg_reg[4]_24\(0),
      \m_reg_reg[4]_1\ => \m_reg_reg[4]_42\,
      \m_reg_reg[4]_2\ => \m_reg_reg[4]_43\,
      \m_reg_reg[4]_3\ => \m_reg_reg[4]_44\,
      \m_reg_reg[4]_4\ => \m_reg_reg[4]_45\,
      \m_reg_reg[8]\(2 downto 0) => \m_reg_reg[8]_11\(2 downto 0),
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_37,
      \p_reg_reg[10]_0\(10) => mac_muladd_8s_2s_10s_11_4_1_U20_n_38,
      \p_reg_reg[10]_0\(9) => mac_muladd_8s_2s_10s_11_4_1_U20_n_39,
      \p_reg_reg[10]_0\(8) => mac_muladd_8s_2s_10s_11_4_1_U20_n_40,
      \p_reg_reg[10]_0\(7) => mac_muladd_8s_2s_10s_11_4_1_U20_n_41,
      \p_reg_reg[10]_0\(6) => mac_muladd_8s_2s_10s_11_4_1_U20_n_42,
      \p_reg_reg[10]_0\(5) => mac_muladd_8s_2s_10s_11_4_1_U20_n_43,
      \p_reg_reg[10]_0\(4) => mac_muladd_8s_2s_10s_11_4_1_U20_n_44,
      \p_reg_reg[10]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_45,
      \p_reg_reg[10]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_46,
      \p_reg_reg[10]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_47,
      \p_reg_reg[10]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_48,
      \p_reg_reg[10]_1\(3) => mul_2s_8s_10_1_1_U4_n_4,
      \p_reg_reg[10]_1\(2) => mul_2s_8s_10_1_1_U4_n_5,
      \p_reg_reg[10]_1\(1) => mul_2s_8s_10_1_1_U4_n_6,
      \p_reg_reg[10]_1\(0) => mul_2s_8s_10_1_1_U4_n_7,
      \p_reg_reg[3]\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_67
     port map (
      CO(0) => mul_2s_8s_10_1_1_U5_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_37,
      DI(3) => \m_reg_reg[8]_0\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_9,
      DI(1 downto 0) => \m_reg_reg[8]_0\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U5_n_0,
      O(2) => mul_2s_8s_10_1_1_U5_n_1,
      O(1) => mul_2s_8s_10_1_1_U5_n_2,
      O(0) => mul_2s_8s_10_1_1_U5_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U21_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U21_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U21_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U21_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U21_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U21_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U21_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_16,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_17,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_18,
      S(0) => \m_reg_reg[4]_2\(0),
      W1_1_1_int_reg(1 downto 0) => W1_1_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_0,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_1,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_2,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_3,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_1\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_19,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_20,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_21,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_22,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U5_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U5_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U5_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U5_n_7,
      \p_reg_reg[3]\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_68
     port map (
      CO(0) => mul_2s_8s_10_1_1_U6_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_37,
      DI(3) => \m_reg_reg[8]_4\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_9,
      DI(1 downto 0) => \m_reg_reg[8]_4\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U6_n_0,
      O(2) => mul_2s_8s_10_1_1_U6_n_1,
      O(1) => mul_2s_8s_10_1_1_U6_n_2,
      O(0) => mul_2s_8s_10_1_1_U6_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U22_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U22_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U22_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U22_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U22_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U22_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U22_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_16,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_17,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_18,
      S(0) => \m_reg_reg[4]_10\(0),
      W1_2_1_int_reg(1 downto 0) => W1_2_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_0,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_1,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_2,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_3,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_9\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_19,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_20,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_21,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_22,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U6_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U6_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U6_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U6_n_7,
      \p_reg_reg[3]\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_69
     port map (
      CO(0) => mul_2s_8s_10_1_1_U7_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_37,
      DI(3) => \m_reg_reg[8]_8\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_9,
      DI(1 downto 0) => \m_reg_reg[8]_8\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U7_n_0,
      O(2) => mul_2s_8s_10_1_1_U7_n_1,
      O(1) => mul_2s_8s_10_1_1_U7_n_2,
      O(0) => mul_2s_8s_10_1_1_U7_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U23_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U23_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U23_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U23_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U23_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U23_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U23_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_16,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_17,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_18,
      S(0) => \m_reg_reg[4]_18\(0),
      W1_4_1_int_reg(1 downto 0) => W1_4_1_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_0,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_1,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_2,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_3,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_17\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_19,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_20,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_21,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_22,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U7_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U7_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U7_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U7_n_7,
      \p_reg_reg[3]\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_70
     port map (
      CO(0) => mul_2s_8s_10_1_1_U8_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_49,
      DI(3) => \m_reg_reg[8]_12\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_9,
      DI(1 downto 0) => \m_reg_reg[8]_12\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U8_n_0,
      O(2) => mul_2s_8s_10_1_1_U8_n_1,
      O(1) => mul_2s_8s_10_1_1_U8_n_2,
      O(0) => mul_2s_8s_10_1_1_U8_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U24_n_6,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U24_n_7,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U24_n_8,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U24_n_9,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U24_n_10,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U24_n_11,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U24_n_12,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_13,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_14,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_15,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_16,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_16,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_17,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_18,
      S(0) => \m_reg_reg[4]_26\(0),
      W1_6_1_int_reg(1 downto 0) => W1_6_1_int_reg(1 downto 0),
      \add_ln56_12_reg_1169_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_5,
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_0,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_1,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_2,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_3,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_25\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_19,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_20,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_21,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_22,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_5,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U8_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U8_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U8_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U8_n_7,
      \p_reg_reg[3]\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_71
     port map (
      CO(0) => mul_2s_8s_10_1_1_U9_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_38,
      DI(3) => \m_reg_reg[8]_1\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_10,
      DI(1 downto 0) => \m_reg_reg[8]_1\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U9_n_0,
      O(2) => mul_2s_8s_10_1_1_U9_n_1,
      O(1) => mul_2s_8s_10_1_1_U9_n_2,
      O(0) => mul_2s_8s_10_1_1_U9_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U25_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U25_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U25_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U25_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U25_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U25_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U25_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_23,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_24,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_25,
      S(0) => \m_reg_reg[4]_4\(0),
      W1_1_2_int_reg(1 downto 0) => W1_1_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_0,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_1,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_2,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_3,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_3\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_26,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_27,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_28,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_29,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U9_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U9_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U9_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U9_n_7,
      \p_reg_reg[3]\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_72
     port map (
      CO(0) => mul_2s_8s_10_1_1_U10_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_38,
      DI(3) => \m_reg_reg[8]_5\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_10,
      DI(1 downto 0) => \m_reg_reg[8]_5\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U10_n_0,
      O(2) => mul_2s_8s_10_1_1_U10_n_1,
      O(1) => mul_2s_8s_10_1_1_U10_n_2,
      O(0) => mul_2s_8s_10_1_1_U10_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U26_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U26_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U26_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U26_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U26_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U26_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U26_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_23,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_24,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_25,
      S(0) => \m_reg_reg[4]_12\(0),
      W1_2_2_int_reg(1 downto 0) => W1_2_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_0,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_1,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_2,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_3,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_11\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_26,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_27,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_28,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_29,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U10_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U10_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U10_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U10_n_7,
      \p_reg_reg[3]\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_73
     port map (
      CO(0) => mul_2s_8s_10_1_1_U11_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_38,
      DI(3) => \m_reg_reg[8]_9\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_10,
      DI(1 downto 0) => \m_reg_reg[8]_9\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U11_n_0,
      O(2) => mul_2s_8s_10_1_1_U11_n_1,
      O(1) => mul_2s_8s_10_1_1_U11_n_2,
      O(0) => mul_2s_8s_10_1_1_U11_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U27_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U27_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U27_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U27_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U27_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U27_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U27_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_23,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_24,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_25,
      S(0) => \m_reg_reg[4]_20\(0),
      W1_4_2_int_reg(1 downto 0) => W1_4_2_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_0,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_1,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_2,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_3,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_19\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_26,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_27,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_28,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_29,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U11_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U11_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U11_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U11_n_7,
      \p_reg_reg[3]\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_74
     port map (
      CO(0) => mul_2s_8s_10_1_1_U12_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_50,
      DI(3) => \m_reg_reg[8]_13\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_10,
      DI(1 downto 0) => \m_reg_reg[8]_13\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U12_n_0,
      O(2) => mul_2s_8s_10_1_1_U12_n_1,
      O(1) => mul_2s_8s_10_1_1_U12_n_2,
      O(0) => mul_2s_8s_10_1_1_U12_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U28_n_6,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U28_n_7,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U28_n_8,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U28_n_9,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U28_n_10,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U28_n_11,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U28_n_12,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_13,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_14,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_15,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_16,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_23,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_24,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_25,
      S(0) => \m_reg_reg[4]_28\(0),
      W1_6_2_int_reg(1 downto 0) => W1_6_2_int_reg(1 downto 0),
      \add_ln56_19_reg_1184_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_5,
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_0,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_1,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_2,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_3,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_27\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_26,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_27,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_28,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_29,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_5,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U12_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U12_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U12_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U12_n_7,
      \p_reg_reg[3]\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U29: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_75
     port map (
      CO(0) => mul_2s_8s_10_1_1_U13_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_39,
      DI(3) => \m_reg_reg[8]_2\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_11,
      DI(1 downto 0) => \m_reg_reg[8]_2\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U13_n_0,
      O(2) => mul_2s_8s_10_1_1_U13_n_1,
      O(1) => mul_2s_8s_10_1_1_U13_n_2,
      O(0) => mul_2s_8s_10_1_1_U13_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U29_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U29_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U29_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U29_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U29_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U29_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U29_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_30,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_31,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_32,
      S(0) => \m_reg_reg[4]_6\(0),
      W1_1_3_int_reg(1 downto 0) => W1_1_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_0,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_1,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_2,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_3,
      \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_5\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_33,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_34,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_35,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_36,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U13_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U13_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U13_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U13_n_7,
      \p_reg_reg[3]\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_76
     port map (
      CO(0) => mul_2s_8s_10_1_1_U14_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_39,
      DI(3) => \m_reg_reg[8]_6\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_11,
      DI(1 downto 0) => \m_reg_reg[8]_6\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U14_n_0,
      O(2) => mul_2s_8s_10_1_1_U14_n_1,
      O(1) => mul_2s_8s_10_1_1_U14_n_2,
      O(0) => mul_2s_8s_10_1_1_U14_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U30_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U30_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U30_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U30_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U30_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U30_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U30_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_30,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_31,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_32,
      S(0) => \m_reg_reg[4]_14\(0),
      W1_2_3_int_reg(1 downto 0) => W1_2_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_0,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_1,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_2,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_3,
      \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_13\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_33,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_34,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_35,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_36,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U14_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U14_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U14_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U14_n_7,
      \p_reg_reg[3]\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_77
     port map (
      CO(0) => mul_2s_8s_10_1_1_U15_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_39,
      DI(3) => \m_reg_reg[8]_10\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_11,
      DI(1 downto 0) => \m_reg_reg[8]_10\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U15_n_0,
      O(2) => mul_2s_8s_10_1_1_U15_n_1,
      O(1) => mul_2s_8s_10_1_1_U15_n_2,
      O(0) => mul_2s_8s_10_1_1_U15_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U31_n_5,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U31_n_6,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U31_n_7,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U31_n_8,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U31_n_9,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U31_n_10,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U31_n_11,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_12,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_13,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_14,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_15,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_30,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_31,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_32,
      S(0) => \m_reg_reg[4]_22\(0),
      W1_4_3_int_reg(1 downto 0) => W1_4_3_int_reg(1 downto 0),
      ap_clk => ap_clk,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_0,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_1,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_2,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_3,
      \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_21\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_33,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_34,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_35,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_36,
      \p_reg_reg[10]\(3) => mul_2s_8s_10_1_1_U15_n_4,
      \p_reg_reg[10]\(2) => mul_2s_8s_10_1_1_U15_n_5,
      \p_reg_reg[10]\(1) => mul_2s_8s_10_1_1_U15_n_6,
      \p_reg_reg[10]\(0) => mul_2s_8s_10_1_1_U15_n_7,
      \p_reg_reg[3]\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(5)
    );
mac_muladd_8s_2s_10s_11_4_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_2s_10s_11_4_1_78
     port map (
      CO(0) => mul_2s_8s_10_1_1_U16_n_8,
      D(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_51,
      DI(3) => \m_reg_reg[8]_14\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_11,
      DI(1 downto 0) => \m_reg_reg[8]_14\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U16_n_0,
      O(2) => mul_2s_8s_10_1_1_U16_n_1,
      O(1) => mul_2s_8s_10_1_1_U16_n_2,
      O(0) => mul_2s_8s_10_1_1_U16_n_3,
      Q(10) => mac_muladd_8s_2s_10s_11_4_1_U32_n_6,
      Q(9) => mac_muladd_8s_2s_10s_11_4_1_U32_n_7,
      Q(8) => mac_muladd_8s_2s_10s_11_4_1_U32_n_8,
      Q(7) => mac_muladd_8s_2s_10s_11_4_1_U32_n_9,
      Q(6) => mac_muladd_8s_2s_10s_11_4_1_U32_n_10,
      Q(5) => mac_muladd_8s_2s_10s_11_4_1_U32_n_11,
      Q(4) => mac_muladd_8s_2s_10s_11_4_1_U32_n_12,
      Q(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_13,
      Q(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_14,
      Q(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_15,
      Q(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_16,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_30,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_31,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_32,
      S(0) => \m_reg_reg[4]_30\(0),
      W1_6_3_int_reg(1 downto 0) => W1_6_3_int_reg(1 downto 0),
      \add_ln56_26_reg_1199_reg[11]\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_5,
      ap_clk => ap_clk,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_0,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_1,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_2,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_3,
      \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_4,
      \m_reg_reg[4]\(2 downto 0) => \m_reg_reg[4]_29\(2 downto 0),
      \m_reg_reg[8]\(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_33,
      \m_reg_reg[8]\(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_34,
      \m_reg_reg[8]\(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_35,
      \m_reg_reg[8]\(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_36,
      \p_reg_reg[10]\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_5,
      \p_reg_reg[10]_0\(3) => mul_2s_8s_10_1_1_U16_n_4,
      \p_reg_reg[10]_0\(2) => mul_2s_8s_10_1_1_U16_n_5,
      \p_reg_reg[10]_0\(1) => mul_2s_8s_10_1_1_U16_n_6,
      \p_reg_reg[10]_0\(0) => mul_2s_8s_10_1_1_U16_n_7,
      \p_reg_reg[3]\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry__0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(6),
      \tmp_product__0_carry__0_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(7),
      \tmp_product__0_carry__0_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry__0_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4),
      \tmp_product__0_carry__0_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(5)
    );
mul_2s_8s_10_1_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1
     port map (
      C(7 downto 0) => C(8 downto 1),
      CO(0) => mul_2s_8s_10_1_1_U1_n_8,
      DI(3) => DI(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_0,
      DI(1 downto 0) => DI(1 downto 0),
      S(0) => S(0),
      W1_1_0_int_reg(1 downto 0) => W1_1_0_int_reg(1 downto 0),
      \p_carry__0_i_3__15\(3) => mac_muladd_8s_2s_10s_11_4_1_U17_n_12,
      \p_carry__0_i_3__15\(2) => mac_muladd_8s_2s_10s_11_4_1_U17_n_13,
      \p_carry__0_i_3__15\(1) => mac_muladd_8s_2s_10s_11_4_1_U17_n_14,
      \p_carry__0_i_3__15\(0) => mac_muladd_8s_2s_10s_11_4_1_U17_n_15,
      \p_carry_i_3__15\(2 downto 0) => \p_carry_i_3__15\(2 downto 0),
      \tmp_product__0_carry_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_79
     port map (
      CO(0) => mul_2s_8s_10_1_1_U10_n_8,
      DI(3) => \p_carry__0_i_3__21\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__21\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U10_n_0,
      O(2) => mul_2s_8s_10_1_1_U10_n_1,
      O(1) => mul_2s_8s_10_1_1_U10_n_2,
      O(0) => mul_2s_8s_10_1_1_U10_n_3,
      W1_2_2_int_reg(1 downto 0) => W1_2_2_int_reg(1 downto 0),
      \W1_2_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U10_n_4,
      \W1_2_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U10_n_5,
      \W1_2_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U10_n_6,
      \W1_2_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U10_n_7,
      \p_carry__0_i_3__21\(3) => mac_muladd_8s_2s_10s_11_4_1_U26_n_1,
      \p_carry__0_i_3__21\(2) => mac_muladd_8s_2s_10s_11_4_1_U26_n_2,
      \p_carry__0_i_3__21\(1) => mac_muladd_8s_2s_10s_11_4_1_U26_n_3,
      \p_carry__0_i_3__21\(0) => mac_muladd_8s_2s_10s_11_4_1_U26_n_4,
      \p_carry_i_3__21\(2 downto 0) => \p_carry_i_3__21\(2 downto 0),
      \p_carry_i_3__21_0\(0) => \p_carry_i_3__21_0\(0),
      \tmp_product__0_carry_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_80
     port map (
      CO(0) => mul_2s_8s_10_1_1_U11_n_8,
      DI(3) => \p_carry__0_i_3__25\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__25\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U11_n_0,
      O(2) => mul_2s_8s_10_1_1_U11_n_1,
      O(1) => mul_2s_8s_10_1_1_U11_n_2,
      O(0) => mul_2s_8s_10_1_1_U11_n_3,
      W1_4_2_int_reg(1 downto 0) => W1_4_2_int_reg(1 downto 0),
      \W1_4_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U11_n_4,
      \W1_4_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U11_n_5,
      \W1_4_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U11_n_6,
      \W1_4_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U11_n_7,
      \p_carry__0_i_3__25\(3) => mac_muladd_8s_2s_10s_11_4_1_U27_n_1,
      \p_carry__0_i_3__25\(2) => mac_muladd_8s_2s_10s_11_4_1_U27_n_2,
      \p_carry__0_i_3__25\(1) => mac_muladd_8s_2s_10s_11_4_1_U27_n_3,
      \p_carry__0_i_3__25\(0) => mac_muladd_8s_2s_10s_11_4_1_U27_n_4,
      \p_carry_i_3__25\(2 downto 0) => \p_carry_i_3__25\(2 downto 0),
      \p_carry_i_3__25_0\(0) => \p_carry_i_3__25_0\(0),
      \tmp_product__0_carry_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_81
     port map (
      CO(0) => mul_2s_8s_10_1_1_U12_n_8,
      DI(3) => \p_carry__0_i_3__29\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__29\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U12_n_0,
      O(2) => mul_2s_8s_10_1_1_U12_n_1,
      O(1) => mul_2s_8s_10_1_1_U12_n_2,
      O(0) => mul_2s_8s_10_1_1_U12_n_3,
      W1_6_2_int_reg(1 downto 0) => W1_6_2_int_reg(1 downto 0),
      \W1_6_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U12_n_4,
      \W1_6_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U12_n_5,
      \W1_6_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U12_n_6,
      \W1_6_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U12_n_7,
      \p_carry__0_i_3__29\(3) => mac_muladd_8s_2s_10s_11_4_1_U28_n_1,
      \p_carry__0_i_3__29\(2) => mac_muladd_8s_2s_10s_11_4_1_U28_n_2,
      \p_carry__0_i_3__29\(1) => mac_muladd_8s_2s_10s_11_4_1_U28_n_3,
      \p_carry__0_i_3__29\(0) => mac_muladd_8s_2s_10s_11_4_1_U28_n_4,
      \p_carry_i_3__29\(2 downto 0) => \p_carry_i_3__29\(2 downto 0),
      \p_carry_i_3__29_0\(0) => \p_carry_i_3__29_0\(0),
      \tmp_product__0_carry_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_82
     port map (
      CO(0) => mul_2s_8s_10_1_1_U13_n_8,
      DI(3) => \p_carry__0_i_3__18\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__18\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U13_n_0,
      O(2) => mul_2s_8s_10_1_1_U13_n_1,
      O(1) => mul_2s_8s_10_1_1_U13_n_2,
      O(0) => mul_2s_8s_10_1_1_U13_n_3,
      W1_1_3_int_reg(1 downto 0) => W1_1_3_int_reg(1 downto 0),
      \W1_1_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U13_n_4,
      \W1_1_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U13_n_5,
      \W1_1_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U13_n_6,
      \W1_1_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U13_n_7,
      \p_carry__0_i_3__18\(3) => mac_muladd_8s_2s_10s_11_4_1_U29_n_1,
      \p_carry__0_i_3__18\(2) => mac_muladd_8s_2s_10s_11_4_1_U29_n_2,
      \p_carry__0_i_3__18\(1) => mac_muladd_8s_2s_10s_11_4_1_U29_n_3,
      \p_carry__0_i_3__18\(0) => mac_muladd_8s_2s_10s_11_4_1_U29_n_4,
      \p_carry_i_3__18\(2 downto 0) => \p_carry_i_3__18\(2 downto 0),
      \p_carry_i_3__18_0\(0) => \p_carry_i_3__18_0\(0),
      \tmp_product__0_carry_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_83
     port map (
      CO(0) => mul_2s_8s_10_1_1_U14_n_8,
      DI(3) => \p_carry__0_i_3__22\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__22\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U14_n_0,
      O(2) => mul_2s_8s_10_1_1_U14_n_1,
      O(1) => mul_2s_8s_10_1_1_U14_n_2,
      O(0) => mul_2s_8s_10_1_1_U14_n_3,
      W1_2_3_int_reg(1 downto 0) => W1_2_3_int_reg(1 downto 0),
      \W1_2_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U14_n_4,
      \W1_2_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U14_n_5,
      \W1_2_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U14_n_6,
      \W1_2_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U14_n_7,
      \p_carry__0_i_3__22\(3) => mac_muladd_8s_2s_10s_11_4_1_U30_n_1,
      \p_carry__0_i_3__22\(2) => mac_muladd_8s_2s_10s_11_4_1_U30_n_2,
      \p_carry__0_i_3__22\(1) => mac_muladd_8s_2s_10s_11_4_1_U30_n_3,
      \p_carry__0_i_3__22\(0) => mac_muladd_8s_2s_10s_11_4_1_U30_n_4,
      \p_carry_i_3__22\(2 downto 0) => \p_carry_i_3__22\(2 downto 0),
      \p_carry_i_3__22_0\(0) => \p_carry_i_3__22_0\(0),
      \tmp_product__0_carry_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_84
     port map (
      CO(0) => mul_2s_8s_10_1_1_U15_n_8,
      DI(3) => \p_carry__0_i_3__26\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__26\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U15_n_0,
      O(2) => mul_2s_8s_10_1_1_U15_n_1,
      O(1) => mul_2s_8s_10_1_1_U15_n_2,
      O(0) => mul_2s_8s_10_1_1_U15_n_3,
      W1_4_3_int_reg(1 downto 0) => W1_4_3_int_reg(1 downto 0),
      \W1_4_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U15_n_4,
      \W1_4_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U15_n_5,
      \W1_4_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U15_n_6,
      \W1_4_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U15_n_7,
      \p_carry__0_i_3__26\(3) => mac_muladd_8s_2s_10s_11_4_1_U31_n_1,
      \p_carry__0_i_3__26\(2) => mac_muladd_8s_2s_10s_11_4_1_U31_n_2,
      \p_carry__0_i_3__26\(1) => mac_muladd_8s_2s_10s_11_4_1_U31_n_3,
      \p_carry__0_i_3__26\(0) => mac_muladd_8s_2s_10s_11_4_1_U31_n_4,
      \p_carry_i_3__26\(2 downto 0) => \p_carry_i_3__26\(2 downto 0),
      \p_carry_i_3__26_0\(0) => \p_carry_i_3__26_0\(0),
      \tmp_product__0_carry_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_85
     port map (
      CO(0) => mul_2s_8s_10_1_1_U16_n_8,
      DI(3) => \p_carry__0_i_3__30\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__30\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U16_n_0,
      O(2) => mul_2s_8s_10_1_1_U16_n_1,
      O(1) => mul_2s_8s_10_1_1_U16_n_2,
      O(0) => mul_2s_8s_10_1_1_U16_n_3,
      W1_6_3_int_reg(1 downto 0) => W1_6_3_int_reg(1 downto 0),
      \W1_6_3_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U16_n_4,
      \W1_6_3_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U16_n_5,
      \W1_6_3_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U16_n_6,
      \W1_6_3_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U16_n_7,
      \p_carry__0_i_3__30\(3) => mac_muladd_8s_2s_10s_11_4_1_U32_n_1,
      \p_carry__0_i_3__30\(2) => mac_muladd_8s_2s_10s_11_4_1_U32_n_2,
      \p_carry__0_i_3__30\(1) => mac_muladd_8s_2s_10s_11_4_1_U32_n_3,
      \p_carry__0_i_3__30\(0) => mac_muladd_8s_2s_10s_11_4_1_U32_n_4,
      \p_carry_i_3__30\(2 downto 0) => \p_carry_i_3__30\(2 downto 0),
      \p_carry_i_3__30_0\(0) => \p_carry_i_3__30_0\(0),
      \tmp_product__0_carry_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_86
     port map (
      CO(0) => mul_2s_8s_10_1_1_U2_n_8,
      DI(3) => \p_carry__0_i_3__19\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__19\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U2_n_0,
      O(2) => mul_2s_8s_10_1_1_U2_n_1,
      O(1) => mul_2s_8s_10_1_1_U2_n_2,
      O(0) => mul_2s_8s_10_1_1_U2_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U18_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U18_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U18_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U18_n_15,
      W1_2_0_int_reg(1 downto 0) => W1_2_0_int_reg(1 downto 0),
      \W1_2_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U2_n_4,
      \W1_2_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U2_n_5,
      \W1_2_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U2_n_6,
      \W1_2_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U2_n_7,
      \p_carry_i_3__19\(2 downto 0) => \p_carry_i_3__19\(2 downto 0),
      \p_carry_i_3__19_0\(0) => \p_carry_i_3__19_0\(0),
      \tmp_product__0_carry_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_87
     port map (
      CO(0) => mul_2s_8s_10_1_1_U3_n_8,
      DI(3) => \p_carry__0_i_3__23\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__23\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U3_n_0,
      O(2) => mul_2s_8s_10_1_1_U3_n_1,
      O(1) => mul_2s_8s_10_1_1_U3_n_2,
      O(0) => mul_2s_8s_10_1_1_U3_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U19_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U19_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U19_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U19_n_15,
      W1_4_0_int_reg(1 downto 0) => W1_4_0_int_reg(1 downto 0),
      \W1_4_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U3_n_4,
      \W1_4_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U3_n_5,
      \W1_4_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U3_n_6,
      \W1_4_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U3_n_7,
      \p_carry_i_3__23\(2 downto 0) => \p_carry_i_3__23\(2 downto 0),
      \p_carry_i_3__23_0\(0) => \p_carry_i_3__23_0\(0),
      \tmp_product__0_carry_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_88
     port map (
      CO(0) => mul_2s_8s_10_1_1_U4_n_8,
      DI(3) => \p_carry__0_i_3__27\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__27\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U4_n_0,
      O(2) => mul_2s_8s_10_1_1_U4_n_1,
      O(1) => mul_2s_8s_10_1_1_U4_n_2,
      O(0) => mul_2s_8s_10_1_1_U4_n_3,
      S(3) => mac_muladd_8s_2s_10s_11_4_1_U20_n_12,
      S(2) => mac_muladd_8s_2s_10s_11_4_1_U20_n_13,
      S(1) => mac_muladd_8s_2s_10s_11_4_1_U20_n_14,
      S(0) => mac_muladd_8s_2s_10s_11_4_1_U20_n_15,
      W1_6_0_int_reg(1 downto 0) => W1_6_0_int_reg(1 downto 0),
      \W1_6_0_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U4_n_4,
      \W1_6_0_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U4_n_5,
      \W1_6_0_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U4_n_6,
      \W1_6_0_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U4_n_7,
      \p_carry_i_3__27\(2 downto 0) => \p_carry_i_3__27\(2 downto 0),
      \p_carry_i_3__27_0\(0) => \p_carry_i_3__27_0\(0),
      \tmp_product__0_carry_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_89
     port map (
      CO(0) => mul_2s_8s_10_1_1_U5_n_8,
      DI(3) => \p_carry__0_i_3__16\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__16\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U5_n_0,
      O(2) => mul_2s_8s_10_1_1_U5_n_1,
      O(1) => mul_2s_8s_10_1_1_U5_n_2,
      O(0) => mul_2s_8s_10_1_1_U5_n_3,
      W1_1_1_int_reg(1 downto 0) => W1_1_1_int_reg(1 downto 0),
      \W1_1_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U5_n_4,
      \W1_1_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U5_n_5,
      \W1_1_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U5_n_6,
      \W1_1_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U5_n_7,
      \p_carry__0_i_3__16\(3) => mac_muladd_8s_2s_10s_11_4_1_U21_n_1,
      \p_carry__0_i_3__16\(2) => mac_muladd_8s_2s_10s_11_4_1_U21_n_2,
      \p_carry__0_i_3__16\(1) => mac_muladd_8s_2s_10s_11_4_1_U21_n_3,
      \p_carry__0_i_3__16\(0) => mac_muladd_8s_2s_10s_11_4_1_U21_n_4,
      \p_carry_i_3__16\(2 downto 0) => \p_carry_i_3__16\(2 downto 0),
      \p_carry_i_3__16_0\(0) => \p_carry_i_3__16_0\(0),
      \tmp_product__0_carry_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_90
     port map (
      CO(0) => mul_2s_8s_10_1_1_U6_n_8,
      DI(3) => \p_carry__0_i_3__20\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__20\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U6_n_0,
      O(2) => mul_2s_8s_10_1_1_U6_n_1,
      O(1) => mul_2s_8s_10_1_1_U6_n_2,
      O(0) => mul_2s_8s_10_1_1_U6_n_3,
      W1_2_1_int_reg(1 downto 0) => W1_2_1_int_reg(1 downto 0),
      \W1_2_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U6_n_4,
      \W1_2_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U6_n_5,
      \W1_2_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U6_n_6,
      \W1_2_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U6_n_7,
      \p_carry__0_i_3__20\(3) => mac_muladd_8s_2s_10s_11_4_1_U22_n_1,
      \p_carry__0_i_3__20\(2) => mac_muladd_8s_2s_10s_11_4_1_U22_n_2,
      \p_carry__0_i_3__20\(1) => mac_muladd_8s_2s_10s_11_4_1_U22_n_3,
      \p_carry__0_i_3__20\(0) => mac_muladd_8s_2s_10s_11_4_1_U22_n_4,
      \p_carry_i_3__20\(2 downto 0) => \p_carry_i_3__20\(2 downto 0),
      \p_carry_i_3__20_0\(0) => \p_carry_i_3__20_0\(0),
      \tmp_product__0_carry_0\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_2_val_read_reg_942_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_91
     port map (
      CO(0) => mul_2s_8s_10_1_1_U7_n_8,
      DI(3) => \p_carry__0_i_3__24\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__24\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U7_n_0,
      O(2) => mul_2s_8s_10_1_1_U7_n_1,
      O(1) => mul_2s_8s_10_1_1_U7_n_2,
      O(0) => mul_2s_8s_10_1_1_U7_n_3,
      W1_4_1_int_reg(1 downto 0) => W1_4_1_int_reg(1 downto 0),
      \W1_4_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U7_n_4,
      \W1_4_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U7_n_5,
      \W1_4_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U7_n_6,
      \W1_4_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U7_n_7,
      \p_carry__0_i_3__24\(3) => mac_muladd_8s_2s_10s_11_4_1_U23_n_1,
      \p_carry__0_i_3__24\(2) => mac_muladd_8s_2s_10s_11_4_1_U23_n_2,
      \p_carry__0_i_3__24\(1) => mac_muladd_8s_2s_10s_11_4_1_U23_n_3,
      \p_carry__0_i_3__24\(0) => mac_muladd_8s_2s_10s_11_4_1_U23_n_4,
      \p_carry_i_3__24\(2 downto 0) => \p_carry_i_3__24\(2 downto 0),
      \p_carry_i_3__24_0\(0) => \p_carry_i_3__24_0\(0),
      \tmp_product__0_carry_0\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_4_val_read_reg_937_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_92
     port map (
      CO(0) => mul_2s_8s_10_1_1_U8_n_8,
      DI(3) => \p_carry__0_i_3__28\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__28\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U8_n_0,
      O(2) => mul_2s_8s_10_1_1_U8_n_1,
      O(1) => mul_2s_8s_10_1_1_U8_n_2,
      O(0) => mul_2s_8s_10_1_1_U8_n_3,
      W1_6_1_int_reg(1 downto 0) => W1_6_1_int_reg(1 downto 0),
      \W1_6_1_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U8_n_4,
      \W1_6_1_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U8_n_5,
      \W1_6_1_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U8_n_6,
      \W1_6_1_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U8_n_7,
      \p_carry__0_i_3__28\(3) => mac_muladd_8s_2s_10s_11_4_1_U24_n_1,
      \p_carry__0_i_3__28\(2) => mac_muladd_8s_2s_10s_11_4_1_U24_n_2,
      \p_carry__0_i_3__28\(1) => mac_muladd_8s_2s_10s_11_4_1_U24_n_3,
      \p_carry__0_i_3__28\(0) => mac_muladd_8s_2s_10s_11_4_1_U24_n_4,
      \p_carry_i_3__28\(2 downto 0) => \p_carry_i_3__28\(2 downto 0),
      \p_carry_i_3__28_0\(0) => \p_carry_i_3__28_0\(0),
      \tmp_product__0_carry_0\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_6_val_read_reg_932_pp0_iter1_reg\(4)
    );
mul_2s_8s_10_1_1_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_2s_8s_10_1_1_93
     port map (
      CO(0) => mul_2s_8s_10_1_1_U9_n_8,
      DI(3) => \p_carry__0_i_3__17\(2),
      DI(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_0,
      DI(1 downto 0) => \p_carry__0_i_3__17\(1 downto 0),
      O(3) => mul_2s_8s_10_1_1_U9_n_0,
      O(2) => mul_2s_8s_10_1_1_U9_n_1,
      O(1) => mul_2s_8s_10_1_1_U9_n_2,
      O(0) => mul_2s_8s_10_1_1_U9_n_3,
      W1_1_2_int_reg(1 downto 0) => W1_1_2_int_reg(1 downto 0),
      \W1_1_2_int_reg_reg[0]\(3) => mul_2s_8s_10_1_1_U9_n_4,
      \W1_1_2_int_reg_reg[0]\(2) => mul_2s_8s_10_1_1_U9_n_5,
      \W1_1_2_int_reg_reg[0]\(1) => mul_2s_8s_10_1_1_U9_n_6,
      \W1_1_2_int_reg_reg[0]\(0) => mul_2s_8s_10_1_1_U9_n_7,
      \p_carry__0_i_3__17\(3) => mac_muladd_8s_2s_10s_11_4_1_U25_n_1,
      \p_carry__0_i_3__17\(2) => mac_muladd_8s_2s_10s_11_4_1_U25_n_2,
      \p_carry__0_i_3__17\(1) => mac_muladd_8s_2s_10s_11_4_1_U25_n_3,
      \p_carry__0_i_3__17\(0) => mac_muladd_8s_2s_10s_11_4_1_U25_n_4,
      \p_carry_i_3__17\(2 downto 0) => \p_carry_i_3__17\(2 downto 0),
      \p_carry_i_3__17_0\(0) => \p_carry_i_3__17_0\(0),
      \tmp_product__0_carry_0\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(0),
      \tmp_product__0_carry_1\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(1),
      \tmp_product__0_carry_2\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(2),
      \tmp_product__0_carry_3\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(3),
      \tmp_product__0_carry_4\ => \^input_1_val_read_reg_947_pp0_iter1_reg\(4)
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(6),
      I1 => add_ln56_22_reg_1194(6),
      I2 => add_ln56_26_reg_1199(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(5),
      I1 => add_ln56_22_reg_1194(5),
      I2 => add_ln56_26_reg_1199(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(4),
      I1 => add_ln56_22_reg_1194(4),
      I2 => add_ln56_26_reg_1199(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(3),
      I1 => add_ln56_22_reg_1194(3),
      I2 => add_ln56_26_reg_1199(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(7),
      I1 => add_ln56_22_reg_1194(7),
      I2 => add_ln56_26_reg_1199(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(6),
      I1 => add_ln56_22_reg_1194(6),
      I2 => add_ln56_26_reg_1199(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(5),
      I1 => add_ln56_22_reg_1194(5),
      I2 => add_ln56_26_reg_1199(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(4),
      I1 => add_ln56_22_reg_1194(4),
      I2 => add_ln56_26_reg_1199(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(2),
      I1 => add_ln56_22_reg_1194(2),
      I2 => add_ln56_26_reg_1199(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(1),
      I1 => add_ln56_22_reg_1194(1),
      I2 => add_ln56_26_reg_1199(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(0),
      I1 => add_ln56_22_reg_1194(0),
      I2 => add_ln56_26_reg_1199(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(3),
      I1 => add_ln56_22_reg_1194(3),
      I2 => add_ln56_26_reg_1199(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(2),
      I1 => add_ln56_22_reg_1194(2),
      I2 => add_ln56_26_reg_1199(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(1),
      I1 => add_ln56_22_reg_1194(1),
      I2 => add_ln56_26_reg_1199(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_21_reg_1189(0),
      I1 => add_ln56_22_reg_1194(0),
      I2 => add_ln56_26_reg_1199(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(9),
      I1 => add_ln56_22_reg_1194(9),
      I2 => add_ln56_26_reg_1199(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(8),
      I1 => add_ln56_22_reg_1194(8),
      I2 => add_ln56_26_reg_1199(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_21_reg_1189(7),
      I1 => add_ln56_22_reg_1194(7),
      I2 => add_ln56_26_reg_1199(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_26_reg_1199(10),
      I1 => add_ln56_22_reg_1194(10),
      I2 => add_ln56_21_reg_1189(10),
      I3 => add_ln56_26_reg_1199(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0\,
      I1 => add_ln56_22_reg_1194(10),
      I2 => add_ln56_21_reg_1189(10),
      I3 => add_ln56_26_reg_1199(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(9),
      I1 => add_ln56_22_reg_1194(9),
      I2 => add_ln56_26_reg_1199(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_21_reg_1189(8),
      I1 => add_ln56_22_reg_1194(8),
      I2 => add_ln56_26_reg_1199(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0\,
      O(3) => x_3_fu_751_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(6),
      I1 => add_ln56_15_reg_1179(6),
      I2 => add_ln56_19_reg_1184(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(5),
      I1 => add_ln56_15_reg_1179(5),
      I2 => add_ln56_19_reg_1184(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(4),
      I1 => add_ln56_15_reg_1179(4),
      I2 => add_ln56_19_reg_1184(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(3),
      I1 => add_ln56_15_reg_1179(3),
      I2 => add_ln56_19_reg_1184(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(7),
      I1 => add_ln56_15_reg_1179(7),
      I2 => add_ln56_19_reg_1184(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(6),
      I1 => add_ln56_15_reg_1179(6),
      I2 => add_ln56_19_reg_1184(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(5),
      I1 => add_ln56_15_reg_1179(5),
      I2 => add_ln56_19_reg_1184(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(4),
      I1 => add_ln56_15_reg_1179(4),
      I2 => add_ln56_19_reg_1184(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(2),
      I1 => add_ln56_15_reg_1179(2),
      I2 => add_ln56_19_reg_1184(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(1),
      I1 => add_ln56_15_reg_1179(1),
      I2 => add_ln56_19_reg_1184(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(0),
      I1 => add_ln56_15_reg_1179(0),
      I2 => add_ln56_19_reg_1184(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(3),
      I1 => add_ln56_15_reg_1179(3),
      I2 => add_ln56_19_reg_1184(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(2),
      I1 => add_ln56_15_reg_1179(2),
      I2 => add_ln56_19_reg_1184(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(1),
      I1 => add_ln56_15_reg_1179(1),
      I2 => add_ln56_19_reg_1184(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_14_reg_1174(0),
      I1 => add_ln56_15_reg_1179(0),
      I2 => add_ln56_19_reg_1184(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(9),
      I1 => add_ln56_15_reg_1179(9),
      I2 => add_ln56_19_reg_1184(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(8),
      I1 => add_ln56_15_reg_1179(8),
      I2 => add_ln56_19_reg_1184(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_14_reg_1174(7),
      I1 => add_ln56_15_reg_1179(7),
      I2 => add_ln56_19_reg_1184(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_19_reg_1184(10),
      I1 => add_ln56_15_reg_1179(10),
      I2 => add_ln56_14_reg_1174(10),
      I3 => add_ln56_19_reg_1184(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0\,
      I1 => add_ln56_15_reg_1179(10),
      I2 => add_ln56_14_reg_1174(10),
      I3 => add_ln56_19_reg_1184(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(9),
      I1 => add_ln56_15_reg_1179(9),
      I2 => add_ln56_19_reg_1184(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_14_reg_1174(8),
      I1 => add_ln56_15_reg_1179(8),
      I2 => add_ln56_19_reg_1184(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0\,
      O(3) => x_5_fu_718_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(6),
      I1 => add_ln56_8_reg_1164(6),
      I2 => add_ln56_12_reg_1169(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(5),
      I1 => add_ln56_8_reg_1164(5),
      I2 => add_ln56_12_reg_1169(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(4),
      I1 => add_ln56_8_reg_1164(4),
      I2 => add_ln56_12_reg_1169(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(3),
      I1 => add_ln56_8_reg_1164(3),
      I2 => add_ln56_12_reg_1169(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(7),
      I1 => add_ln56_8_reg_1164(7),
      I2 => add_ln56_12_reg_1169(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(6),
      I1 => add_ln56_8_reg_1164(6),
      I2 => add_ln56_12_reg_1169(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(5),
      I1 => add_ln56_8_reg_1164(5),
      I2 => add_ln56_12_reg_1169(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(4),
      I1 => add_ln56_8_reg_1164(4),
      I2 => add_ln56_12_reg_1169(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(2),
      I1 => add_ln56_8_reg_1164(2),
      I2 => add_ln56_12_reg_1169(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(1),
      I1 => add_ln56_8_reg_1164(1),
      I2 => add_ln56_12_reg_1169(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(0),
      I1 => add_ln56_8_reg_1164(0),
      I2 => add_ln56_12_reg_1169(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(3),
      I1 => add_ln56_8_reg_1164(3),
      I2 => add_ln56_12_reg_1169(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(2),
      I1 => add_ln56_8_reg_1164(2),
      I2 => add_ln56_12_reg_1169(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(1),
      I1 => add_ln56_8_reg_1164(1),
      I2 => add_ln56_12_reg_1169(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_7_reg_1159(0),
      I1 => add_ln56_8_reg_1164(0),
      I2 => add_ln56_12_reg_1169(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(9),
      I1 => add_ln56_8_reg_1164(9),
      I2 => add_ln56_12_reg_1169(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(8),
      I1 => add_ln56_8_reg_1164(8),
      I2 => add_ln56_12_reg_1169(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_7_reg_1159(7),
      I1 => add_ln56_8_reg_1164(7),
      I2 => add_ln56_12_reg_1169(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_12_reg_1169(10),
      I1 => add_ln56_8_reg_1164(10),
      I2 => add_ln56_7_reg_1159(10),
      I3 => add_ln56_12_reg_1169(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0\,
      I1 => add_ln56_8_reg_1164(10),
      I2 => add_ln56_7_reg_1159(10),
      I3 => add_ln56_12_reg_1169(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(9),
      I1 => add_ln56_8_reg_1164(9),
      I2 => add_ln56_12_reg_1169(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_7_reg_1159(8),
      I1 => add_ln56_8_reg_1164(8),
      I2 => add_ln56_12_reg_1169(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0\,
      O(3) => x_4_fu_685_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(6),
      I1 => add_ln56_1_reg_1149(6),
      I2 => add_ln56_5_reg_1154(6),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(5),
      I1 => add_ln56_1_reg_1149(5),
      I2 => add_ln56_5_reg_1154(5),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(4),
      I1 => add_ln56_1_reg_1149(4),
      I2 => add_ln56_5_reg_1154(4),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(3),
      I1 => add_ln56_1_reg_1149(3),
      I2 => add_ln56_5_reg_1154(3),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(7),
      I1 => add_ln56_1_reg_1149(7),
      I2 => add_ln56_5_reg_1154(7),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(6),
      I1 => add_ln56_1_reg_1149(6),
      I2 => add_ln56_5_reg_1154(6),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(5),
      I1 => add_ln56_1_reg_1149(5),
      I2 => add_ln56_5_reg_1154(5),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(4),
      I1 => add_ln56_1_reg_1149(4),
      I2 => add_ln56_5_reg_1154(4),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(2),
      I1 => add_ln56_1_reg_1149(2),
      I2 => add_ln56_5_reg_1154(2),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(1),
      I1 => add_ln56_1_reg_1149(1),
      I2 => add_ln56_5_reg_1154(1),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(0),
      I1 => add_ln56_1_reg_1149(0),
      I2 => add_ln56_5_reg_1154(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(3),
      I1 => add_ln56_1_reg_1149(3),
      I2 => add_ln56_5_reg_1154(3),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(2),
      I1 => add_ln56_1_reg_1149(2),
      I2 => add_ln56_5_reg_1154(2),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(1),
      I1 => add_ln56_1_reg_1149(1),
      I2 => add_ln56_5_reg_1154(1),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln56_reg_1144(0),
      I1 => add_ln56_1_reg_1149(0),
      I2 => add_ln56_5_reg_1154(0),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(9),
      I1 => add_ln56_1_reg_1149(9),
      I2 => add_ln56_5_reg_1154(9),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(8),
      I1 => add_ln56_1_reg_1149(8),
      I2 => add_ln56_5_reg_1154(8),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln56_reg_1144(7),
      I1 => add_ln56_1_reg_1149(7),
      I2 => add_ln56_5_reg_1154(7),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => add_ln56_5_reg_1154(10),
      I1 => add_ln56_1_reg_1149(10),
      I2 => add_ln56_reg_1144(10),
      I3 => add_ln56_5_reg_1154(11),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0\,
      I1 => add_ln56_1_reg_1149(10),
      I2 => add_ln56_reg_1144(10),
      I3 => add_ln56_5_reg_1154(10),
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(9),
      I1 => add_ln56_1_reg_1149(9),
      I2 => add_ln56_5_reg_1154(9),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln56_reg_1144(8),
      I1 => add_ln56_1_reg_1149(8),
      I2 => add_ln56_5_reg_1154(8),
      I3 => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0\,
      O => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0\,
      CO(3) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0\,
      O(3) => x_fu_652_p2(0),
      O(2 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0\
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0\,
      CO(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0\,
      CO(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_1\,
      CO(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_2\,
      CO(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0\,
      DI(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0\,
      DI(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0\,
      DI(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0\,
      O(3 downto 0) => \NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0\,
      S(2) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0\,
      S(1) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0\,
      S(0) => \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_updateHidden is
  port (
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    W1_1_30 : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed : in STD_LOGIC_VECTOR ( 0 to 0 );
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    img_pos_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    img_pos_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_pos_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    W1_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_0_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_2_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_4_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_5_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_6_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    W1_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_updateHidden_fu_493_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_updateHidden;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_updateHidden is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal grp_updateHidden_fu_493_W1_1_3_o_ap_vld : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U106_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U90_n_6 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_0 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_1 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_2 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_3 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_4 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_5 : STD_LOGIC;
  signal mac_muladd_8s_8s_2s_12_4_1_U98_n_6 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \W1_0_0[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \W1_0_0[1]_i_1\ : label is "soft_lutpair142";
begin
\W1_0_0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      O => \ap_CS_fsm_reg[9]\
    );
\W1_0_0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      I1 => Q(1),
      O => W1_1_30
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_updateHidden_fu_493_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      R => ap_rst
    );
mac_muladd_8s_8s_2s_12_4_1_U100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1
     port map (
      C(0) => p_reg_reg_23(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U101: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_1
     port map (
      C(0) => p_reg_reg_24(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_2
     port map (
      C(0) => p_reg_reg_25(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U103: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_3
     port map (
      C(0) => p_reg_reg_26(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_4
     port map (
      C(0) => p_reg_reg_27(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U105: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_5
     port map (
      C(0) => p_reg_reg_28(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U106: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_6
     port map (
      C(0) => p_reg_reg_29(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0)
    );
mac_muladd_8s_8s_2s_12_4_1_U75: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_7
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => C(0),
      Q(0) => Q(0),
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_8
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg(0),
      Q(0) => Q(0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U77: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_9
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_0(0),
      Q(0) => Q(0),
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_10
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_1(0),
      Q(0) => Q(0),
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_11
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_2(0),
      Q(0) => Q(0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_12
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_3(0),
      Q(0) => Q(0),
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_13
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_4(0),
      Q(0) => Q(0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U82: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_14
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U82_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U82_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U82_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U82_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U82_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U82_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U82_n_6,
      C(0) => p_reg_reg_5(0),
      Q(0) => Q(0),
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0)
    );
mac_muladd_8s_8s_2s_12_4_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_15
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_6(0),
      Q(0) => Q(0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_16
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_7(0),
      Q(0) => Q(0),
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U85: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_17
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_8(0),
      Q(0) => Q(0),
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U86: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_18
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_9(0),
      Q(0) => Q(0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U87: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_19
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_10(0),
      Q(0) => Q(0),
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_20
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_11(0),
      Q(0) => Q(0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U89: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_21
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_12(0),
      Q(0) => Q(0),
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U90: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_22
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U90_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U90_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U90_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U90_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U90_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U90_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U90_n_6,
      C(0) => p_reg_reg_13(0),
      Q(0) => Q(0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0)
    );
mac_muladd_8s_8s_2s_12_4_1_U91: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_23
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_14(0),
      Q(0) => Q(0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_24
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_15(0),
      Q(0) => Q(0),
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_25
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_16(0),
      Q(0) => Q(0),
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U94: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_26
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_17(0),
      Q(0) => Q(0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_27
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_18(0),
      Q(0) => Q(0),
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U96: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_28
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_19(0),
      Q(0) => Q(0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U97: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_29
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_20(0),
      Q(0) => Q(0),
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0)
    );
mac_muladd_8s_8s_2s_12_4_1_U98: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_30
     port map (
      A(6) => mac_muladd_8s_8s_2s_12_4_1_U98_n_0,
      A(5) => mac_muladd_8s_8s_2s_12_4_1_U98_n_1,
      A(4) => mac_muladd_8s_8s_2s_12_4_1_U98_n_2,
      A(3) => mac_muladd_8s_8s_2s_12_4_1_U98_n_3,
      A(2) => mac_muladd_8s_8s_2s_12_4_1_U98_n_4,
      A(1) => mac_muladd_8s_8s_2s_12_4_1_U98_n_5,
      A(0) => mac_muladd_8s_8s_2s_12_4_1_U98_n_6,
      C(0) => p_reg_reg_21(0),
      Q(0) => Q(0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0)
    );
mac_muladd_8s_8s_2s_12_4_1_U99: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mac_muladd_8s_8s_2s_12_4_1_31
     port map (
      C(0) => p_reg_reg_22(0),
      O66(6) => mac_muladd_8s_8s_2s_12_4_1_U106_n_0,
      O66(5) => mac_muladd_8s_8s_2s_12_4_1_U106_n_1,
      O66(4) => mac_muladd_8s_8s_2s_12_4_1_U106_n_2,
      O66(3) => mac_muladd_8s_8s_2s_12_4_1_U106_n_3,
      O66(2) => mac_muladd_8s_8s_2s_12_4_1_U106_n_4,
      O66(1) => mac_muladd_8s_8s_2s_12_4_1_U106_n_5,
      O66(0) => mac_muladd_8s_8s_2s_12_4_1_U106_n_6,
      Q(0) => Q(0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_7_3_o_ap_vld => grp_updateHidden_fu_493_W1_1_3_o_ap_vld,
      ap_clk => ap_clk,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    leds_port : out STD_LOGIC_VECTOR ( 3 downto 0 );
    leds_port_ap_vld : out STD_LOGIC;
    W1_out_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    W1_out_ce0 : out STD_LOGIC;
    W1_out_we0 : out STD_LOGIC;
    W1_out_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    W1_out_address1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    W1_out_ce1 : out STD_LOGIC;
    W1_out_we1 : out STD_LOGIC;
    W1_out_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    W2_out_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W2_out_ce0 : out STD_LOGIC;
    W2_out_we0 : out STD_LOGIC;
    W2_out_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b100000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "12'b000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step is
  signal \<const0>\ : STD_LOGIC;
  signal W1_0_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_0_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_1_30 : STD_LOGIC;
  signal W1_1_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_2_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_3_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_4_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_5_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_0_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_1_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_2_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_6_3_int_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal W1_7_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_out_address1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^w1_out_d0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_out_d1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^w1_out_we1\ : STD_LOGIC;
  signal \^w2_out_ce0\ : STD_LOGIC;
  signal a_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal b_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_forwardHidden_fu_325_ap_return_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_325_ap_return_1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_325_ap_return_2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_325_ap_return_3 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_325_n_100 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_101 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_102 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_103 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_104 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_105 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_106 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_107 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_108 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_109 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_110 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_111 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_112 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_113 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_114 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_115 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_116 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_117 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_118 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_119 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_120 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_121 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_122 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_123 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_124 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_125 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_126 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_127 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_128 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_129 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_130 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_131 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_132 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_133 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_134 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_135 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_136 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_137 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_138 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_139 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_140 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_141 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_142 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_143 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_144 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_145 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_146 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_147 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_148 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_149 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_150 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_151 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_152 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_153 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_154 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_155 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_156 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_157 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_158 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_159 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_160 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_161 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_162 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_163 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_164 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_165 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_166 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_167 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_168 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_169 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_170 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_171 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_172 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_173 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_174 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_175 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_176 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_177 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_178 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_179 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_180 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_181 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_182 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_183 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_184 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_185 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_186 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_187 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_188 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_189 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_190 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_191 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_192 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_193 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_194 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_195 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_196 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_197 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_198 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_199 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_200 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_201 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_202 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_203 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_204 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_205 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_206 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_207 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_208 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_209 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_210 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_211 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_212 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_213 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_214 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_215 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_216 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_217 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_218 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_219 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_220 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_221 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_222 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_223 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_224 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_225 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_226 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_227 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_228 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_229 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_230 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_231 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_232 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_233 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_234 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_235 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_236 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_237 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_238 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_239 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_24 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_240 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_241 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_242 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_243 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_244 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_245 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_246 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_247 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_248 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_249 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_25 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_250 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_251 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_252 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_253 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_254 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_255 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_256 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_257 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_258 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_259 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_26 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_260 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_261 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_262 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_263 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_264 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_265 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_266 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_267 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_268 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_269 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_27 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_270 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_271 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_272 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_273 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_274 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_275 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_276 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_277 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_278 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_279 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_28 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_280 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_281 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_282 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_283 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_284 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_285 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_286 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_287 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_29 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_30 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_31 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_32 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_33 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_34 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_35 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_36 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_37 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_38 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_49 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_50 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_51 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_52 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_53 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_54 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_55 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_56 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_57 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_58 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_59 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_60 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_61 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_62 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_63 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_64 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_65 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_66 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_67 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_68 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_69 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_70 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_71 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_72 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_73 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_74 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_75 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_76 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_77 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_78 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_79 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_80 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_81 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_82 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_83 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_84 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_85 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_86 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_87 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_88 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_89 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_90 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_91 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_92 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_93 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_94 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_95 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_96 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_97 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_98 : STD_LOGIC;
  signal grp_forwardHidden_fu_325_n_99 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_ap_return_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_409_ap_return_1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_409_ap_return_2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_409_ap_return_3 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_forwardHidden_fu_409_n_40 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_41 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_42 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_43 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_44 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_45 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_46 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_47 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_48 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_49 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_50 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_51 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_52 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_53 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_54 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_55 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_56 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_57 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_58 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_59 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_60 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_61 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_62 : STD_LOGIC;
  signal grp_forwardHidden_fu_409_n_63 : STD_LOGIC;
  signal grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg : STD_LOGIC;
  signal grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2 : STD_LOGIC;
  signal grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done : STD_LOGIC;
  signal grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0 : STD_LOGIC;
  signal grp_updateHidden_fu_493_W1_0_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_0_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_0_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_0_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_1_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_1_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_1_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_1_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_2_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_2_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_2_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_2_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_3_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_3_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_3_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_3_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_4_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_4_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_4_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_4_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_5_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_5_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_5_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_5_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_6_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_6_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_6_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_6_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_7_0_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_7_1_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_7_2_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_W1_7_3_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_updateHidden_fu_493_ap_start_reg : STD_LOGIC;
  signal grp_updateHidden_fu_493_n_0 : STD_LOGIC;
  signal icmp_ln146_fu_646_p2 : STD_LOGIC;
  signal icmp_ln146_reg_1011 : STD_LOGIC;
  signal img_neg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_neg_7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_pos_7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_1_val_read_reg_947_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_2_val_read_reg_942_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_4_val_read_reg_937_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_6_val_read_reg_932_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^leds_port_ap_vld\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sample_idx : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln145_fu_640_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal trunc_ln1_reg_1021 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \leds_port[0]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \leds_port[1]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \leds_port[2]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \leds_port[3]_INST_0\ : label is "soft_lutpair143";
begin
  W1_out_address0(4 downto 1) <= \^w1_out_address1\(4 downto 1);
  W1_out_address0(0) <= \<const0>\;
  W1_out_address1(4 downto 1) <= \^w1_out_address1\(4 downto 1);
  W1_out_address1(0) <= \<const0>\;
  W1_out_ce0 <= \^w1_out_we1\;
  W1_out_ce1 <= \^w1_out_we1\;
  W1_out_d0(7) <= \^w1_out_d0\(1);
  W1_out_d0(6) <= \^w1_out_d0\(1);
  W1_out_d0(5) <= \^w1_out_d0\(1);
  W1_out_d0(4) <= \^w1_out_d0\(1);
  W1_out_d0(3) <= \^w1_out_d0\(1);
  W1_out_d0(2) <= \^w1_out_d0\(1);
  W1_out_d0(1 downto 0) <= \^w1_out_d0\(1 downto 0);
  W1_out_d1(7) <= \^w1_out_d1\(1);
  W1_out_d1(6) <= \^w1_out_d1\(1);
  W1_out_d1(5) <= \^w1_out_d1\(1);
  W1_out_d1(4) <= \^w1_out_d1\(1);
  W1_out_d1(3) <= \^w1_out_d1\(1);
  W1_out_d1(2) <= \^w1_out_d1\(1);
  W1_out_d1(1 downto 0) <= \^w1_out_d1\(1 downto 0);
  W1_out_we0 <= \^w1_out_we1\;
  W1_out_we1 <= \^w1_out_we1\;
  W2_out_ce0 <= \^w2_out_ce0\;
  W2_out_d0(7) <= \<const0>\;
  W2_out_d0(6) <= \<const0>\;
  W2_out_d0(5) <= \<const0>\;
  W2_out_d0(4) <= \<const0>\;
  W2_out_d0(3) <= \<const0>\;
  W2_out_d0(2) <= \<const0>\;
  W2_out_d0(1) <= \<const0>\;
  W2_out_d0(0) <= \<const0>\;
  leds_port_ap_vld <= \^leds_port_ap_vld\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_CTRL_s_axi
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      Q(11) => ap_CS_fsm_state12,
      Q(10) => ap_CS_fsm_state11,
      Q(9) => ap_CS_fsm_state10,
      Q(8) => \ap_CS_fsm_reg_n_0_[8]\,
      Q(7) => \ap_CS_fsm_reg_n_0_[7]\,
      Q(6) => \ap_CS_fsm_reg_n_0_[6]\,
      Q(5) => ap_CS_fsm_state6,
      Q(4) => \ap_CS_fsm_reg_n_0_[4]\,
      Q(3) => \^leds_port_ap_vld\,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \ap_CS_fsm_reg_n_0_[1]\,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      icmp_ln146_fu_646_p2 => icmp_ln146_fu_646_p2,
      img_neg_0(7 downto 0) => img_neg_0(7 downto 0),
      img_neg_1(7 downto 0) => img_neg_1(7 downto 0),
      img_neg_2(7 downto 0) => img_neg_2(7 downto 0),
      img_neg_3(7 downto 0) => img_neg_3(7 downto 0),
      img_neg_4(7 downto 0) => img_neg_4(7 downto 0),
      img_neg_5(7 downto 0) => img_neg_5(7 downto 0),
      img_neg_6(7 downto 0) => img_neg_6(7 downto 0),
      img_neg_7(7 downto 0) => img_neg_7(7 downto 0),
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0),
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0),
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0),
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0),
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0),
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0),
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0),
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      \int_sample_idx_reg[0]_0\(0) => sample_idx(0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(7 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      sub_ln145_fu_640_p2(30 downto 0) => sub_ln145_fu_640_p2(31 downto 1)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\W1_0_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_0_0(0),
      Q => W1_0_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_0_0_o(1),
      Q => W1_0_0(1),
      R => '0'
    );
\W1_0_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_0_1(0),
      Q => W1_0_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_0_1_o(1),
      Q => W1_0_1(1),
      R => '0'
    );
\W1_0_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_0_2(0),
      Q => W1_0_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_0_2_o(1),
      Q => W1_0_2(1),
      R => '0'
    );
\W1_0_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_0_3(0),
      Q => W1_0_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_0_3_o(1),
      Q => W1_0_3(1),
      R => '0'
    );
\W1_1_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_1_0(0),
      Q => W1_1_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_1_0_o(1),
      Q => W1_1_0(1),
      R => '0'
    );
\W1_1_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_1_1(0),
      Q => W1_1_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_1_1_o(1),
      Q => W1_1_1(1),
      R => '0'
    );
\W1_1_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_1_2(0),
      Q => W1_1_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_1_2_o(1),
      Q => W1_1_2(1),
      R => '0'
    );
\W1_1_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_1_3(0),
      Q => W1_1_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_1_3_o(1),
      Q => W1_1_3(1),
      R => '0'
    );
\W1_2_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_2_0(0),
      Q => W1_2_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_2_0_o(1),
      Q => W1_2_0(1),
      R => '0'
    );
\W1_2_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_2_1(0),
      Q => W1_2_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_2_1_o(1),
      Q => W1_2_1(1),
      R => '0'
    );
\W1_2_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_2_2(0),
      Q => W1_2_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_2_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_2_2_o(1),
      Q => W1_2_2(1),
      R => '0'
    );
\W1_2_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_2_3(0),
      Q => W1_2_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_2_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_2_3_o(1),
      Q => W1_2_3(1),
      R => '0'
    );
\W1_3_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_3_0(0),
      Q => W1_3_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_3_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_3_0_o(1),
      Q => W1_3_0(1),
      R => '0'
    );
\W1_3_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_3_1(0),
      Q => W1_3_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_3_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_3_1_o(1),
      Q => W1_3_1(1),
      R => '0'
    );
\W1_3_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_3_2(0),
      Q => W1_3_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_3_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_3_2_o(1),
      Q => W1_3_2(1),
      R => '0'
    );
\W1_3_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_3_3(0),
      Q => W1_3_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_3_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_3_3_o(1),
      Q => W1_3_3(1),
      R => '0'
    );
\W1_4_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_4_0(0),
      Q => W1_4_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_4_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_4_0_o(1),
      Q => W1_4_0(1),
      R => '0'
    );
\W1_4_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_4_1(0),
      Q => W1_4_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_4_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_4_1_o(1),
      Q => W1_4_1(1),
      R => '0'
    );
\W1_4_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_4_2(0),
      Q => W1_4_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_4_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_4_2_o(1),
      Q => W1_4_2(1),
      R => '0'
    );
\W1_4_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_4_3(0),
      Q => W1_4_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_4_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_4_3_o(1),
      Q => W1_4_3(1),
      R => '0'
    );
\W1_5_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_5_0(0),
      Q => W1_5_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_5_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_5_0_o(1),
      Q => W1_5_0(1),
      R => '0'
    );
\W1_5_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_5_1(0),
      Q => W1_5_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_5_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_5_1_o(1),
      Q => W1_5_1(1),
      R => '0'
    );
\W1_5_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_5_2(0),
      Q => W1_5_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_5_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_5_2_o(1),
      Q => W1_5_2(1),
      R => '0'
    );
\W1_5_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_5_3(0),
      Q => W1_5_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_5_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_5_3_o(1),
      Q => W1_5_3(1),
      R => '0'
    );
\W1_6_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_6_0(0),
      Q => W1_6_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_6_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_6_0_o(1),
      Q => W1_6_0(1),
      R => '0'
    );
\W1_6_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_6_1(0),
      Q => W1_6_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_6_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_6_1_o(1),
      Q => W1_6_1(1),
      R => '0'
    );
\W1_6_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_6_2(0),
      Q => W1_6_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_6_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_6_2_o(1),
      Q => W1_6_2(1),
      R => '0'
    );
\W1_6_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_6_3(0),
      Q => W1_6_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_6_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_6_3_o(1),
      Q => W1_6_3(1),
      R => '0'
    );
\W1_7_0_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_7_0(0),
      Q => W1_7_0(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_7_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_7_0_o(1),
      Q => W1_7_0(1),
      R => '0'
    );
\W1_7_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_7_1(0),
      Q => W1_7_1(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_7_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_7_1_o(1),
      Q => W1_7_1(1),
      R => '0'
    );
\W1_7_2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_7_2(0),
      Q => W1_7_2(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_7_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_7_2_o(1),
      Q => W1_7_2(1),
      R => '0'
    );
\W1_7_3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => W1_7_3(0),
      Q => W1_7_3(0),
      S => grp_updateHidden_fu_493_n_0
    );
\W1_7_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => W1_1_30,
      D => grp_updateHidden_fu_493_W1_7_3_o(1),
      Q => W1_7_3(1),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^leds_port_ap_vld\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^leds_port_ap_vld\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_forwardHidden_fu_325: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden
     port map (
      DI(2) => grp_forwardHidden_fu_325_n_68,
      DI(1) => grp_forwardHidden_fu_325_n_69,
      DI(0) => grp_forwardHidden_fu_325_n_70,
      Q(7 downto 0) => a_reg(7 downto 0),
      S(0) => grp_forwardHidden_fu_325_n_64,
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_1_0_int_reg(1 downto 0) => W1_1_0_int_reg(1 downto 0),
      \W1_1_0_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_192,
      \W1_1_0_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_193,
      \W1_1_0_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_194,
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_1_1_int_reg(1 downto 0) => W1_1_1_int_reg(1 downto 0),
      \W1_1_1_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_65,
      \W1_1_1_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_71,
      \W1_1_1_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_72,
      \W1_1_1_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_73,
      \W1_1_1_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_195,
      \W1_1_1_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_196,
      \W1_1_1_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_197,
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_1_2_int_reg(1 downto 0) => W1_1_2_int_reg(1 downto 0),
      \W1_1_2_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_66,
      \W1_1_2_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_74,
      \W1_1_2_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_75,
      \W1_1_2_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_76,
      \W1_1_2_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_198,
      \W1_1_2_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_199,
      \W1_1_2_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_200,
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_1_3_int_reg(1 downto 0) => W1_1_3_int_reg(1 downto 0),
      \W1_1_3_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_67,
      \W1_1_3_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_77,
      \W1_1_3_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_78,
      \W1_1_3_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_79,
      \W1_1_3_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_201,
      \W1_1_3_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_202,
      \W1_1_3_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_203,
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_2_0_int_reg(1 downto 0) => W1_2_0_int_reg(1 downto 0),
      \W1_2_0_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_96,
      \W1_2_0_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_100,
      \W1_2_0_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_101,
      \W1_2_0_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_102,
      \W1_2_0_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_216,
      \W1_2_0_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_217,
      \W1_2_0_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_218,
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_2_1_int_reg(1 downto 0) => W1_2_1_int_reg(1 downto 0),
      \W1_2_1_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_97,
      \W1_2_1_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_103,
      \W1_2_1_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_104,
      \W1_2_1_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_105,
      \W1_2_1_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_219,
      \W1_2_1_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_220,
      \W1_2_1_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_221,
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      W1_2_2_int_reg(1 downto 0) => W1_2_2_int_reg(1 downto 0),
      \W1_2_2_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_98,
      \W1_2_2_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_106,
      \W1_2_2_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_107,
      \W1_2_2_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_108,
      \W1_2_2_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_222,
      \W1_2_2_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_223,
      \W1_2_2_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_224,
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_2_3_int_reg(1 downto 0) => W1_2_3_int_reg(1 downto 0),
      \W1_2_3_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_99,
      \W1_2_3_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_109,
      \W1_2_3_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_110,
      \W1_2_3_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_111,
      \W1_2_3_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_225,
      \W1_2_3_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_226,
      \W1_2_3_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_227,
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_4_0_int_reg(1 downto 0) => W1_4_0_int_reg(1 downto 0),
      \W1_4_0_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_128,
      \W1_4_0_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_132,
      \W1_4_0_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_133,
      \W1_4_0_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_134,
      \W1_4_0_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_240,
      \W1_4_0_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_241,
      \W1_4_0_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_242,
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_4_1_int_reg(1 downto 0) => W1_4_1_int_reg(1 downto 0),
      \W1_4_1_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_129,
      \W1_4_1_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_135,
      \W1_4_1_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_136,
      \W1_4_1_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_137,
      \W1_4_1_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_243,
      \W1_4_1_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_244,
      \W1_4_1_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_245,
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      W1_4_2_int_reg(1 downto 0) => W1_4_2_int_reg(1 downto 0),
      \W1_4_2_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_130,
      \W1_4_2_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_138,
      \W1_4_2_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_139,
      \W1_4_2_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_140,
      \W1_4_2_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_246,
      \W1_4_2_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_247,
      \W1_4_2_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_248,
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_4_3_int_reg(1 downto 0) => W1_4_3_int_reg(1 downto 0),
      \W1_4_3_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_131,
      \W1_4_3_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_141,
      \W1_4_3_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_142,
      \W1_4_3_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_143,
      \W1_4_3_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_249,
      \W1_4_3_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_250,
      \W1_4_3_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_251,
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_6_0_int_reg(1 downto 0) => W1_6_0_int_reg(1 downto 0),
      \W1_6_0_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_160,
      \W1_6_0_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_164,
      \W1_6_0_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_165,
      \W1_6_0_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_166,
      \W1_6_0_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_264,
      \W1_6_0_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_265,
      \W1_6_0_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_266,
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_6_1_int_reg(1 downto 0) => W1_6_1_int_reg(1 downto 0),
      \W1_6_1_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_161,
      \W1_6_1_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_167,
      \W1_6_1_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_168,
      \W1_6_1_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_169,
      \W1_6_1_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_267,
      \W1_6_1_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_268,
      \W1_6_1_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_269,
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      W1_6_2_int_reg(1 downto 0) => W1_6_2_int_reg(1 downto 0),
      \W1_6_2_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_162,
      \W1_6_2_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_170,
      \W1_6_2_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_171,
      \W1_6_2_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_172,
      \W1_6_2_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_270,
      \W1_6_2_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_271,
      \W1_6_2_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_272,
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_6_3_int_reg(1 downto 0) => W1_6_3_int_reg(1 downto 0),
      \W1_6_3_int_reg_reg[0]_0\(0) => grp_forwardHidden_fu_325_n_163,
      \W1_6_3_int_reg_reg[0]_1\(2) => grp_forwardHidden_fu_325_n_173,
      \W1_6_3_int_reg_reg[0]_1\(1) => grp_forwardHidden_fu_325_n_174,
      \W1_6_3_int_reg_reg[0]_1\(0) => grp_forwardHidden_fu_325_n_175,
      \W1_6_3_int_reg_reg[1]_0\(2) => grp_forwardHidden_fu_325_n_273,
      \W1_6_3_int_reg_reg[1]_0\(1) => grp_forwardHidden_fu_325_n_274,
      \W1_6_3_int_reg_reg[1]_0\(0) => grp_forwardHidden_fu_325_n_275,
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      ap_clk => ap_clk,
      b_reg(1 downto 0) => b_reg(1 downto 0),
      \b_reg_reg[0]\ => grp_forwardHidden_fu_325_n_49,
      \b_reg_reg[0]_0\ => grp_forwardHidden_fu_325_n_50,
      \b_reg_reg[0]_1\ => grp_forwardHidden_fu_325_n_51,
      \b_reg_reg[0]_10\ => grp_forwardHidden_fu_325_n_60,
      \b_reg_reg[0]_11\ => grp_forwardHidden_fu_325_n_61,
      \b_reg_reg[0]_12\ => grp_forwardHidden_fu_325_n_62,
      \b_reg_reg[0]_13\ => grp_forwardHidden_fu_325_n_63,
      \b_reg_reg[0]_14\(0) => grp_forwardHidden_fu_325_n_80,
      \b_reg_reg[0]_15\(0) => grp_forwardHidden_fu_325_n_81,
      \b_reg_reg[0]_16\(0) => grp_forwardHidden_fu_325_n_82,
      \b_reg_reg[0]_17\(0) => grp_forwardHidden_fu_325_n_83,
      \b_reg_reg[0]_18\(2) => grp_forwardHidden_fu_325_n_84,
      \b_reg_reg[0]_18\(1) => grp_forwardHidden_fu_325_n_85,
      \b_reg_reg[0]_18\(0) => grp_forwardHidden_fu_325_n_86,
      \b_reg_reg[0]_19\(2) => grp_forwardHidden_fu_325_n_87,
      \b_reg_reg[0]_19\(1) => grp_forwardHidden_fu_325_n_88,
      \b_reg_reg[0]_19\(0) => grp_forwardHidden_fu_325_n_89,
      \b_reg_reg[0]_2\ => grp_forwardHidden_fu_325_n_52,
      \b_reg_reg[0]_20\(2) => grp_forwardHidden_fu_325_n_90,
      \b_reg_reg[0]_20\(1) => grp_forwardHidden_fu_325_n_91,
      \b_reg_reg[0]_20\(0) => grp_forwardHidden_fu_325_n_92,
      \b_reg_reg[0]_21\(2) => grp_forwardHidden_fu_325_n_93,
      \b_reg_reg[0]_21\(1) => grp_forwardHidden_fu_325_n_94,
      \b_reg_reg[0]_21\(0) => grp_forwardHidden_fu_325_n_95,
      \b_reg_reg[0]_22\(0) => grp_forwardHidden_fu_325_n_112,
      \b_reg_reg[0]_23\(0) => grp_forwardHidden_fu_325_n_113,
      \b_reg_reg[0]_24\(0) => grp_forwardHidden_fu_325_n_114,
      \b_reg_reg[0]_25\(0) => grp_forwardHidden_fu_325_n_115,
      \b_reg_reg[0]_26\(2) => grp_forwardHidden_fu_325_n_116,
      \b_reg_reg[0]_26\(1) => grp_forwardHidden_fu_325_n_117,
      \b_reg_reg[0]_26\(0) => grp_forwardHidden_fu_325_n_118,
      \b_reg_reg[0]_27\(2) => grp_forwardHidden_fu_325_n_119,
      \b_reg_reg[0]_27\(1) => grp_forwardHidden_fu_325_n_120,
      \b_reg_reg[0]_27\(0) => grp_forwardHidden_fu_325_n_121,
      \b_reg_reg[0]_28\(2) => grp_forwardHidden_fu_325_n_122,
      \b_reg_reg[0]_28\(1) => grp_forwardHidden_fu_325_n_123,
      \b_reg_reg[0]_28\(0) => grp_forwardHidden_fu_325_n_124,
      \b_reg_reg[0]_29\(2) => grp_forwardHidden_fu_325_n_125,
      \b_reg_reg[0]_29\(1) => grp_forwardHidden_fu_325_n_126,
      \b_reg_reg[0]_29\(0) => grp_forwardHidden_fu_325_n_127,
      \b_reg_reg[0]_3\ => grp_forwardHidden_fu_325_n_53,
      \b_reg_reg[0]_30\(0) => grp_forwardHidden_fu_325_n_144,
      \b_reg_reg[0]_31\(0) => grp_forwardHidden_fu_325_n_145,
      \b_reg_reg[0]_32\(0) => grp_forwardHidden_fu_325_n_146,
      \b_reg_reg[0]_33\(0) => grp_forwardHidden_fu_325_n_147,
      \b_reg_reg[0]_34\(2) => grp_forwardHidden_fu_325_n_148,
      \b_reg_reg[0]_34\(1) => grp_forwardHidden_fu_325_n_149,
      \b_reg_reg[0]_34\(0) => grp_forwardHidden_fu_325_n_150,
      \b_reg_reg[0]_35\(2) => grp_forwardHidden_fu_325_n_151,
      \b_reg_reg[0]_35\(1) => grp_forwardHidden_fu_325_n_152,
      \b_reg_reg[0]_35\(0) => grp_forwardHidden_fu_325_n_153,
      \b_reg_reg[0]_36\(2) => grp_forwardHidden_fu_325_n_154,
      \b_reg_reg[0]_36\(1) => grp_forwardHidden_fu_325_n_155,
      \b_reg_reg[0]_36\(0) => grp_forwardHidden_fu_325_n_156,
      \b_reg_reg[0]_37\(2) => grp_forwardHidden_fu_325_n_157,
      \b_reg_reg[0]_37\(1) => grp_forwardHidden_fu_325_n_158,
      \b_reg_reg[0]_37\(0) => grp_forwardHidden_fu_325_n_159,
      \b_reg_reg[0]_38\(0) => grp_forwardHidden_fu_325_n_176,
      \b_reg_reg[0]_39\(0) => grp_forwardHidden_fu_325_n_177,
      \b_reg_reg[0]_4\ => grp_forwardHidden_fu_325_n_54,
      \b_reg_reg[0]_40\(0) => grp_forwardHidden_fu_325_n_178,
      \b_reg_reg[0]_41\(0) => grp_forwardHidden_fu_325_n_179,
      \b_reg_reg[0]_42\(2) => grp_forwardHidden_fu_325_n_180,
      \b_reg_reg[0]_42\(1) => grp_forwardHidden_fu_325_n_181,
      \b_reg_reg[0]_42\(0) => grp_forwardHidden_fu_325_n_182,
      \b_reg_reg[0]_43\(2) => grp_forwardHidden_fu_325_n_183,
      \b_reg_reg[0]_43\(1) => grp_forwardHidden_fu_325_n_184,
      \b_reg_reg[0]_43\(0) => grp_forwardHidden_fu_325_n_185,
      \b_reg_reg[0]_44\(2) => grp_forwardHidden_fu_325_n_186,
      \b_reg_reg[0]_44\(1) => grp_forwardHidden_fu_325_n_187,
      \b_reg_reg[0]_44\(0) => grp_forwardHidden_fu_325_n_188,
      \b_reg_reg[0]_45\(2) => grp_forwardHidden_fu_325_n_189,
      \b_reg_reg[0]_45\(1) => grp_forwardHidden_fu_325_n_190,
      \b_reg_reg[0]_45\(0) => grp_forwardHidden_fu_325_n_191,
      \b_reg_reg[0]_5\ => grp_forwardHidden_fu_325_n_55,
      \b_reg_reg[0]_6\ => grp_forwardHidden_fu_325_n_56,
      \b_reg_reg[0]_7\ => grp_forwardHidden_fu_325_n_57,
      \b_reg_reg[0]_8\ => grp_forwardHidden_fu_325_n_58,
      \b_reg_reg[0]_9\ => grp_forwardHidden_fu_325_n_59,
      \b_reg_reg[1]\ => grp_forwardHidden_fu_325_n_24,
      \b_reg_reg[1]_0\ => grp_forwardHidden_fu_325_n_25,
      \b_reg_reg[1]_1\ => grp_forwardHidden_fu_325_n_26,
      \b_reg_reg[1]_10\ => grp_forwardHidden_fu_325_n_35,
      \b_reg_reg[1]_11\ => grp_forwardHidden_fu_325_n_36,
      \b_reg_reg[1]_12\ => grp_forwardHidden_fu_325_n_37,
      \b_reg_reg[1]_13\ => grp_forwardHidden_fu_325_n_38,
      \b_reg_reg[1]_14\(2) => grp_forwardHidden_fu_325_n_204,
      \b_reg_reg[1]_14\(1) => grp_forwardHidden_fu_325_n_205,
      \b_reg_reg[1]_14\(0) => grp_forwardHidden_fu_325_n_206,
      \b_reg_reg[1]_15\(2) => grp_forwardHidden_fu_325_n_207,
      \b_reg_reg[1]_15\(1) => grp_forwardHidden_fu_325_n_208,
      \b_reg_reg[1]_15\(0) => grp_forwardHidden_fu_325_n_209,
      \b_reg_reg[1]_16\(2) => grp_forwardHidden_fu_325_n_210,
      \b_reg_reg[1]_16\(1) => grp_forwardHidden_fu_325_n_211,
      \b_reg_reg[1]_16\(0) => grp_forwardHidden_fu_325_n_212,
      \b_reg_reg[1]_17\(2) => grp_forwardHidden_fu_325_n_213,
      \b_reg_reg[1]_17\(1) => grp_forwardHidden_fu_325_n_214,
      \b_reg_reg[1]_17\(0) => grp_forwardHidden_fu_325_n_215,
      \b_reg_reg[1]_18\(2) => grp_forwardHidden_fu_325_n_228,
      \b_reg_reg[1]_18\(1) => grp_forwardHidden_fu_325_n_229,
      \b_reg_reg[1]_18\(0) => grp_forwardHidden_fu_325_n_230,
      \b_reg_reg[1]_19\(2) => grp_forwardHidden_fu_325_n_231,
      \b_reg_reg[1]_19\(1) => grp_forwardHidden_fu_325_n_232,
      \b_reg_reg[1]_19\(0) => grp_forwardHidden_fu_325_n_233,
      \b_reg_reg[1]_2\ => grp_forwardHidden_fu_325_n_27,
      \b_reg_reg[1]_20\(2) => grp_forwardHidden_fu_325_n_234,
      \b_reg_reg[1]_20\(1) => grp_forwardHidden_fu_325_n_235,
      \b_reg_reg[1]_20\(0) => grp_forwardHidden_fu_325_n_236,
      \b_reg_reg[1]_21\(2) => grp_forwardHidden_fu_325_n_237,
      \b_reg_reg[1]_21\(1) => grp_forwardHidden_fu_325_n_238,
      \b_reg_reg[1]_21\(0) => grp_forwardHidden_fu_325_n_239,
      \b_reg_reg[1]_22\(2) => grp_forwardHidden_fu_325_n_252,
      \b_reg_reg[1]_22\(1) => grp_forwardHidden_fu_325_n_253,
      \b_reg_reg[1]_22\(0) => grp_forwardHidden_fu_325_n_254,
      \b_reg_reg[1]_23\(2) => grp_forwardHidden_fu_325_n_255,
      \b_reg_reg[1]_23\(1) => grp_forwardHidden_fu_325_n_256,
      \b_reg_reg[1]_23\(0) => grp_forwardHidden_fu_325_n_257,
      \b_reg_reg[1]_24\(2) => grp_forwardHidden_fu_325_n_258,
      \b_reg_reg[1]_24\(1) => grp_forwardHidden_fu_325_n_259,
      \b_reg_reg[1]_24\(0) => grp_forwardHidden_fu_325_n_260,
      \b_reg_reg[1]_25\(2) => grp_forwardHidden_fu_325_n_261,
      \b_reg_reg[1]_25\(1) => grp_forwardHidden_fu_325_n_262,
      \b_reg_reg[1]_25\(0) => grp_forwardHidden_fu_325_n_263,
      \b_reg_reg[1]_26\(2) => grp_forwardHidden_fu_325_n_276,
      \b_reg_reg[1]_26\(1) => grp_forwardHidden_fu_325_n_277,
      \b_reg_reg[1]_26\(0) => grp_forwardHidden_fu_325_n_278,
      \b_reg_reg[1]_27\(2) => grp_forwardHidden_fu_325_n_279,
      \b_reg_reg[1]_27\(1) => grp_forwardHidden_fu_325_n_280,
      \b_reg_reg[1]_27\(0) => grp_forwardHidden_fu_325_n_281,
      \b_reg_reg[1]_28\(2) => grp_forwardHidden_fu_325_n_282,
      \b_reg_reg[1]_28\(1) => grp_forwardHidden_fu_325_n_283,
      \b_reg_reg[1]_28\(0) => grp_forwardHidden_fu_325_n_284,
      \b_reg_reg[1]_29\(2) => grp_forwardHidden_fu_325_n_285,
      \b_reg_reg[1]_29\(1) => grp_forwardHidden_fu_325_n_286,
      \b_reg_reg[1]_29\(0) => grp_forwardHidden_fu_325_n_287,
      \b_reg_reg[1]_3\ => grp_forwardHidden_fu_325_n_28,
      \b_reg_reg[1]_4\ => grp_forwardHidden_fu_325_n_29,
      \b_reg_reg[1]_5\ => grp_forwardHidden_fu_325_n_30,
      \b_reg_reg[1]_6\ => grp_forwardHidden_fu_325_n_31,
      \b_reg_reg[1]_7\ => grp_forwardHidden_fu_325_n_32,
      \b_reg_reg[1]_8\ => grp_forwardHidden_fu_325_n_33,
      \b_reg_reg[1]_9\ => grp_forwardHidden_fu_325_n_34,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0),
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0),
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0),
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0),
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0),
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0),
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0),
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(7 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(7 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(7 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(7 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 0),
      \m_reg_reg[8]\(7) => grp_forwardHidden_fu_409_n_40,
      \m_reg_reg[8]\(6) => grp_forwardHidden_fu_409_n_41,
      \m_reg_reg[8]\(5) => grp_forwardHidden_fu_409_n_42,
      \m_reg_reg[8]\(4) => grp_forwardHidden_fu_409_n_43,
      \m_reg_reg[8]\(3) => grp_forwardHidden_fu_409_n_44,
      \m_reg_reg[8]\(2) => grp_forwardHidden_fu_409_n_45,
      \m_reg_reg[8]\(1) => grp_forwardHidden_fu_409_n_46,
      \m_reg_reg[8]\(0) => grp_forwardHidden_fu_409_n_47,
      \m_reg_reg[8]_0\(7) => grp_forwardHidden_fu_409_n_48,
      \m_reg_reg[8]_0\(6) => grp_forwardHidden_fu_409_n_49,
      \m_reg_reg[8]_0\(5) => grp_forwardHidden_fu_409_n_50,
      \m_reg_reg[8]_0\(4) => grp_forwardHidden_fu_409_n_51,
      \m_reg_reg[8]_0\(3) => grp_forwardHidden_fu_409_n_52,
      \m_reg_reg[8]_0\(2) => grp_forwardHidden_fu_409_n_53,
      \m_reg_reg[8]_0\(1) => grp_forwardHidden_fu_409_n_54,
      \m_reg_reg[8]_0\(0) => grp_forwardHidden_fu_409_n_55,
      \m_reg_reg[8]_1\(7) => grp_forwardHidden_fu_409_n_56,
      \m_reg_reg[8]_1\(6) => grp_forwardHidden_fu_409_n_57,
      \m_reg_reg[8]_1\(5) => grp_forwardHidden_fu_409_n_58,
      \m_reg_reg[8]_1\(4) => grp_forwardHidden_fu_409_n_59,
      \m_reg_reg[8]_1\(3) => grp_forwardHidden_fu_409_n_60,
      \m_reg_reg[8]_1\(2) => grp_forwardHidden_fu_409_n_61,
      \m_reg_reg[8]_1\(1) => grp_forwardHidden_fu_409_n_62,
      \m_reg_reg[8]_1\(0) => grp_forwardHidden_fu_409_n_63,
      x_3_fu_751_p2(0) => grp_forwardHidden_fu_325_ap_return_3(7),
      x_4_fu_685_p2(0) => grp_forwardHidden_fu_325_ap_return_1(7),
      x_5_fu_718_p2(0) => grp_forwardHidden_fu_325_ap_return_2(7),
      x_fu_652_p2(0) => grp_forwardHidden_fu_325_ap_return_0(7)
    );
grp_forwardHidden_fu_409: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_forwardHidden_0
     port map (
      D(7 downto 0) => img_neg_0(7 downto 0),
      DI(2) => grp_forwardHidden_fu_325_n_68,
      DI(1) => grp_forwardHidden_fu_325_n_69,
      DI(0) => grp_forwardHidden_fu_325_n_70,
      Q(7 downto 0) => a_reg(7 downto 0),
      S(0) => grp_forwardHidden_fu_325_n_64,
      W1_1_0_int_reg(1 downto 0) => W1_1_0_int_reg(1 downto 0),
      W1_1_1_int_reg(1 downto 0) => W1_1_1_int_reg(1 downto 0),
      W1_1_2_int_reg(1 downto 0) => W1_1_2_int_reg(1 downto 0),
      W1_1_3_int_reg(1 downto 0) => W1_1_3_int_reg(1 downto 0),
      W1_2_0_int_reg(1 downto 0) => W1_2_0_int_reg(1 downto 0),
      W1_2_1_int_reg(1 downto 0) => W1_2_1_int_reg(1 downto 0),
      W1_2_2_int_reg(1 downto 0) => W1_2_2_int_reg(1 downto 0),
      W1_2_3_int_reg(1 downto 0) => W1_2_3_int_reg(1 downto 0),
      W1_4_0_int_reg(1 downto 0) => W1_4_0_int_reg(1 downto 0),
      W1_4_1_int_reg(1 downto 0) => W1_4_1_int_reg(1 downto 0),
      W1_4_2_int_reg(1 downto 0) => W1_4_2_int_reg(1 downto 0),
      W1_4_3_int_reg(1 downto 0) => W1_4_3_int_reg(1 downto 0),
      W1_6_0_int_reg(1 downto 0) => W1_6_0_int_reg(1 downto 0),
      W1_6_1_int_reg(1 downto 0) => W1_6_1_int_reg(1 downto 0),
      W1_6_2_int_reg(1 downto 0) => W1_6_2_int_reg(1 downto 0),
      W1_6_3_int_reg(1 downto 0) => W1_6_3_int_reg(1 downto 0),
      \a_reg_reg[7]\(7) => grp_forwardHidden_fu_409_n_40,
      \a_reg_reg[7]\(6) => grp_forwardHidden_fu_409_n_41,
      \a_reg_reg[7]\(5) => grp_forwardHidden_fu_409_n_42,
      \a_reg_reg[7]\(4) => grp_forwardHidden_fu_409_n_43,
      \a_reg_reg[7]\(3) => grp_forwardHidden_fu_409_n_44,
      \a_reg_reg[7]\(2) => grp_forwardHidden_fu_409_n_45,
      \a_reg_reg[7]\(1) => grp_forwardHidden_fu_409_n_46,
      \a_reg_reg[7]\(0) => grp_forwardHidden_fu_409_n_47,
      \a_reg_reg[7]_0\(7) => grp_forwardHidden_fu_409_n_48,
      \a_reg_reg[7]_0\(6) => grp_forwardHidden_fu_409_n_49,
      \a_reg_reg[7]_0\(5) => grp_forwardHidden_fu_409_n_50,
      \a_reg_reg[7]_0\(4) => grp_forwardHidden_fu_409_n_51,
      \a_reg_reg[7]_0\(3) => grp_forwardHidden_fu_409_n_52,
      \a_reg_reg[7]_0\(2) => grp_forwardHidden_fu_409_n_53,
      \a_reg_reg[7]_0\(1) => grp_forwardHidden_fu_409_n_54,
      \a_reg_reg[7]_0\(0) => grp_forwardHidden_fu_409_n_55,
      \a_reg_reg[7]_1\(7) => grp_forwardHidden_fu_409_n_56,
      \a_reg_reg[7]_1\(6) => grp_forwardHidden_fu_409_n_57,
      \a_reg_reg[7]_1\(5) => grp_forwardHidden_fu_409_n_58,
      \a_reg_reg[7]_1\(4) => grp_forwardHidden_fu_409_n_59,
      \a_reg_reg[7]_1\(3) => grp_forwardHidden_fu_409_n_60,
      \a_reg_reg[7]_1\(2) => grp_forwardHidden_fu_409_n_61,
      \a_reg_reg[7]_1\(1) => grp_forwardHidden_fu_409_n_62,
      \a_reg_reg[7]_1\(0) => grp_forwardHidden_fu_409_n_63,
      ap_clk => ap_clk,
      b_reg(1 downto 0) => b_reg(1 downto 0),
      img_neg_1(7 downto 0) => img_neg_1(7 downto 0),
      img_neg_2(7 downto 0) => img_neg_2(7 downto 0),
      img_neg_4(7 downto 0) => img_neg_4(7 downto 0),
      img_neg_6(7 downto 0) => img_neg_6(7 downto 0),
      input_1_val_read_reg_947_pp0_iter1_reg(7 downto 0) => input_1_val_read_reg_947_pp0_iter1_reg(7 downto 0),
      input_2_val_read_reg_942_pp0_iter1_reg(7 downto 0) => input_2_val_read_reg_942_pp0_iter1_reg(7 downto 0),
      \input_3_val_int_reg_reg[7]_0\(7 downto 0) => img_neg_3(7 downto 0),
      input_4_val_read_reg_937_pp0_iter1_reg(7 downto 0) => input_4_val_read_reg_937_pp0_iter1_reg(7 downto 0),
      \input_5_val_int_reg_reg[7]_0\(7 downto 0) => img_neg_5(7 downto 0),
      input_6_val_read_reg_932_pp0_iter1_reg(7 downto 0) => input_6_val_read_reg_932_pp0_iter1_reg(7 downto 0),
      \input_7_val_int_reg_reg[7]_0\(7 downto 0) => img_neg_7(7 downto 0),
      \m_reg_reg[0]\ => grp_forwardHidden_fu_325_n_61,
      \m_reg_reg[0]_0\ => grp_forwardHidden_fu_325_n_59,
      \m_reg_reg[0]_1\ => grp_forwardHidden_fu_325_n_57,
      \m_reg_reg[0]_10\ => grp_forwardHidden_fu_325_n_56,
      \m_reg_reg[0]_11\ => grp_forwardHidden_fu_325_n_54,
      \m_reg_reg[0]_12\ => grp_forwardHidden_fu_325_n_52,
      \m_reg_reg[0]_13\ => grp_forwardHidden_fu_325_n_50,
      \m_reg_reg[0]_2\ => grp_forwardHidden_fu_325_n_63,
      \m_reg_reg[0]_3\ => grp_forwardHidden_fu_325_n_62,
      \m_reg_reg[0]_4\ => grp_forwardHidden_fu_325_n_60,
      \m_reg_reg[0]_5\ => grp_forwardHidden_fu_325_n_58,
      \m_reg_reg[0]_6\ => grp_forwardHidden_fu_325_n_55,
      \m_reg_reg[0]_7\ => grp_forwardHidden_fu_325_n_53,
      \m_reg_reg[0]_8\ => grp_forwardHidden_fu_325_n_51,
      \m_reg_reg[0]_9\ => grp_forwardHidden_fu_325_n_49,
      \m_reg_reg[4]\(2) => grp_forwardHidden_fu_325_n_204,
      \m_reg_reg[4]\(1) => grp_forwardHidden_fu_325_n_205,
      \m_reg_reg[4]\(0) => grp_forwardHidden_fu_325_n_206,
      \m_reg_reg[4]_0\(0) => grp_forwardHidden_fu_325_n_80,
      \m_reg_reg[4]_1\(2) => grp_forwardHidden_fu_325_n_207,
      \m_reg_reg[4]_1\(1) => grp_forwardHidden_fu_325_n_208,
      \m_reg_reg[4]_1\(0) => grp_forwardHidden_fu_325_n_209,
      \m_reg_reg[4]_10\(0) => grp_forwardHidden_fu_325_n_113,
      \m_reg_reg[4]_11\(2) => grp_forwardHidden_fu_325_n_234,
      \m_reg_reg[4]_11\(1) => grp_forwardHidden_fu_325_n_235,
      \m_reg_reg[4]_11\(0) => grp_forwardHidden_fu_325_n_236,
      \m_reg_reg[4]_12\(0) => grp_forwardHidden_fu_325_n_114,
      \m_reg_reg[4]_13\(2) => grp_forwardHidden_fu_325_n_237,
      \m_reg_reg[4]_13\(1) => grp_forwardHidden_fu_325_n_238,
      \m_reg_reg[4]_13\(0) => grp_forwardHidden_fu_325_n_239,
      \m_reg_reg[4]_14\(0) => grp_forwardHidden_fu_325_n_115,
      \m_reg_reg[4]_15\(2) => grp_forwardHidden_fu_325_n_252,
      \m_reg_reg[4]_15\(1) => grp_forwardHidden_fu_325_n_253,
      \m_reg_reg[4]_15\(0) => grp_forwardHidden_fu_325_n_254,
      \m_reg_reg[4]_16\(0) => grp_forwardHidden_fu_325_n_144,
      \m_reg_reg[4]_17\(2) => grp_forwardHidden_fu_325_n_255,
      \m_reg_reg[4]_17\(1) => grp_forwardHidden_fu_325_n_256,
      \m_reg_reg[4]_17\(0) => grp_forwardHidden_fu_325_n_257,
      \m_reg_reg[4]_18\(0) => grp_forwardHidden_fu_325_n_145,
      \m_reg_reg[4]_19\(2) => grp_forwardHidden_fu_325_n_258,
      \m_reg_reg[4]_19\(1) => grp_forwardHidden_fu_325_n_259,
      \m_reg_reg[4]_19\(0) => grp_forwardHidden_fu_325_n_260,
      \m_reg_reg[4]_2\(0) => grp_forwardHidden_fu_325_n_81,
      \m_reg_reg[4]_20\(0) => grp_forwardHidden_fu_325_n_146,
      \m_reg_reg[4]_21\(2) => grp_forwardHidden_fu_325_n_261,
      \m_reg_reg[4]_21\(1) => grp_forwardHidden_fu_325_n_262,
      \m_reg_reg[4]_21\(0) => grp_forwardHidden_fu_325_n_263,
      \m_reg_reg[4]_22\(0) => grp_forwardHidden_fu_325_n_147,
      \m_reg_reg[4]_23\(2) => grp_forwardHidden_fu_325_n_276,
      \m_reg_reg[4]_23\(1) => grp_forwardHidden_fu_325_n_277,
      \m_reg_reg[4]_23\(0) => grp_forwardHidden_fu_325_n_278,
      \m_reg_reg[4]_24\(0) => grp_forwardHidden_fu_325_n_176,
      \m_reg_reg[4]_25\(2) => grp_forwardHidden_fu_325_n_279,
      \m_reg_reg[4]_25\(1) => grp_forwardHidden_fu_325_n_280,
      \m_reg_reg[4]_25\(0) => grp_forwardHidden_fu_325_n_281,
      \m_reg_reg[4]_26\(0) => grp_forwardHidden_fu_325_n_177,
      \m_reg_reg[4]_27\(2) => grp_forwardHidden_fu_325_n_282,
      \m_reg_reg[4]_27\(1) => grp_forwardHidden_fu_325_n_283,
      \m_reg_reg[4]_27\(0) => grp_forwardHidden_fu_325_n_284,
      \m_reg_reg[4]_28\(0) => grp_forwardHidden_fu_325_n_178,
      \m_reg_reg[4]_29\(2) => grp_forwardHidden_fu_325_n_285,
      \m_reg_reg[4]_29\(1) => grp_forwardHidden_fu_325_n_286,
      \m_reg_reg[4]_29\(0) => grp_forwardHidden_fu_325_n_287,
      \m_reg_reg[4]_3\(2) => grp_forwardHidden_fu_325_n_210,
      \m_reg_reg[4]_3\(1) => grp_forwardHidden_fu_325_n_211,
      \m_reg_reg[4]_3\(0) => grp_forwardHidden_fu_325_n_212,
      \m_reg_reg[4]_30\(0) => grp_forwardHidden_fu_325_n_179,
      \m_reg_reg[4]_31\ => grp_forwardHidden_fu_325_n_38,
      \m_reg_reg[4]_32\ => grp_forwardHidden_fu_325_n_37,
      \m_reg_reg[4]_33\ => grp_forwardHidden_fu_325_n_36,
      \m_reg_reg[4]_34\ => grp_forwardHidden_fu_325_n_31,
      \m_reg_reg[4]_35\ => grp_forwardHidden_fu_325_n_30,
      \m_reg_reg[4]_36\ => grp_forwardHidden_fu_325_n_29,
      \m_reg_reg[4]_37\ => grp_forwardHidden_fu_325_n_28,
      \m_reg_reg[4]_38\ => grp_forwardHidden_fu_325_n_35,
      \m_reg_reg[4]_39\ => grp_forwardHidden_fu_325_n_34,
      \m_reg_reg[4]_4\(0) => grp_forwardHidden_fu_325_n_82,
      \m_reg_reg[4]_40\ => grp_forwardHidden_fu_325_n_33,
      \m_reg_reg[4]_41\ => grp_forwardHidden_fu_325_n_32,
      \m_reg_reg[4]_42\ => grp_forwardHidden_fu_325_n_27,
      \m_reg_reg[4]_43\ => grp_forwardHidden_fu_325_n_26,
      \m_reg_reg[4]_44\ => grp_forwardHidden_fu_325_n_25,
      \m_reg_reg[4]_45\ => grp_forwardHidden_fu_325_n_24,
      \m_reg_reg[4]_5\(2) => grp_forwardHidden_fu_325_n_213,
      \m_reg_reg[4]_5\(1) => grp_forwardHidden_fu_325_n_214,
      \m_reg_reg[4]_5\(0) => grp_forwardHidden_fu_325_n_215,
      \m_reg_reg[4]_6\(0) => grp_forwardHidden_fu_325_n_83,
      \m_reg_reg[4]_7\(2) => grp_forwardHidden_fu_325_n_228,
      \m_reg_reg[4]_7\(1) => grp_forwardHidden_fu_325_n_229,
      \m_reg_reg[4]_7\(0) => grp_forwardHidden_fu_325_n_230,
      \m_reg_reg[4]_8\(0) => grp_forwardHidden_fu_325_n_112,
      \m_reg_reg[4]_9\(2) => grp_forwardHidden_fu_325_n_231,
      \m_reg_reg[4]_9\(1) => grp_forwardHidden_fu_325_n_232,
      \m_reg_reg[4]_9\(0) => grp_forwardHidden_fu_325_n_233,
      \m_reg_reg[8]\(2) => grp_forwardHidden_fu_325_n_84,
      \m_reg_reg[8]\(1) => grp_forwardHidden_fu_325_n_85,
      \m_reg_reg[8]\(0) => grp_forwardHidden_fu_325_n_86,
      \m_reg_reg[8]_0\(2) => grp_forwardHidden_fu_325_n_87,
      \m_reg_reg[8]_0\(1) => grp_forwardHidden_fu_325_n_88,
      \m_reg_reg[8]_0\(0) => grp_forwardHidden_fu_325_n_89,
      \m_reg_reg[8]_1\(2) => grp_forwardHidden_fu_325_n_90,
      \m_reg_reg[8]_1\(1) => grp_forwardHidden_fu_325_n_91,
      \m_reg_reg[8]_1\(0) => grp_forwardHidden_fu_325_n_92,
      \m_reg_reg[8]_10\(2) => grp_forwardHidden_fu_325_n_157,
      \m_reg_reg[8]_10\(1) => grp_forwardHidden_fu_325_n_158,
      \m_reg_reg[8]_10\(0) => grp_forwardHidden_fu_325_n_159,
      \m_reg_reg[8]_11\(2) => grp_forwardHidden_fu_325_n_180,
      \m_reg_reg[8]_11\(1) => grp_forwardHidden_fu_325_n_181,
      \m_reg_reg[8]_11\(0) => grp_forwardHidden_fu_325_n_182,
      \m_reg_reg[8]_12\(2) => grp_forwardHidden_fu_325_n_183,
      \m_reg_reg[8]_12\(1) => grp_forwardHidden_fu_325_n_184,
      \m_reg_reg[8]_12\(0) => grp_forwardHidden_fu_325_n_185,
      \m_reg_reg[8]_13\(2) => grp_forwardHidden_fu_325_n_186,
      \m_reg_reg[8]_13\(1) => grp_forwardHidden_fu_325_n_187,
      \m_reg_reg[8]_13\(0) => grp_forwardHidden_fu_325_n_188,
      \m_reg_reg[8]_14\(2) => grp_forwardHidden_fu_325_n_189,
      \m_reg_reg[8]_14\(1) => grp_forwardHidden_fu_325_n_190,
      \m_reg_reg[8]_14\(0) => grp_forwardHidden_fu_325_n_191,
      \m_reg_reg[8]_2\(2) => grp_forwardHidden_fu_325_n_93,
      \m_reg_reg[8]_2\(1) => grp_forwardHidden_fu_325_n_94,
      \m_reg_reg[8]_2\(0) => grp_forwardHidden_fu_325_n_95,
      \m_reg_reg[8]_3\(2) => grp_forwardHidden_fu_325_n_116,
      \m_reg_reg[8]_3\(1) => grp_forwardHidden_fu_325_n_117,
      \m_reg_reg[8]_3\(0) => grp_forwardHidden_fu_325_n_118,
      \m_reg_reg[8]_4\(2) => grp_forwardHidden_fu_325_n_119,
      \m_reg_reg[8]_4\(1) => grp_forwardHidden_fu_325_n_120,
      \m_reg_reg[8]_4\(0) => grp_forwardHidden_fu_325_n_121,
      \m_reg_reg[8]_5\(2) => grp_forwardHidden_fu_325_n_122,
      \m_reg_reg[8]_5\(1) => grp_forwardHidden_fu_325_n_123,
      \m_reg_reg[8]_5\(0) => grp_forwardHidden_fu_325_n_124,
      \m_reg_reg[8]_6\(2) => grp_forwardHidden_fu_325_n_125,
      \m_reg_reg[8]_6\(1) => grp_forwardHidden_fu_325_n_126,
      \m_reg_reg[8]_6\(0) => grp_forwardHidden_fu_325_n_127,
      \m_reg_reg[8]_7\(2) => grp_forwardHidden_fu_325_n_148,
      \m_reg_reg[8]_7\(1) => grp_forwardHidden_fu_325_n_149,
      \m_reg_reg[8]_7\(0) => grp_forwardHidden_fu_325_n_150,
      \m_reg_reg[8]_8\(2) => grp_forwardHidden_fu_325_n_151,
      \m_reg_reg[8]_8\(1) => grp_forwardHidden_fu_325_n_152,
      \m_reg_reg[8]_8\(0) => grp_forwardHidden_fu_325_n_153,
      \m_reg_reg[8]_9\(2) => grp_forwardHidden_fu_325_n_154,
      \m_reg_reg[8]_9\(1) => grp_forwardHidden_fu_325_n_155,
      \m_reg_reg[8]_9\(0) => grp_forwardHidden_fu_325_n_156,
      \p_carry__0_i_3__16\(2) => grp_forwardHidden_fu_325_n_71,
      \p_carry__0_i_3__16\(1) => grp_forwardHidden_fu_325_n_72,
      \p_carry__0_i_3__16\(0) => grp_forwardHidden_fu_325_n_73,
      \p_carry__0_i_3__17\(2) => grp_forwardHidden_fu_325_n_74,
      \p_carry__0_i_3__17\(1) => grp_forwardHidden_fu_325_n_75,
      \p_carry__0_i_3__17\(0) => grp_forwardHidden_fu_325_n_76,
      \p_carry__0_i_3__18\(2) => grp_forwardHidden_fu_325_n_77,
      \p_carry__0_i_3__18\(1) => grp_forwardHidden_fu_325_n_78,
      \p_carry__0_i_3__18\(0) => grp_forwardHidden_fu_325_n_79,
      \p_carry__0_i_3__19\(2) => grp_forwardHidden_fu_325_n_100,
      \p_carry__0_i_3__19\(1) => grp_forwardHidden_fu_325_n_101,
      \p_carry__0_i_3__19\(0) => grp_forwardHidden_fu_325_n_102,
      \p_carry__0_i_3__20\(2) => grp_forwardHidden_fu_325_n_103,
      \p_carry__0_i_3__20\(1) => grp_forwardHidden_fu_325_n_104,
      \p_carry__0_i_3__20\(0) => grp_forwardHidden_fu_325_n_105,
      \p_carry__0_i_3__21\(2) => grp_forwardHidden_fu_325_n_106,
      \p_carry__0_i_3__21\(1) => grp_forwardHidden_fu_325_n_107,
      \p_carry__0_i_3__21\(0) => grp_forwardHidden_fu_325_n_108,
      \p_carry__0_i_3__22\(2) => grp_forwardHidden_fu_325_n_109,
      \p_carry__0_i_3__22\(1) => grp_forwardHidden_fu_325_n_110,
      \p_carry__0_i_3__22\(0) => grp_forwardHidden_fu_325_n_111,
      \p_carry__0_i_3__23\(2) => grp_forwardHidden_fu_325_n_132,
      \p_carry__0_i_3__23\(1) => grp_forwardHidden_fu_325_n_133,
      \p_carry__0_i_3__23\(0) => grp_forwardHidden_fu_325_n_134,
      \p_carry__0_i_3__24\(2) => grp_forwardHidden_fu_325_n_135,
      \p_carry__0_i_3__24\(1) => grp_forwardHidden_fu_325_n_136,
      \p_carry__0_i_3__24\(0) => grp_forwardHidden_fu_325_n_137,
      \p_carry__0_i_3__25\(2) => grp_forwardHidden_fu_325_n_138,
      \p_carry__0_i_3__25\(1) => grp_forwardHidden_fu_325_n_139,
      \p_carry__0_i_3__25\(0) => grp_forwardHidden_fu_325_n_140,
      \p_carry__0_i_3__26\(2) => grp_forwardHidden_fu_325_n_141,
      \p_carry__0_i_3__26\(1) => grp_forwardHidden_fu_325_n_142,
      \p_carry__0_i_3__26\(0) => grp_forwardHidden_fu_325_n_143,
      \p_carry__0_i_3__27\(2) => grp_forwardHidden_fu_325_n_164,
      \p_carry__0_i_3__27\(1) => grp_forwardHidden_fu_325_n_165,
      \p_carry__0_i_3__27\(0) => grp_forwardHidden_fu_325_n_166,
      \p_carry__0_i_3__28\(2) => grp_forwardHidden_fu_325_n_167,
      \p_carry__0_i_3__28\(1) => grp_forwardHidden_fu_325_n_168,
      \p_carry__0_i_3__28\(0) => grp_forwardHidden_fu_325_n_169,
      \p_carry__0_i_3__29\(2) => grp_forwardHidden_fu_325_n_170,
      \p_carry__0_i_3__29\(1) => grp_forwardHidden_fu_325_n_171,
      \p_carry__0_i_3__29\(0) => grp_forwardHidden_fu_325_n_172,
      \p_carry__0_i_3__30\(2) => grp_forwardHidden_fu_325_n_173,
      \p_carry__0_i_3__30\(1) => grp_forwardHidden_fu_325_n_174,
      \p_carry__0_i_3__30\(0) => grp_forwardHidden_fu_325_n_175,
      \p_carry_i_3__15\(2) => grp_forwardHidden_fu_325_n_192,
      \p_carry_i_3__15\(1) => grp_forwardHidden_fu_325_n_193,
      \p_carry_i_3__15\(0) => grp_forwardHidden_fu_325_n_194,
      \p_carry_i_3__16\(2) => grp_forwardHidden_fu_325_n_195,
      \p_carry_i_3__16\(1) => grp_forwardHidden_fu_325_n_196,
      \p_carry_i_3__16\(0) => grp_forwardHidden_fu_325_n_197,
      \p_carry_i_3__16_0\(0) => grp_forwardHidden_fu_325_n_65,
      \p_carry_i_3__17\(2) => grp_forwardHidden_fu_325_n_198,
      \p_carry_i_3__17\(1) => grp_forwardHidden_fu_325_n_199,
      \p_carry_i_3__17\(0) => grp_forwardHidden_fu_325_n_200,
      \p_carry_i_3__17_0\(0) => grp_forwardHidden_fu_325_n_66,
      \p_carry_i_3__18\(2) => grp_forwardHidden_fu_325_n_201,
      \p_carry_i_3__18\(1) => grp_forwardHidden_fu_325_n_202,
      \p_carry_i_3__18\(0) => grp_forwardHidden_fu_325_n_203,
      \p_carry_i_3__18_0\(0) => grp_forwardHidden_fu_325_n_67,
      \p_carry_i_3__19\(2) => grp_forwardHidden_fu_325_n_216,
      \p_carry_i_3__19\(1) => grp_forwardHidden_fu_325_n_217,
      \p_carry_i_3__19\(0) => grp_forwardHidden_fu_325_n_218,
      \p_carry_i_3__19_0\(0) => grp_forwardHidden_fu_325_n_96,
      \p_carry_i_3__20\(2) => grp_forwardHidden_fu_325_n_219,
      \p_carry_i_3__20\(1) => grp_forwardHidden_fu_325_n_220,
      \p_carry_i_3__20\(0) => grp_forwardHidden_fu_325_n_221,
      \p_carry_i_3__20_0\(0) => grp_forwardHidden_fu_325_n_97,
      \p_carry_i_3__21\(2) => grp_forwardHidden_fu_325_n_222,
      \p_carry_i_3__21\(1) => grp_forwardHidden_fu_325_n_223,
      \p_carry_i_3__21\(0) => grp_forwardHidden_fu_325_n_224,
      \p_carry_i_3__21_0\(0) => grp_forwardHidden_fu_325_n_98,
      \p_carry_i_3__22\(2) => grp_forwardHidden_fu_325_n_225,
      \p_carry_i_3__22\(1) => grp_forwardHidden_fu_325_n_226,
      \p_carry_i_3__22\(0) => grp_forwardHidden_fu_325_n_227,
      \p_carry_i_3__22_0\(0) => grp_forwardHidden_fu_325_n_99,
      \p_carry_i_3__23\(2) => grp_forwardHidden_fu_325_n_240,
      \p_carry_i_3__23\(1) => grp_forwardHidden_fu_325_n_241,
      \p_carry_i_3__23\(0) => grp_forwardHidden_fu_325_n_242,
      \p_carry_i_3__23_0\(0) => grp_forwardHidden_fu_325_n_128,
      \p_carry_i_3__24\(2) => grp_forwardHidden_fu_325_n_243,
      \p_carry_i_3__24\(1) => grp_forwardHidden_fu_325_n_244,
      \p_carry_i_3__24\(0) => grp_forwardHidden_fu_325_n_245,
      \p_carry_i_3__24_0\(0) => grp_forwardHidden_fu_325_n_129,
      \p_carry_i_3__25\(2) => grp_forwardHidden_fu_325_n_246,
      \p_carry_i_3__25\(1) => grp_forwardHidden_fu_325_n_247,
      \p_carry_i_3__25\(0) => grp_forwardHidden_fu_325_n_248,
      \p_carry_i_3__25_0\(0) => grp_forwardHidden_fu_325_n_130,
      \p_carry_i_3__26\(2) => grp_forwardHidden_fu_325_n_249,
      \p_carry_i_3__26\(1) => grp_forwardHidden_fu_325_n_250,
      \p_carry_i_3__26\(0) => grp_forwardHidden_fu_325_n_251,
      \p_carry_i_3__26_0\(0) => grp_forwardHidden_fu_325_n_131,
      \p_carry_i_3__27\(2) => grp_forwardHidden_fu_325_n_264,
      \p_carry_i_3__27\(1) => grp_forwardHidden_fu_325_n_265,
      \p_carry_i_3__27\(0) => grp_forwardHidden_fu_325_n_266,
      \p_carry_i_3__27_0\(0) => grp_forwardHidden_fu_325_n_160,
      \p_carry_i_3__28\(2) => grp_forwardHidden_fu_325_n_267,
      \p_carry_i_3__28\(1) => grp_forwardHidden_fu_325_n_268,
      \p_carry_i_3__28\(0) => grp_forwardHidden_fu_325_n_269,
      \p_carry_i_3__28_0\(0) => grp_forwardHidden_fu_325_n_161,
      \p_carry_i_3__29\(2) => grp_forwardHidden_fu_325_n_270,
      \p_carry_i_3__29\(1) => grp_forwardHidden_fu_325_n_271,
      \p_carry_i_3__29\(0) => grp_forwardHidden_fu_325_n_272,
      \p_carry_i_3__29_0\(0) => grp_forwardHidden_fu_325_n_162,
      \p_carry_i_3__30\(2) => grp_forwardHidden_fu_325_n_273,
      \p_carry_i_3__30\(1) => grp_forwardHidden_fu_325_n_274,
      \p_carry_i_3__30\(0) => grp_forwardHidden_fu_325_n_275,
      \p_carry_i_3__30_0\(0) => grp_forwardHidden_fu_325_n_163,
      x_3_fu_751_p2(0) => grp_forwardHidden_fu_409_ap_return_3(7),
      x_4_fu_685_p2(0) => grp_forwardHidden_fu_409_ap_return_1(7),
      x_5_fu_718_p2(0) => grp_forwardHidden_fu_409_ap_return_2(7),
      x_fu_652_p2(0) => grp_forwardHidden_fu_409_ap_return_0(7)
    );
grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_136_1
     port map (
      D(0) => \ap_NS_fsm__0\(11),
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      SR(0) => ap_rst_n_inv,
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      W1_out_address1(3 downto 0) => \^w1_out_address1\(4 downto 1),
      W1_out_d0(1 downto 0) => \^w1_out_d0\(1 downto 0),
      W1_out_d1(1 downto 0) => \^w1_out_d1\(1 downto 0),
      W1_out_we1 => \^w1_out_we1\,
      \ap_CS_fsm_reg[10]\ => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done
    );
grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2,
      Q => grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_train_step_Pipeline_VITIS_LOOP_141_4
     port map (
      Q(0) => ap_CS_fsm_state11,
      W2_out_address0(1 downto 0) => W2_out_address0(1 downto 0),
      W2_out_we0 => W2_out_we0,
      \ap_CS_fsm_reg[10]\ => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0,
      ap_clk => ap_clk,
      ap_rst => ap_rst_n_inv,
      ap_rst_n => ap_rst_n,
      grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
      \j_fu_34_reg[1]_0\ => \^w2_out_ce0\
    );
grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0,
      Q => \^w2_out_ce0\,
      R => ap_rst_n_inv
    );
grp_updateHidden_fu_493: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_updateHidden
     port map (
      C(0) => grp_updateHidden_fu_493_W1_0_0_o(1),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state1,
      W1_0_0(1 downto 0) => W1_0_0(1 downto 0),
      W1_0_1(1 downto 0) => W1_0_1(1 downto 0),
      W1_0_2(1 downto 0) => W1_0_2(1 downto 0),
      W1_0_3(1 downto 0) => W1_0_3(1 downto 0),
      W1_1_0(1 downto 0) => W1_1_0(1 downto 0),
      W1_1_1(1 downto 0) => W1_1_1(1 downto 0),
      W1_1_2(1 downto 0) => W1_1_2(1 downto 0),
      W1_1_3(1 downto 0) => W1_1_3(1 downto 0),
      W1_1_30 => W1_1_30,
      W1_2_0(1 downto 0) => W1_2_0(1 downto 0),
      W1_2_1(1 downto 0) => W1_2_1(1 downto 0),
      W1_2_2(1 downto 0) => W1_2_2(1 downto 0),
      W1_2_3(1 downto 0) => W1_2_3(1 downto 0),
      W1_3_0(1 downto 0) => W1_3_0(1 downto 0),
      W1_3_1(1 downto 0) => W1_3_1(1 downto 0),
      W1_3_2(1 downto 0) => W1_3_2(1 downto 0),
      W1_3_3(1 downto 0) => W1_3_3(1 downto 0),
      W1_4_0(1 downto 0) => W1_4_0(1 downto 0),
      W1_4_1(1 downto 0) => W1_4_1(1 downto 0),
      W1_4_2(1 downto 0) => W1_4_2(1 downto 0),
      W1_4_3(1 downto 0) => W1_4_3(1 downto 0),
      W1_5_0(1 downto 0) => W1_5_0(1 downto 0),
      W1_5_1(1 downto 0) => W1_5_1(1 downto 0),
      W1_5_2(1 downto 0) => W1_5_2(1 downto 0),
      W1_5_3(1 downto 0) => W1_5_3(1 downto 0),
      W1_6_0(1 downto 0) => W1_6_0(1 downto 0),
      W1_6_1(1 downto 0) => W1_6_1(1 downto 0),
      W1_6_2(1 downto 0) => W1_6_2(1 downto 0),
      W1_6_3(1 downto 0) => W1_6_3(1 downto 0),
      W1_7_0(1 downto 0) => W1_7_0(1 downto 0),
      W1_7_1(1 downto 0) => W1_7_1(1 downto 0),
      W1_7_2(1 downto 0) => W1_7_2(1 downto 0),
      W1_7_3(1 downto 0) => W1_7_3(1 downto 0),
      \ap_CS_fsm_reg[9]\ => grp_updateHidden_fu_493_n_0,
      ap_clk => ap_clk,
      ap_rst => ap_rst_n_inv,
      grp_updateHidden_fu_493_ap_start_reg => grp_updateHidden_fu_493_ap_start_reg,
      img_pos_0(7 downto 0) => img_pos_0(7 downto 0),
      img_pos_1(7 downto 0) => img_pos_1(7 downto 0),
      img_pos_2(7 downto 0) => img_pos_2(7 downto 0),
      img_pos_3(7 downto 0) => img_pos_3(7 downto 0),
      img_pos_4(7 downto 0) => img_pos_4(7 downto 0),
      img_pos_5(7 downto 0) => img_pos_5(7 downto 0),
      img_pos_6(7 downto 0) => img_pos_6(7 downto 0),
      img_pos_7(7 downto 0) => img_pos_7(7 downto 0),
      p_reg_reg(0) => grp_updateHidden_fu_493_W1_1_0_o(1),
      p_reg_reg_0(0) => grp_updateHidden_fu_493_W1_2_0_o(1),
      p_reg_reg_1(0) => grp_updateHidden_fu_493_W1_3_0_o(1),
      p_reg_reg_10(0) => grp_updateHidden_fu_493_W1_4_1_o(1),
      p_reg_reg_11(0) => grp_updateHidden_fu_493_W1_5_1_o(1),
      p_reg_reg_12(0) => grp_updateHidden_fu_493_W1_6_1_o(1),
      p_reg_reg_13(0) => grp_updateHidden_fu_493_W1_7_1_o(1),
      p_reg_reg_14(0) => grp_updateHidden_fu_493_W1_0_2_o(1),
      p_reg_reg_15(0) => grp_updateHidden_fu_493_W1_1_2_o(1),
      p_reg_reg_16(0) => grp_updateHidden_fu_493_W1_2_2_o(1),
      p_reg_reg_17(0) => grp_updateHidden_fu_493_W1_3_2_o(1),
      p_reg_reg_18(0) => grp_updateHidden_fu_493_W1_4_2_o(1),
      p_reg_reg_19(0) => grp_updateHidden_fu_493_W1_5_2_o(1),
      p_reg_reg_2(0) => grp_updateHidden_fu_493_W1_4_0_o(1),
      p_reg_reg_20(0) => grp_updateHidden_fu_493_W1_6_2_o(1),
      p_reg_reg_21(0) => grp_updateHidden_fu_493_W1_7_2_o(1),
      p_reg_reg_22(0) => grp_updateHidden_fu_493_W1_0_3_o(1),
      p_reg_reg_23(0) => grp_updateHidden_fu_493_W1_1_3_o(1),
      p_reg_reg_24(0) => grp_updateHidden_fu_493_W1_2_3_o(1),
      p_reg_reg_25(0) => grp_updateHidden_fu_493_W1_3_3_o(1),
      p_reg_reg_26(0) => grp_updateHidden_fu_493_W1_4_3_o(1),
      p_reg_reg_27(0) => grp_updateHidden_fu_493_W1_5_3_o(1),
      p_reg_reg_28(0) => grp_updateHidden_fu_493_W1_6_3_o(1),
      p_reg_reg_29(0) => grp_updateHidden_fu_493_W1_7_3_o(1),
      p_reg_reg_3(0) => grp_updateHidden_fu_493_W1_5_0_o(1),
      p_reg_reg_4(0) => grp_updateHidden_fu_493_W1_6_0_o(1),
      p_reg_reg_5(0) => grp_updateHidden_fu_493_W1_7_0_o(1),
      p_reg_reg_6(0) => grp_updateHidden_fu_493_W1_0_1_o(1),
      p_reg_reg_7(0) => grp_updateHidden_fu_493_W1_1_1_o(1),
      p_reg_reg_8(0) => grp_updateHidden_fu_493_W1_2_1_o(1),
      p_reg_reg_9(0) => grp_updateHidden_fu_493_W1_3_1_o(1),
      train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(0) => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(6),
      train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(0) => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(6)
    );
grp_updateHidden_fu_493_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => grp_updateHidden_fu_493_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln146_reg_1011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => icmp_ln146_fu_646_p2,
      Q => icmp_ln146_reg_1011,
      R => '0'
    );
\leds_port[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln146_reg_1011,
      I1 => trunc_ln1_reg_1021(0),
      O => leds_port(0)
    );
\leds_port[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln146_reg_1011,
      I1 => trunc_ln1_reg_1021(1),
      O => leds_port(1)
    );
\leds_port[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln146_reg_1011,
      I1 => trunc_ln1_reg_1021(2),
      O => leds_port(2)
    );
\leds_port[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln146_reg_1011,
      I1 => trunc_ln1_reg_1021(3),
      O => leds_port(3)
    );
mul_32ns_34ns_42_2_1_U199: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step_mul_32ns_34ns_42_2_1
     port map (
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      \buff0_reg__0_0\(3 downto 0) => p_0_in(3 downto 0),
      sub_ln145_fu_640_p2(30 downto 0) => sub_ln145_fu_640_p2(31 downto 1),
      \tmp_product__0_0\(0) => sample_idx(0)
    );
\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_325_ap_return_3(7),
      Q => train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_325_ap_return_2(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_325_ap_return_1(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_325_ap_return_0(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_409_ap_return_3(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_409_ap_return_2(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_409_ap_return_1(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(6),
      R => '0'
    );
\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_forwardHidden_fu_409_ap_return_0(7),
      Q => train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(6),
      R => '0'
    );
\trunc_ln1_reg_1021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(0),
      Q => trunc_ln1_reg_1021(0),
      R => '0'
    );
\trunc_ln1_reg_1021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(1),
      Q => trunc_ln1_reg_1021(1),
      R => '0'
    );
\trunc_ln1_reg_1021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(2),
      Q => trunc_ln1_reg_1021(2),
      R => '0'
    );
\trunc_ln1_reg_1021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(3),
      Q => trunc_ln1_reg_1021(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    leds_port_ap_vld : out STD_LOGIC;
    W1_out_ce0 : out STD_LOGIC;
    W1_out_we0 : out STD_LOGIC;
    W1_out_ce1 : out STD_LOGIC;
    W1_out_we1 : out STD_LOGIC;
    W2_out_ce0 : out STD_LOGIC;
    W2_out_we0 : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    leds_port : out STD_LOGIC_VECTOR ( 3 downto 0 );
    W1_out_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    W1_out_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    W1_out_address1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    W1_out_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    W2_out_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    W2_out_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,train_step,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "train_step,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^w1_out_address0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^w1_out_address1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal NLW_inst_W1_out_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_W1_out_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_W2_out_d0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "12'b000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "12'b001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "12'b010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "12'b100000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "12'b000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "12'b000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "12'b000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "12'b000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "12'b000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "12'b000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "12'b000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "12'b000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of W1_out_address0 : signal is "xilinx.com:signal:data:1.0 W1_out_address0 DATA";
  attribute X_INTERFACE_MODE of W1_out_address0 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W1_out_address0 : signal is "XIL_INTERFACENAME W1_out_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of W1_out_address1 : signal is "xilinx.com:signal:data:1.0 W1_out_address1 DATA";
  attribute X_INTERFACE_MODE of W1_out_address1 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W1_out_address1 : signal is "XIL_INTERFACENAME W1_out_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of W1_out_d0 : signal is "xilinx.com:signal:data:1.0 W1_out_d0 DATA";
  attribute X_INTERFACE_MODE of W1_out_d0 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W1_out_d0 : signal is "XIL_INTERFACENAME W1_out_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of W1_out_d1 : signal is "xilinx.com:signal:data:1.0 W1_out_d1 DATA";
  attribute X_INTERFACE_MODE of W1_out_d1 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W1_out_d1 : signal is "XIL_INTERFACENAME W1_out_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of W2_out_address0 : signal is "xilinx.com:signal:data:1.0 W2_out_address0 DATA";
  attribute X_INTERFACE_MODE of W2_out_address0 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W2_out_address0 : signal is "XIL_INTERFACENAME W2_out_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of W2_out_d0 : signal is "xilinx.com:signal:data:1.0 W2_out_d0 DATA";
  attribute X_INTERFACE_MODE of W2_out_d0 : signal is "master";
  attribute X_INTERFACE_PARAMETER of W2_out_d0 : signal is "XIL_INTERFACENAME W2_out_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of leds_port : signal is "xilinx.com:signal:data:1.0 leds_port DATA";
  attribute X_INTERFACE_MODE of leds_port : signal is "master";
  attribute X_INTERFACE_PARAMETER of leds_port : signal is "XIL_INTERFACENAME leds_port, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_MODE of s_axi_CTRL_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_ARADDR : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
begin
  W1_out_address0(4 downto 1) <= \^w1_out_address0\(4 downto 1);
  W1_out_address0(0) <= \<const1>\;
  W1_out_address1(4 downto 1) <= \^w1_out_address1\(4 downto 1);
  W1_out_address1(0) <= \<const0>\;
  W2_out_d0(7) <= \<const0>\;
  W2_out_d0(6) <= \<const0>\;
  W2_out_d0(5) <= \<const0>\;
  W2_out_d0(4) <= \<const0>\;
  W2_out_d0(3) <= \<const0>\;
  W2_out_d0(2) <= \<const0>\;
  W2_out_d0(1) <= \<const0>\;
  W2_out_d0(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_train_step
     port map (
      W1_out_address0(4 downto 1) => \^w1_out_address0\(4 downto 1),
      W1_out_address0(0) => NLW_inst_W1_out_address0_UNCONNECTED(0),
      W1_out_address1(4 downto 1) => \^w1_out_address1\(4 downto 1),
      W1_out_address1(0) => NLW_inst_W1_out_address1_UNCONNECTED(0),
      W1_out_ce0 => W1_out_ce0,
      W1_out_ce1 => W1_out_ce1,
      W1_out_d0(7 downto 0) => W1_out_d0(7 downto 0),
      W1_out_d1(7 downto 0) => W1_out_d1(7 downto 0),
      W1_out_we0 => W1_out_we0,
      W1_out_we1 => W1_out_we1,
      W2_out_address0(1 downto 0) => W2_out_address0(1 downto 0),
      W2_out_ce0 => W2_out_ce0,
      W2_out_d0(7 downto 0) => NLW_inst_W2_out_d0_UNCONNECTED(7 downto 0),
      W2_out_we0 => W2_out_we0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      leds_port(3 downto 0) => leds_port(3 downto 0),
      leds_port_ap_vld => leds_port_ap_vld,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 2) => s_axi_CTRL_AWADDR(7 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
