Sjasm Z80 Assembler v0.42c - www.xl2s.tk             [2015.03.02 - 09:09:33]

main.asm
Errors: 0

       1   00:0000                      ;----------------------------------------------------------------------------
       2   00:0000                      ;----------------------------------------------------------------------------
       3   00:0000                      
       4   00:0000                              output "maneldem.rom"
       5   00:0000                      
       6   00:0000                      		defpage	0,0x4000, 0x4000		; page 0 main code + far call routines
       7   00:0000                      		defpage	1,0x8000, 0x4000		; swapped data 
       8   00:0000                      		defpage	2..15
       9   00:0000                      	
      10   00:0000  (00:6000)           _bank1	equ	0x6000
      11   00:0000  (00:7000)           _bank2	equ	0x7000
      12   00:0000                      		
      13   00:0000  (00)                		page 0
      14   00:4000                      		
      15   00:4000                              org 4000h
      16   00:4000                              dw  4241h,START,0,0,0,0,0,0
      16   00:4000  41 42 F3 41 00 00 00 00 00 00 00 00 00 00 00 00 
      17   00:4010                      
      18   00:4010                      
      19   00:4010                      		include "header.asm"
       1.  00:4010  (00:0641)           n_tiles: equ 1601
       2.  00:4010  (00:0100)           mapWidth:	equ	256
       3.  00:4010  (00:0010)           mapHeight:	equ	 16
       4.  00:4010  (00:001C)           WinWidth:	equ	 28
       5.  00:4010  (00:0010)           WinHeight:	equ	 16
       6.  00:4010  (00:0000)           Transp:	equ	  0
       7.  00:4010  (00:0000)           SolidTile0	equ	  0
       8.  00:4010  (00:0500)           SolidTile1	equ	1280
       9.  00:4010  (00:05CD)           SolidTile2	equ	1485
      10.  00:4010  (00:0000)           SolidColor0	equ	  0
      11.  00:4010  (00:0007)           SolidColor1	equ	  7
      12.  00:4010  (00:0008)           SolidColor2	equ	  8
      20   00:4010                      	
      21   00:4010                      		include "rominit64.asm"
       1.  00:4010                      
       2.  00:4010                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:4010                      ; set pages and subslot
       4.  00:4010                      ;
       5.  00:4010                      
       6.  00:4010                      
       7.  00:4010  (00:0024)           ENASLT:			equ		024h
       8.  00:4010  (00:0138)           RSLREG:			equ		0138h
       9.  00:4010  (00:FCC1)           EXPTBL:			equ		0FCC1h	; Bios Slot / Expansion Slot
      10.  00:4010                      
      11.  00:4010                      
      12.  00:4010                      ; ----------------------------
      13.  00:4010                      ; pre-set main slot for page 3
      14.  00:4010                      ; and set sub-slot for page 3
      15.  00:4010                      ; ----------------------------
      16.  00:4010                      	macro	mainslot_setup n
      17.  00:4010                    < 	and		3
      18.  00:4010                    < [2]	rrca
      19.  00:4010                    < 	and		0xC0
      20.  00:4010                    < 	ld		c,a
      21.  00:4010                    < 	ld		a,d
      22.  00:4010                    < 	and		0x3F
      23.  00:4010                    < 	or		c
      24.  00:4010                    < 	ld		c,a					; Primary slot value with main slot in page 3
      25.  00:4010                    < 
      26.  00:4010                    < 	ld		a,b
      27.  00:4010                    < 	and		0x0C
      28.  00:4010                    < [2]	rrca
      29.  00:4010                    < 	and		3
      30.  00:4010                    < 	ld		b,a					; B = Expanded slot in page 3
      31.  00:4010                    < 	ld		a,c
      32.  00:4010                    < 	out		(0A8h),a			; Slot : Main Slot, xx, xx, Main slot
      33.  00:4010                    < 	ld		a,(0FFFFh)
      34.  00:4010                    < 	cpl
      35.  00:4010                    < 	if (n<=4)
      36.  00:4010                    < [n]	RLCA
      37.  00:4010                    < 	else
      38.  00:4010                    < [8-n] RRCA	
      39.  00:4010                    < 	endif
      40.  00:4010                    < 	and		0xFC
      41.  00:4010                    < 	or		b
      42.  00:4010                    < 	if (n<=4)
      43.  00:4010                    < [n]	RRCA
      44.  00:4010                    < 	else
      45.  00:4010                    < [8-n] RLCA
      46.  00:4010                    < 	endif
      47.  00:4010                    < 	ld		(0FFFFh),a		; Expanded slot selected
      48.  00:4010                    < 	ld		b,a				; save for later	
      49.  00:4010                    < 	endmacro
      50.  00:4010                      		
      51.  00:4010                      
      52.  00:4010                      ; ------------------------------
      53.  00:4010                      ; SEARCH_SLOT
      54.  00:4010                      ; look for the slot of our rom
      55.  00:4010                      ; active in page 1
      56.  00:4010                      ; ------------------------------
      57.  00:4010                      
      58.  00:4010                      search_slot:
      59.  00:4010  CD 38 01            	call	RSLREG
      60.  00:4013  0F 0F               [2]	rrca
      61.  00:4015  E6 03               	and		3
      62.  00:4017  4F                  	ld		c,a
      63.  00:4018  06 00               	ld		b,0
      64.  00:401A  21 C1 FC            	ld		hl,EXPTBL
      65.  00:401D  09                  	add		hl,bc
      66.  00:401E  7E                  	ld		a,(hl)
      67.  00:401F  E6 80               	and		080h
      68.  00:4021  B1                  	or		c
      69.  00:4022  4F                  	ld		c,a
      70.  00:4023  23 23 23 23         [4]	inc		hl
      71.  00:4027  7E                  	ld		a,(hl)
      72.  00:4028  E6 0C               	and		0Ch
      73.  00:402A  B1                  	or		c
      74.  00:402B  32 00 C0            	ld		(slotvar),a
      75.  00:402E  C9                  	ret
      76.  00:402F                      	
      77.  00:402F                      ; ------------------------------
      78.  00:402F                      ; look for the slot of ram
      79.  00:402F                      ; active in page 3
      80.  00:402F                      ; ------------------------------
      81.  00:402F                      
      82.  00:402F                      search_slotram:
      83.  00:402F  F3                  	di
      84.  00:4030  CD 38 01            	call	RSLREG
      85.  00:4033  07 07               [2]	rlca
      86.  00:4035  E6 03               	and		3
      87.  00:4037  4F                  	ld		c,a
      88.  00:4038  06 00               	ld		b,0
      89.  00:403A  21 C1 FC            	ld		hl,EXPTBL
      90.  00:403D  09                  	add		hl,bc
      91.  00:403E  7E                  	ld		a,(hl)
      92.  00:403F  E6 80               	and		080h
      93.  00:4041  28 0D               	jr		z,search_slotram0
      94.  00:4043  B1                  	or		c
      95.  00:4044  4F                  	ld		c,a
      96.  00:4045  23 23 23 23         [4]	inc		hl
      97.  00:4049  7E                  	ld		a,(hl)
      98.  00:404A  07 07 07 07         [4]	rlca
      99.  00:404E  E6 0C               	and		0Ch
     100.  00:4050                      search_slotram0:
     101.  00:4050  B1                  	or		c
     102.  00:4051  32 01 C0            	ld		(slotram),a
     103.  00:4054  C9                  	ret
     104.  00:4055                      	
     105.  00:4055                      ; ------------------------------
     106.  00:4055                      ; SETROMPAGE0
     107.  00:4055                      ; Set the chart in
     108.  00:4055                      ; Page 0
     109.  00:4055                      ; -----------------------------
     110.  00:4055                      
     111.  00:4055                      setrompage0:
     112.  00:4055  3A 00 C0            	ld		a,(slotvar)
     113.  00:4058  C3 76 40            	jp		setslotpage0
     114.  00:405B                      
     115.  00:405B                      setrompage2:
     116.  00:405B  3A 00 C0            	ld		a,(slotvar)
     117.  00:405E  C3 EC 40            	jp		setslotpage2
     118.  00:4061                      
     119.  00:4061                      setrampage2:
     120.  00:4061  3A 01 C0            	ld		a,(slotram)
     121.  00:4064  C3 EC 40            	jp		setslotpage2
     122.  00:4067                      	
     123.  00:4067                      setrompage3:
     124.  00:4067  3A 00 C0            	ld		a,(slotvar)
     125.  00:406A  C3 33 41            	jp		setslotpage3
     126.  00:406D                      
     127.  00:406D                      setrampage3:
     128.  00:406D  3A 01 C0            	ld		a,(slotram)
     129.  00:4070  C3 33 41            	jp		setslotpage3
     130.  00:4073                      	
     131.  00:4073                      ; ------------------------------
     132.  00:4073                      ; RECBIOS
     133.  00:4073                      ; set the bios ROM
     134.  00:4073                      ; -------------------------------
     135.  00:4073                      recbios:
     136.  00:4073  3A C1 FC            	ld		a,(EXPTBL)
     137.  00:4076                      
     138.  00:4076                      ; ---------------------------
     139.  00:4076                      ; SETSLOTPAGE0
     140.  00:4076                      ; Set the slot passed in A
     141.  00:4076                      ; at page 0 in the Z80 address space
     142.  00:4076                      ; A: Format FxxxSSPP
     143.  00:4076                      ; ----------------------------
     144.  00:4076                      
     145.  00:4076                      setslotpage0:
     146.  00:4076  F3                  	di
     147.  00:4077  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     148.  00:4078  DB A8               	in		a,(0A8h)
     149.  00:407A  E6 FC               	and		0xFC
     150.  00:407C  57                  	ld		d,a					; D = Primary slot value
     151.  00:407D  78                  	ld		a,b
     152.  00:407E  E6 03               	and		3
     153.  00:4080  B2                  	or		d
     154.  00:4081  57                  	ld		d,a		; D = Final Value for primary slot
     155.  00:4082  78                  	ld		a,b		; Check if expanded
     156.  00:4083  CB 7F               	bit		7,a
     157.  00:4085  28 22               	jr		z,1f	; Not Expanded
     158.  00:4087                      	mainslot_setup	0
     158.  00:4087  E6 03             >  and  3
     158.  00:4089  0F 0F             > [2] rrca
     158.  00:408B  E6 C0             >  and  0xC0
     158.  00:408D  4F                >  ld  c,a
     158.  00:408E  7A                >  ld  a,d
     158.  00:408F  E6 3F             >  and  0x3F
     158.  00:4091  B1                >  or  c
     158.  00:4092  4F                >  ld  c,a
     158.  00:4093                    > 
     158.  00:4093  78                >  ld  a,b
     158.  00:4094  E6 0C             >  and  0x0C
     158.  00:4096  0F 0F             > [2] rrca
     158.  00:4098  E6 03             >  and  3
     158.  00:409A  47                >  ld  b,a
     158.  00:409B  79                >  ld  a,c
     158.  00:409C  D3 A8             >  out  (0A8h),a
     158.  00:409E  3A FF FF          >  ld  a,(0FFFFh)
     158.  00:40A1  2F                >  cpl
     158.  00:40A2                    >  if (n<=4)
     158.  00:40A2                    > [n] RLCA
     158.  00:40A2                    >  else
     158.  00:40A2                    ~ [8-n] RRCA
     158.  00:40A2                    ~  endif
     158.  00:40A2  E6 FC             >  and  0xFC
     158.  00:40A4  B0                >  or  b
     158.  00:40A5                    >  if (n<=4)
     158.  00:40A5                    > [n] RRCA
     158.  00:40A5                    >  else
     158.  00:40A5                    ~ [8-n] RLCA
     158.  00:40A5                    ~  endif
     158.  00:40A5  32 FF FF          >  ld  (0FFFFh),a
     158.  00:40A8  47                >  ld  b,a
     159.  00:40A9  7A                  1:	ld		a,d				; A = Final value
     160.  00:40AA  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     161.  00:40AC  C9                  	ret
     162.  00:40AD                      
     163.  00:40AD                      ; ---------------------------
     164.  00:40AD                      ; SETSLOTPAGE1
     165.  00:40AD                      ; Set the slot passed in A
     166.  00:40AD                      ; at page 1 in the Z80 address space
     167.  00:40AD                      ; A: Format FxxxSSPP
     168.  00:40AD                      ; ----------------------------
     169.  00:40AD                      
     170.  00:40AD                      setslotpage1:
     171.  00:40AD  F3                  	di
     172.  00:40AE  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     173.  00:40AF  DB A8               	in		a,(0A8h)
     174.  00:40B1  0F 0F               [2]	RRCA
     175.  00:40B3  E6 FC               	and		0xFC
     176.  00:40B5  57                  	ld		d,a					; D = Primary slot value
     177.  00:40B6  78                  	ld		a,b
     178.  00:40B7  E6 03               	and		3
     179.  00:40B9  B2                  	or		d
     180.  00:40BA  07 07               [2]	RLCA
     181.  00:40BC  57                  	ld		d,a		; D = Final Value for primary slot
     182.  00:40BD  78                  	ld		a,b		; Check if expanded
     183.  00:40BE  CB 7F               	bit		7,a
     184.  00:40C0  28 26               	jr		z,1f	; Not Expanded
     185.  00:40C2                      	mainslot_setup	6
     185.  00:40C2  E6 03             >  and  3
     185.  00:40C4  0F 0F             > [2] rrca
     185.  00:40C6  E6 C0             >  and  0xC0
     185.  00:40C8  4F                >  ld  c,a
     185.  00:40C9  7A                >  ld  a,d
     185.  00:40CA  E6 3F             >  and  0x3F
     185.  00:40CC  B1                >  or  c
     185.  00:40CD  4F                >  ld  c,a
     185.  00:40CE                    > 
     185.  00:40CE  78                >  ld  a,b
     185.  00:40CF  E6 0C             >  and  0x0C
     185.  00:40D1  0F 0F             > [2] rrca
     185.  00:40D3  E6 03             >  and  3
     185.  00:40D5  47                >  ld  b,a
     185.  00:40D6  79                >  ld  a,c
     185.  00:40D7  D3 A8             >  out  (0A8h),a
     185.  00:40D9  3A FF FF          >  ld  a,(0FFFFh)
     185.  00:40DC  2F                >  cpl
     185.  00:40DD                    >  if (n<=4)
     185.  00:40DD                    ~ [n] RLCA
     185.  00:40DD                    ~  else
     185.  00:40DD  0F 0F             > [8-n] RRCA
     185.  00:40DF                    >  endif
     185.  00:40DF  E6 FC             >  and  0xFC
     185.  00:40E1  B0                >  or  b
     185.  00:40E2                    >  if (n<=4)
     185.  00:40E2                    ~ [n] RRCA
     185.  00:40E2                    ~  else
     185.  00:40E2  07 07             > [8-n] RLCA
     185.  00:40E4                    >  endif
     185.  00:40E4  32 FF FF          >  ld  (0FFFFh),a
     185.  00:40E7  47                >  ld  b,a
     186.  00:40E8  7A                  1:	ld		a,d				; A = Final value
     187.  00:40E9  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     188.  00:40EB  C9                  	ret
     189.  00:40EC                      	
     190.  00:40EC                      
     191.  00:40EC                      ; ---------------------------
     192.  00:40EC                      ; SETSLOTPAGE2
     193.  00:40EC                      ; Set the slot passed in A
     194.  00:40EC                      ; at page 2 in the Z80 address space
     195.  00:40EC                      ; A: Format FxxxSSPP
     196.  00:40EC                      ; ----------------------------
     197.  00:40EC                      
     198.  00:40EC                      setslotpage2:
     199.  00:40EC  F3                  	di
     200.  00:40ED  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     201.  00:40EE  DB A8               	in		a,(0A8h)
     202.  00:40F0  07 07 07 07         [4]	RLCA
     203.  00:40F4  E6 FC               	and		0xFC
     204.  00:40F6  57                  	ld		d,a					; D = Primary slot value
     205.  00:40F7  78                  	ld		a,b
     206.  00:40F8  E6 03               	and		3
     207.  00:40FA  B2                  	or		d
     208.  00:40FB  0F 0F 0F 0F         [4]	RRCA
     209.  00:40FF  57                  	ld		d,a		; D = Final Value for primary slot
     210.  00:4100  78                  	ld		a,b		; Check if expanded
     211.  00:4101  CB 7F               	bit		7,a
     212.  00:4103  28 2A               	jr		z,1f	; Not Expanded
     213.  00:4105                      	mainslot_setup	4
     213.  00:4105  E6 03             >  and  3
     213.  00:4107  0F 0F             > [2] rrca
     213.  00:4109  E6 C0             >  and  0xC0
     213.  00:410B  4F                >  ld  c,a
     213.  00:410C  7A                >  ld  a,d
     213.  00:410D  E6 3F             >  and  0x3F
     213.  00:410F  B1                >  or  c
     213.  00:4110  4F                >  ld  c,a
     213.  00:4111                    > 
     213.  00:4111  78                >  ld  a,b
     213.  00:4112  E6 0C             >  and  0x0C
     213.  00:4114  0F 0F             > [2] rrca
     213.  00:4116  E6 03             >  and  3
     213.  00:4118  47                >  ld  b,a
     213.  00:4119  79                >  ld  a,c
     213.  00:411A  D3 A8             >  out  (0A8h),a
     213.  00:411C  3A FF FF          >  ld  a,(0FFFFh)
     213.  00:411F  2F                >  cpl
     213.  00:4120                    >  if (n<=4)
     213.  00:4120  07 07 07 07       > [n] RLCA
     213.  00:4124                    >  else
     213.  00:4124                    ~ [8-n] RRCA
     213.  00:4124                    ~  endif
     213.  00:4124  E6 FC             >  and  0xFC
     213.  00:4126  B0                >  or  b
     213.  00:4127                    >  if (n<=4)
     213.  00:4127  0F 0F 0F 0F       > [n] RRCA
     213.  00:412B                    >  else
     213.  00:412B                    ~ [8-n] RLCA
     213.  00:412B                    ~  endif
     213.  00:412B  32 FF FF          >  ld  (0FFFFh),a
     213.  00:412E  47                >  ld  b,a
     214.  00:412F  7A                  1:	ld		a,d				; A = Final value
     215.  00:4130  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     216.  00:4132  C9                  	ret
     217.  00:4133                      	
     218.  00:4133                      ; ---------------------------
     219.  00:4133                      ; SETSLOTPAGE3
     220.  00:4133                      ; Set the slot passed in A
     221.  00:4133                      ; at page 3 in the Z80 address space
     222.  00:4133                      ; A: Format FxxxSSPP
     223.  00:4133                      ; ----------------------------
     224.  00:4133                      	
     225.  00:4133                      setslotpage3:
     226.  00:4133  F3                  	di
     227.  00:4134  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     228.  00:4135  DB A8               	in		a,(0A8h)
     229.  00:4137  07 07               [2]	RLCA
     230.  00:4139  E6 FC               	and		0xFC
     231.  00:413B  57                  	ld		d,a					; D = Primary slot value
     232.  00:413C  78                  	ld		a,b
     233.  00:413D  E6 03               	and		3
     234.  00:413F  B2                  	or		d
     235.  00:4140  0F 0F               [2]	RRCA	
     236.  00:4142  57                  	ld		d,a		; D = Final Value for primary slot
     237.  00:4143  78                  	ld		a,b		; Check if expanded
     238.  00:4144  CB 7F               	bit		7,a
     239.  00:4146  28 26               	jr		z,1f	; Not Expanded
     240.  00:4148                      	mainslot_setup	2
     240.  00:4148  E6 03             >  and  3
     240.  00:414A  0F 0F             > [2] rrca
     240.  00:414C  E6 C0             >  and  0xC0
     240.  00:414E  4F                >  ld  c,a
     240.  00:414F  7A                >  ld  a,d
     240.  00:4150  E6 3F             >  and  0x3F
     240.  00:4152  B1                >  or  c
     240.  00:4153  4F                >  ld  c,a
     240.  00:4154                    > 
     240.  00:4154  78                >  ld  a,b
     240.  00:4155  E6 0C             >  and  0x0C
     240.  00:4157  0F 0F             > [2] rrca
     240.  00:4159  E6 03             >  and  3
     240.  00:415B  47                >  ld  b,a
     240.  00:415C  79                >  ld  a,c
     240.  00:415D  D3 A8             >  out  (0A8h),a
     240.  00:415F  3A FF FF          >  ld  a,(0FFFFh)
     240.  00:4162  2F                >  cpl
     240.  00:4163                    >  if (n<=4)
     240.  00:4163  07 07             > [n] RLCA
     240.  00:4165                    >  else
     240.  00:4165                    ~ [8-n] RRCA
     240.  00:4165                    ~  endif
     240.  00:4165  E6 FC             >  and  0xFC
     240.  00:4167  B0                >  or  b
     240.  00:4168                    >  if (n<=4)
     240.  00:4168  0F 0F             > [n] RRCA
     240.  00:416A                    >  else
     240.  00:416A                    ~ [8-n] RLCA
     240.  00:416A                    ~  endif
     240.  00:416A  32 FF FF          >  ld  (0FFFFh),a
     240.  00:416D  47                >  ld  b,a
     241.  00:416E  7A                  1:	ld		a,d				; A = Final value
     242.  00:416F  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     243.  00:4171  C9                  	ret
     244.  00:4172                      
     245.  00:4172                      	
      22   00:4172                      
      23   00:4172  (00:000C)           rdslt	equ	0x000c
      24   00:4172  (00:001C)           CALSLT	equ	0x001c
      25   00:4172  (00:0180)           chgcpu	equ	0x0180	; change cpu mode
      26   00:4172  (00:FCC1)           exttbl	equ	0xfcc1	; main rom slot
      27   00:4172                      
      28   00:4172                      
      29   00:4172                      ; Switch to r800 rom mode
      30   00:4172                      	
      31   00:4172                      _set_r800:
      32   00:4172  DB AA               		in	a,(0aah)
      33   00:4174  E6 F0               		and 011110000B			; upper 4 bits contain info to preserve
      34   00:4176  F6 06               		or	6
      35   00:4178  D3 AA               		out (0aah),a
      36   00:417A  DB A9               		in	a,(0a9h)
      37   00:417C  6F                  		ld	l,a
      38   00:417D                      
      39   00:417D  3A 2D 00            		ld	a,(0x002d)
      40   00:4180  FE 03               		cp	3					; this is a TR
      41   00:4182  7D                  		ld	a,l
      42   00:4183  28 0E               		jr	z,set_turbo_tr
      43   00:4185                      								; this is anything else
      44   00:4185  E6 02               		and	0x02				; CTR
      45   00:4187  C0                  		ret	nz					; if NZ, CTR is not pressed set the turbo
      46   00:4188                      
      47   00:4188  3A 80 01            		ld	A,(chgcpu)
      48   00:418B  FE C3               		cp	0C3h
      49   00:418D  3E 81               		ld	a,81h              ; R800 ROM mode or any other turbo
      50   00:418F  CC 80 01            		call	z,chgcpu
      51   00:4192  C9                  		ret
      52   00:4193                      
      53   00:4193                      set_turbo_tr
      54   00:4193  E6 02               		and	0x02				; CTR
      55   00:4195  C8                  		ret	z					; if Z, CTR is pressed -> do not set the turbo
      56   00:4196  3E 81               		ld	a,81h              	; R800 ROM mode
      57   00:4198  C3 80 01            		jp chgcpu
      58   00:419B                      		
      59   00:419B                      	
      60   00:419B                      checkkbd:
      61   00:419B  DB AA               		in	a,(0aah)
      62   00:419D  E6 F0               		and 011110000B			; upper 4 bits contain info to preserve
      63   00:419F  B3                  		or	e
      64   00:41A0  D3 AA               		out (0aah),a
      65   00:41A2  DB A9               		in	a,(0a9h)
      66   00:41A4  6F                  		ld	l,a
      67   00:41A5  C9                  		ret
      68   00:41A6                      		
      69   00:41A6                      ;-------------------------------------		
      70   00:41A6                      		
      71   00:41A6                      		include plot_frame.asm
       1.  00:41A6                      
       2.  00:41A6                      plot_frame:
       3.  00:41A6  0E 10               		ld		c,WinHeight
       4.  00:41A8                      		
       5.  00:41A8  2A 1B C0            		ld		hl,(_levelmappos)	; pixel scale
       6.  00:41AB                      		repeat 2
       7.  00:41AB                    < 		srl		h
       8.  00:41AB                    < 		rr		l
       9.  00:41AB                    < 		endrepeat
       9.  00:41AB  CB 3C CB 1D CB 3C CB 1D 
      10.  00:41B3  CB 85               		res		0,l
      11.  00:41B5  11 60 CC            		ld		de,_levelmap		; byte scale
      12.  00:41B8  19                  		add		hl,de
      13.  00:41B9  EB                  		ex		de,hl			; de -> levelmap
      14.  00:41BA  21 42 00            		ld		hl,2*32+2		; hl -> screen 
      15.  00:41BD                      		
      16.  00:41BD  06 1C               2:		ld		b,WinWidth
      17.  00:41BF  D5                  		push	de
      18.  00:41C0                      
      19.  00:41C0  D5                  3:		push	de
      20.  00:41C1  E5                  		push	hl
      21.  00:41C2                      		
      22.  00:41C2  EB                  		ex		de,hl
      23.  00:41C3  5E                  		ld		e,(hl)
      24.  00:41C4  23                  		inc		hl
      25.  00:41C5  56                  		ld		d,(hl)		; DE = meta tile
      26.  00:41C6                      		
      27.  00:41C6  EB                  		ex		de,hl
      28.  00:41C7  29 29 29            [3]		add		hl,hl
      29.  00:41CA                      		
      30.  00:41CA  11 B1 46            		ld		de,_metatable
      31.  00:41CD  19                  		add		hl,de
      32.  00:41CE  3A 1B C0            		ld		a,(_levelmappos)
      33.  00:41D1  E6 06               		and		00000110B
      34.  00:41D3                      		; and		00000000B
      35.  00:41D3  16 00               		ld		d,0
      36.  00:41D5  5F                  		ld		e,a
      37.  00:41D6  19                  		add		hl,de
      38.  00:41D7  5E                  		ld		e,(hl)
      39.  00:41D8  23                  		inc		hl
      40.  00:41D9  56                  		ld		d,(hl)		; DE = tile
      41.  00:41DA                      
      42.  00:41DA  E1                  		pop		hl			; HL = screen position
      43.  00:41DB  E5                  		push	hl
      44.  00:41DC                      
      45.  00:41DC  C5                  		push	bc
      46.  00:41DD  CD 06 45            		call	plot_tile
      47.  00:41E0  C1                  		pop		bc
      48.  00:41E1  E1                  		pop		hl
      49.  00:41E2  D1                  		pop		de
      50.  00:41E3                      		
      51.  00:41E3  23                  		inc		hl			; the screen in WinWidthxWinHeight
      52.  00:41E4                      		
      53.  00:41E4  13 13               [2]		inc		de			; the levelmap is uint
      54.  00:41E6  10 D8               		djnz	3b
      55.  00:41E8                      		
      56.  00:41E8                      		if (WinWidth<32)
      57.  00:41E8  11 04 00            			ld	de,32-WinWidth	; only if WinWidth<32
      58.  00:41EB  19                  			add	hl,de
      59.  00:41EC                      		endif
      60.  00:41EC                      		
      61.  00:41EC  D1                  		pop		de
      62.  00:41ED                      		
      63.  00:41ED  14 14               [2]		inc d				; only if mapWidth=256
      64.  00:41EF                      		
      65.  00:41EF  0D                  		dec		c
      66.  00:41F0  20 CB               		jr	nz,2b
      67.  00:41F2  C9                  		ret
      72   00:41F3                      		
      73   00:41F3                      ;-------------------------------------
      74   00:41F3                      ; Entry point
      75   00:41F3                      ;-------------------------------------
      76   00:41F3                      START:
      77   00:41F3  1E 05                       ld		e,5
      78   00:41F5  CD 44 46            		call	_scr
      79   00:41F8                      
      80   00:41F8  CD 72 41            		call 	_set_r800
      81   00:41FB  CD C6 43                    call    powerup
      82   00:41FE                      
      83   00:41FE  1E 06               		ld e,6
      84   00:4200  CD 9B 41            		call	checkkbd
      85   00:4203  3E 01               		ld	a,1
      86   00:4205  CB 0D               		rrc	l				; shift
      87   00:4207  D2 0B 42            		jp	nc,_ntsc
      88   00:420A  AF                  		xor	a
      89   00:420B  32 02 C0            _ntsc:	ld	(SEL_NTSC),a	; if set NSTC, if reset PAL
      90   00:420E                      		
      91   00:420E                      		; ld	e,7
      92   00:420E                      		; call	checkkbd
      93   00:420E                      		; and	0x04				; ESC
      94   00:420E                      		; jp 	z,_mballon_start
      95   00:420E                      		
      96   00:420E  11 00 00            		ld		de,0
      97   00:4211  4B                  		ld		c,e
      98   00:4212  F3                  		di
      99   00:4213  CD FF 45            		call	_vdpsetvramwr
     100   00:4216  01 00 00            		ld		bc,0x0000
     101   00:4219  AF                  1:		xor		a
     102   00:421A  D3 98               		out		(0x98),a
     103   00:421C  0B                  		dec		bc
     104   00:421D  78                  		ld		a,b
     105   00:421E  B1                  		or		c
     106   00:421F  20 F8               		jr	nz,1b
     107   00:4221                      		
     108   00:4221  F3                  		di
     109   00:4222                      		// sprites 16x16
     110   00:4222  3A E0 F3            		ld	a,(0xF3E0)
     111   00:4225  F6 02               		or	2
     112   00:4227  32 E0 F3            		ld	(0xF3E0),a
     113   00:422A  D3 99               		out		(0x99),a
     114   00:422C  3E 81               		ld		a,128+1
     115   00:422E  D3 99               		out		(0x99),a
     116   00:4230                      
     117   00:4230                      		// border color
     118   00:4230  3E 55               		ld		a,0x55
     119   00:4232  D3 99               		out		(0x99),a
     120   00:4234  3E 87               		ld		a,128+7
     121   00:4236  D3 99               		out		(0x99),a
     122   00:4238                      		
     123   00:4238                      		// enable sprites + TP
     124   00:4238  3A E7 FF            		ld		a,(0xFFE7)
     125   00:423B  F6 20               		or		32
     126   00:423D  32 E7 FF            		ld		(0xFFE7),a
     127   00:4240  D3 99               		out		(0x99),a
     128   00:4242  3E 88               		ld		a,128+8
     129   00:4244  D3 99               		out		(0x99),a
     130   00:4246                      		
     131   00:4246                      		// Set 192 lines @50Hz (PAL assumed!)
     132   00:4246  3A 02 C0            		ld	a,(SEL_NTSC)
     133   00:4249  A7                  		and 	a
     134   00:424A  20 0C               		jr		nz,1f
     135   00:424C                      		
     136   00:424C  3A E8 FF            		ld		a,(0xFFE8)		; PAL
     137   00:424F  E6 7F               		and		127
     138   00:4251  F6 02               		or		2
     139   00:4253  32 E8 FF            		ld		(0xFFE8),a
     140   00:4256  18 0C               		jr	2f
     141   00:4258  3A E8 FF            1:		ld		a,(0xFFE8)		; NTSC
     142   00:425B  E6 7F               		and		127
     143   00:425D  F6 02               		or		2
     144   00:425F  EE 02               		xor		2
     145   00:4261  32 E8 FF            		ld		(0xFFE8),a
     146   00:4264                      2:	
     147   00:4264  D3 99               		out		(0x99),a
     148   00:4266  3E 89               		ld		a,128+9
     149   00:4268  D3 99               		out		(0x99),a
     150   00:426A  FB                  		ei
     151   00:426B                      
     152   00:426B  CD 21 5A            		call _hw_sprite_init
     153   00:426E                      		
     154   00:426E  3E C3               		LD	A,0xC3
     155   00:4270  21 96 43            		LD	HL,_isr
     156   00:4273  F3                  		DI
     157   00:4274  32 9F FD            		LD	(0xFD9F),A
     158   00:4277  22 A0 FD            		LD	(0xFDA0),HL
     159   00:427A  FB                  		EI
     160   00:427B                      
     161   00:427B  CD F1 45            		call	_clean_buffs
     162   00:427E                      
     163   00:427E  CD FB 43            		call	_SetPalet
     164   00:4281  1E 00               		ld		e,0
     165   00:4283  CD 33 46                    call	_setpage
     166   00:4286                      		
     167   00:4286                      		; unpack level map (meta_tiles)
     168   00:4286  3E 04               		ld	a, :_level
     169   00:4288  32 00 70            		ld	(_bank2),a
     170   00:428B                      		
     171   00:428B  AF                  		xor	a
     172   00:428C  32 19 C0            		ld		(_vbit16 ),a
     173   00:428F  11 00 80            		ld		de,	_level
     174   00:4292  01 00 00            		ld		bc,0
     175   00:4295  CD 0D 44            		call	_vuitpakker 
     176   00:4298                      		
     177   00:4298  11 00 00            		ld		de,0
     178   00:429B  4B                  		ld		c,e
     179   00:429C  CD 19 46            		call	_vdpsetvramrd
     180   00:429F  21 60 CC            		ld		hl,_levelmap
     181   00:42A2  11 00 20            		ld		de,mapWidth*mapHeight*2
     182   00:42A5  0E 98               		ld		c,0x98
     183   00:42A7  ED A2               1:		ini
     184   00:42A9  1B                  		dec	de
     185   00:42AA  7A                  		ld	a,d
     186   00:42AB  B3                  		or	e
     187   00:42AC  20 F9               		jr	nz,1b
     188   00:42AE                      
     189   00:42AE                      		; unpack frame
     190   00:42AE  3E 01               		ld		a, :_frame
     191   00:42B0  32 00 70            		ld		(_bank2),a
     192   00:42B3                      		
     193   00:42B3  AF                  		xor	a
     194   00:42B4  32 19 C0            		ld		(_vbit16 ),a
     195   00:42B7  11 00 80            		ld		de,	_frame
     196   00:42BA  01 00 00            		ld		bc,0
     197   00:42BD  CD 0D 44            		call	_vuitpakker 
     198   00:42C0                      
     199   00:42C0  1E 01               		ld		e,1
     200   00:42C2  CD 33 46                    call	_setpage
     201   00:42C5                      
     202   00:42C5  11 00 80            		ld		de,	_frame
     203   00:42C8  01 00 80            		ld		bc,0x8000
     204   00:42CB  CD 0D 44            		call	_vuitpakker 
     205   00:42CE                      		
     206   00:42CE  1E 02               		ld		e,2
     207   00:42D0  CD 33 46                    call	_setpage
     208   00:42D3                      
     209   00:42D3                      		; unpack tileset
     210   00:42D3  3E 02               		ld		a, :_tiles0
     211   00:42D5  32 00 70            		ld		(_bank2),a
     212   00:42D8                      		
     213   00:42D8  3E 01               		ld		a,1
     214   00:42DA  32 19 C0            		ld		(_vbit16 ),a
     215   00:42DD  11 00 80            		ld		de,	_tiles0
     216   00:42E0  01 00 00            		ld		bc,0
     217   00:42E3  CD 0D 44            		call	_vuitpakker 
     218   00:42E6                      		
     219   00:42E6  1E 03               		ld		e,3
     220   00:42E8  CD 33 46                    call	_setpage
     221   00:42EB                      		
     222   00:42EB  3E 03               		ld		a, :_tiles1
     223   00:42ED  32 00 70            		ld		(_bank2),a
     224   00:42F0                      		
     225   00:42F0  3E 01               		ld		a,1
     226   00:42F2  32 19 C0            		ld		(_vbit16 ),a
     227   00:42F5  11 00 80            		ld		de,	_tiles1
     228   00:42F8  01 00 80            		ld		bc,0x8000
     229   00:42FB  CD 0D 44            		call	_vuitpakker 
     230   00:42FE                      		
     231   00:42FE                      		; call	int_sprites
     232   00:42FE                      
     233   00:42FE                      		; main init
     234   00:42FE                      			
     235   00:42FE  21 00 00            		ld		hl,0
     236   00:4301  22 1B C0            		ld		(_levelmappos),hl
     237   00:4304  22 17 C0            		ld		(_nframes),hl
     238   00:4307  7C                  		ld		a,h
     239   00:4308  32 1F C0            		ld		(_currentpage),a
     240   00:430B  32 03 C0            		ld		(_dx),a
     241   00:430E                      		
     242   00:430E                      main_loop:
     243   00:430E  AF                  		xor		a
     244   00:430F  32 04 C0            		ld		(_ticxframe),a
     245   00:4312                      
     246   00:4312  3A 1F C0            		ld		a,(_currentpage)
     247   00:4315  EE 01               		xor		1
     248   00:4317  32 1F C0            		ld		(_currentpage),a
     249   00:431A  EE 01               		xor		1
     250   00:431C  5F                  		ld		e,a
     251   00:431D  76                  		halt
     252   00:431E  CD 33 46                    call	_setpage
     253   00:4321  CB 43               		bit		0,e
     254   00:4323  21 40 C6            		ld		hl,_shadow1
     255   00:4326  20 03               		jr		nz,1f
     256   00:4328  21 20 C0            		ld		hl,_shadow0
     257   00:432B  22 1D C0            1:		ld		(_shadowbuff),hl
     258   00:432E                      
     259   00:432E                      		; ld	ix,enemylist
     260   00:432E                      		; call save_background
     261   00:432E                      
     262   00:432E                      		; ld	ix,enemylist
     263   00:432E                      		; call plot_sprite
     264   00:432E                      
     265   00:432E  CD A6 41            		call	plot_frame
     266   00:4331                      		
     267   00:4331                      		; call	enemies_LMMM
     268   00:4331                      
     269   00:4331                      		; ld	ix,enemylist
     270   00:4331                      		; call restore_background
     271   00:4331                      
     272   00:4331                      		; ld	ix,enemylist
     273   00:4331                      		; call	move_sprites
     274   00:4331                      		
     275   00:4331  CD 83 46            		call	_compute_fps
     276   00:4334  CD 61 46            		call	_print_fps
     277   00:4337                      
     278   00:4337  2A 17 C0            		ld		hl,(_nframes)
     279   00:433A  23                  		inc		hl
     280   00:433B  22 17 C0            		ld		(_nframes),hl
     281   00:433E                      		
     282   00:433E  CD CD 43            		call	_cursors
     283   00:4341  7D                  		ld		a,l
     284   00:4342  FE 01               		cp		1
     285   00:4344  CA 5A 43            		jp		z,up
     286   00:4347  FE 03               		cp		3
     287   00:4349  CA 74 43            		jp		z,right
     288   00:434C  FE 05               		cp		5
     289   00:434E  CA 67 43            		jp		z,dwn
     290   00:4351  FE 07               		cp		7
     291   00:4353  CA 84 43            		jp		z,left
     292   00:4356                      		
     293   00:4356  C3 0E 43            		jp      main_loop
     294   00:4359                      
     295   00:4359  C9                          ret
     296   00:435A                      
     297   00:435A  2A 1B C0            up:		ld		hl,(_levelmappos)
     298   00:435D  01 00 F8            		ld		bc,-mapWidth*8
     299   00:4360  09                  		add		hl,bc
     300   00:4361  22 1B C0            		ld		(_levelmappos),hl
     301   00:4364  C3 0E 43            		jp      main_loop
     302   00:4367                      
     303   00:4367  2A 1B C0            dwn:	ld		hl,(_levelmappos)
     304   00:436A  01 00 08            		ld		bc,mapWidth*8
     305   00:436D  09                  		add		hl,bc
     306   00:436E  22 1B C0            		ld		(_levelmappos),hl
     307   00:4371  C3 0E 43            		jp      main_loop
     308   00:4374                      		
     309   00:4374  2A 1B C0            right:	ld		hl,(_levelmappos)
     310   00:4377  3A 04 C0            		ld		a,(_ticxframe)
     311   00:437A  4F                  		ld		c,a					; compensate frame rate
     312   00:437B  06 00               		ld		b,0
     313   00:437D  09                  		add		hl,bc
     314   00:437E  22 1B C0            		ld		(_levelmappos),hl
     315   00:4381  C3 0E 43            		jp      main_loop
     316   00:4384                      
     317   00:4384  2A 1B C0            left:	ld		hl,(_levelmappos)
     318   00:4387  3A 04 C0            		ld		a,(_ticxframe)
     319   00:438A  ED 44               		neg
     320   00:438C  4F                  		ld		c,a					; compensate frame rate
     321   00:438D  06 FF               		ld		b,-1
     322   00:438F  09                  		add		hl,bc
     323   00:4390  22 1B C0            		ld		(_levelmappos),hl
     324   00:4393  C3 0E 43            		jp      main_loop
     325   00:4396                      
     326   00:4396                      ;-------------------------------------
     327   00:4396  (00:FC9E)           JIFFY: equ 0xFC9E 
     328   00:4396                      ;-------------------------------------
     329   00:4396  E5                  _isr:	push	hl
     330   00:4397  C5                  		push	bc
     331   00:4398  2A 9E FC            		ld		hl,(JIFFY)
     332   00:439B                      
     333   00:439B  3A 02 C0            		ld	a,(SEL_NTSC)
     334   00:439E  A7                  		and 	a
     335   00:439F  20 05               		jr		nz,1f
     336   00:43A1                      		
     337   00:43A1  01 CE FF            		ld		bc,-50			; PAL 
     338   00:43A4  18 03               		jr	2f
     339   00:43A6                      1:
     340   00:43A6  01 C4 FF            		ld		bc,-60			; NTSC
     341   00:43A9                      		
     342   00:43A9  09                  2:		add		hl,bc
     343   00:43AA  21 04 C0            		ld		hl,_ticxframe
     344   00:43AD  34                  		inc		(hl)
     345   00:43AE  C1                  		pop		bc
     346   00:43AF  E1                  		pop		hl
     347   00:43B0  D0                  		ret	nc
     348   00:43B1                      		
     349   00:43B1  E5                  		push	hl
     350   00:43B2  21 00 00            		ld		hl,0
     351   00:43B5  22 9E FC            		ld		(JIFFY),hl
     352   00:43B8  2A 17 C0            		ld		hl,(_nframes)
     353   00:43BB  22 15 C0            		ld		(_fps),hl
     354   00:43BE  21 00 00            		ld		hl,0
     355   00:43C1  22 17 C0            		ld		(_nframes),hl
     356   00:43C4  E1                  		pop		hl
     357   00:43C5  C9                  		ret
     358   00:43C6                      ;-------------------------------------
     359   00:43C6                      ;   Power-up routine for 32K ROM
     360   00:43C6                      ;   set pages and sub slot
     361   00:43C6                      ;-------------------------------------
     362   00:43C6                      powerup:
     363   00:43C6  CD 10 40                    call    search_slot
     364   00:43C9  CD 5B 40            		call	setrompage2
     365   00:43CC  C9                          ret
     366   00:43CD                      
     367   00:43CD                      ;-------------------------------------
     368   00:43CD                      
     369   00:43CD                      
     370   00:43CD  (00:00D5)           GTSTCK      equ 0x00D5      ;Returns the joystick status
     371   00:43CD  (00:00D8)           GTTRIG      equ 0x00D8      ;Returns current trigger status
     372   00:43CD                      
     373   00:43CD                      
     374   00:43CD                      _cursors:
     375   00:43CD                      
     376   00:43CD  AF                  	xor     a
     377   00:43CE  CD D5 00            	call	GTSTCK
     378   00:43D1  F5                  	push	af		;return the cursors
     379   00:43D2  3E 01               	ld		a,1
     380   00:43D4  CD D5 00            	call	GTSTCK
     381   00:43D7  E1                  	pop		hl		;return the joystick
     382   00:43D8  B4                  	or		h
     383   00:43D9  6F                  	ld		l,a
     384   00:43DA  C9                  	ret
     385   00:43DB                      	
     386   00:43DB                      
     387   00:43DB                      
     388   00:43DB                              
     389   00:43DB                      ;-------------------------------------
     390   00:43DB                      		
     391   00:43DB  (00:0099)           vdpport1 equ 0x99
     392   00:43DB  (00:009A)           vdpport2 equ 0x9A
     393   00:43DB                      
     394   00:43DB                      levelcolors:
     395   00:43DB  (0020)              	incbin "palette.bin"
     396   00:43FB                      
     397   00:43FB                      _SetPalet:   
     398   00:43FB  F3                  	di
     399   00:43FC  AF                  	xor a 			;Set pointer to zero.
     400   00:43FD  D3 99               	out (vdpport1),a        
     401   00:43FF  3E 90               	ld  a,16 | 010000000B
     402   00:4401  D3 99               	out (vdpport1),a
     403   00:4403                      
     404   00:4403  21 DB 43            	ld  hl,levelcolors
     405   00:4406  01 9A 20            	ld bc,vdpport2+32*256
     406   00:4409  ED B3               	otir
     407   00:440B  FB                  	ei
     408   00:440C  C9                  	ret
     409   00:440D                      
     410   00:440D                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     411   00:440D                      
     412   00:440D                      	include vuitpakker.asm
       1.  00:440D                      
       2.  00:440D                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:440D                      
       4.  00:440D                      
       5.  00:440D                      _vuitpakker:
       6.  00:440D  FD E5                   push iy
       7.  00:440F  DD E5                   push ix
       8.  00:4411                      
       9.  00:4411  CD 19 44                call  1f
      10.  00:4414                      
      11.  00:4414  DD E1                   pop ix
      12.  00:4416  FD E1                   pop iy
      13.  00:4418  C9                      ret
      14.  00:4419                      
      15.  00:4419                      1:
      16.  00:4419                      ; in de input
      17.  00:4419                      ; in bc VRAM output
      18.  00:4419                      
      19.  00:4419  62                      ld h,d
      20.  00:441A  6B                      ld l,e
      21.  00:441B  50                      ld d,b
      22.  00:441C  59                      ld e,c
      23.  00:441D                      
      24.  00:441D                      ; pletter v0.5 msx unpacker
      25.  00:441D                      
      26.  00:441D                      ;-----------------------------------------------------------
      27.  00:441D                      ; Pletter 0.5b VRAM Depacker - 64Kb version
      28.  00:441D                      ; HL = RAM/ROM source ; DE = VRAM destination
      29.  00:441D                      ;-----------------------------------------------------------
      30.  00:441D  F3                      di
      31.  00:441E                      
      32.  00:441E                      ; VRAM address setup
      33.  00:441E                      ;    ld  a,e
      34.  00:441E                      ;    out (0x99),a
      35.  00:441E                      ;    ld  a,d
      36.  00:441E                      ;    or  0x40
      37.  00:441E                      ;    out (0x99),a
      38.  00:441E  CD DE 44                call setVwrite
      39.  00:4421                      
      40.  00:4421                      ; Initialization
      41.  00:4421  7E                      ld  a,(hl)
      42.  00:4422  23                      inc hl
      43.  00:4423  D9                      exx
      44.  00:4424  11 00 00                ld  de,0
      45.  00:4427  87                      add a,a
      46.  00:4428  3C                      inc a
      47.  00:4429  CB 13                   rl  e
      48.  00:442B  87                      add a,a
      49.  00:442C  CB 13                   rl  e
      50.  00:442E  87                      add a,a
      51.  00:442F  CB 13                   rl  e
      52.  00:4431  CB 13                   rl  e
      53.  00:4433  21 F8 44                ld  hl,__modes
      54.  00:4436  19                      add hl,de
      55.  00:4437  5E                      ld  e,(hl)
      56.  00:4438  DD                      db    0xdd
      57.  00:4439  6B                      ld  l,e         ; ld ixl,e    
      58.  00:443A  23                      inc hl
      59.  00:443B  5E                      ld  e,(hl)
      60.  00:443C  DD                      db    0xdd
      61.  00:443D  63                      ld h,e          ; ld  ixh,e
      62.  00:443E  1E 01                   ld  e,1
      63.  00:4440  D9                      exx
      64.  00:4441  FD 21 4A 44             ld  iy,__loop
      65.  00:4445                      
      66.  00:4445                      ; Main depack loop
      67.  00:4445  0E 98               _literal:ld  c,098h
      68.  00:4447  ED A3                   outi
      69.  00:4449  13                      inc de
      70.  00:444A  87                  __loop:   add a,a
      71.  00:444B  CC D2 44                call    z,_getbit
      72.  00:444E  30 F5                   jr  nc,_literal
      73.  00:4450                      
      74.  00:4450                      ; Compressed data
      75.  00:4450  D9                      exx
      76.  00:4451  62                      ld  h,d
      77.  00:4452  6B                      ld  l,e
      78.  00:4453  87                  _getlen: add a,a
      79.  00:4454  CC D6 44                call    z,_getbitexx
      80.  00:4457  30 1D                   jr  nc,lenok
      81.  00:4459  87                  lus:    add a,a
      82.  00:445A  CC D6 44                call    z,_getbitexx
      83.  00:445D  ED 6A                   adc hl,hl
      84.  00:445F  D8                      ret c
      85.  00:4460  87                      add a,a
      86.  00:4461  CC D6 44                call    z,_getbitexx
      87.  00:4464  30 10                   jr  nc,lenok
      88.  00:4466  87                      add a,a
      89.  00:4467  CC D6 44                call    z,_getbitexx
      90.  00:446A  ED 6A                   adc hl,hl
      91.  00:446C  DA DC 44                jp  c,Depack_out
      92.  00:446F  87                      add a,a
      93.  00:4470  CC D6 44                call    z,_getbitexx
      94.  00:4473  DA 59 44                jp  c,lus
      95.  00:4476  23                  lenok:  inc hl
      96.  00:4477  D9                      exx
      97.  00:4478  4E                      ld  c,(hl)
      98.  00:4479  23                      inc hl
      99.  00:447A  06 00                   ld  b,0
     100.  00:447C  CB 79                   bit 7,c
     101.  00:447E  CA B1 44                jp  z,offsok
     102.  00:4481  DD E9                   jp  (ix)
     103.  00:4483                      
     104.  00:4483  87                  _mode7:  add a,a
     105.  00:4484  CC D2 44                call    z,_getbit
     106.  00:4487  CB 10                   rl  b
     107.  00:4489  87                  _mode6:  add a,a
     108.  00:448A  CC D2 44                call    z,_getbit
     109.  00:448D  CB 10                   rl  b
     110.  00:448F  87                  _mode5:  add a,a
     111.  00:4490  CC D2 44                call    z,_getbit
     112.  00:4493  CB 10                   rl  b
     113.  00:4495  87                  _mode4:  add a,a
     114.  00:4496  CC D2 44                call    z,_getbit
     115.  00:4499  CB 10                   rl  b
     116.  00:449B  87                  _mode3:  add a,a
     117.  00:449C  CC D2 44                call    z,_getbit
     118.  00:449F  CB 10                   rl  b
     119.  00:44A1  87                  _mode2:  add a,a
     120.  00:44A2  CC D2 44                call    z,_getbit
     121.  00:44A5  CB 10                   rl  b
     122.  00:44A7  87                      add a,a
     123.  00:44A8  CC D2 44                call    z,_getbit
     124.  00:44AB  30 04                   jr  nc,offsok
     125.  00:44AD  B7                      or  a
     126.  00:44AE  04                      inc b
     127.  00:44AF  CB B9                   res 7,c
     128.  00:44B1  03                  offsok: inc bc
     129.  00:44B2  E5                      push    hl
     130.  00:44B3  D9                      exx
     131.  00:44B4  E5                      push    hl
     132.  00:44B5  D9                      exx
     133.  00:44B6  6B                      ld  l,e
     134.  00:44B7  62                      ld  h,d
     135.  00:44B8  ED 42                   sbc hl,bc
     136.  00:44BA  C1                      pop bc
     137.  00:44BB  F5                      push    af
     138.  00:44BC                      _loop: 
     139.  00:44BC                      ;    ld  a,l
     140.  00:44BC                      ;    out (0x99),a
     141.  00:44BC                      ;    ld  a,h
     142.  00:44BC                      ;    out (0x99),a
     143.  00:44BC  CD EA 44                call setVread
     144.  00:44BF                          
     145.  00:44BF  DB 98                   in  a,(0x98)
     146.  00:44C1  08                      ex  af,af'
     147.  00:44C2                      ;    ld  a,e
     148.  00:44C2                      ;    out (0x99),a
     149.  00:44C2                      ;    ld  a,d
     150.  00:44C2                      ;    or  0x40
     151.  00:44C2                      ;    out (0x99),a
     152.  00:44C2  CD DE 44                call setVwrite
     153.  00:44C5                          
     154.  00:44C5  08                      ex  af,af'
     155.  00:44C6  D3 98                   out (0x98),a
     156.  00:44C8  13                      inc de
     157.  00:44C9  ED A1                   cpi
     158.  00:44CB  EA BC 44                jp  pe,_loop
     159.  00:44CE  F1                      pop af
     160.  00:44CF  E1                      pop hl
     161.  00:44D0  FD E9                   jp  (iy)
     162.  00:44D2                      ;
     163.  00:44D2  7E                  _getbit: ld  a,(hl)
     164.  00:44D3  23                      inc hl
     165.  00:44D4  17                      rla
     166.  00:44D5  C9                      ret
     167.  00:44D6                      
     168.  00:44D6                      _getbitexx:
     169.  00:44D6  D9                      exx
     170.  00:44D7  7E                      ld  a,(hl)
     171.  00:44D8  23                      inc hl
     172.  00:44D9  D9                      exx
     173.  00:44DA  17                      rla
     174.  00:44DB  C9                      ret
     175.  00:44DC                      
     176.  00:44DC                      ; De-packer exit
     177.  00:44DC                      Depack_out:
     178.  00:44DC  FB                      ei
     179.  00:44DD  C9                      ret
     180.  00:44DE                      
     181.  00:44DE                      
     182.  00:44DE                      
     183.  00:44DE                      setVwrite:
     184.  00:44DE                      
     185.  00:44DE  D5                      push    de
     186.  00:44DF  C5                      push    bc
     187.  00:44E0  ED 4B 19 C0             ld      bc,(_vbit16)
     188.  00:44E4  CD FF 45                call    _vdpsetvramwr
     189.  00:44E7  C1                      pop     bc
     190.  00:44E8  D1                      pop     de
     191.  00:44E9                      
     192.  00:44E9  C9                      ret
     193.  00:44EA                      setVread:    
     194.  00:44EA                      
     195.  00:44EA  D5                      push    de
     196.  00:44EB  C5                      push    bc
     197.  00:44EC  5D                      ld      e,l
     198.  00:44ED  54                      ld      d,h
     199.  00:44EE  ED 4B 19 C0             ld      bc,(_vbit16)
     200.  00:44F2  CD 19 46                call    _vdpsetvramrd
     201.  00:44F5  C1                      pop     bc
     202.  00:44F6  D1                      pop     de
     203.  00:44F7                      
     204.  00:44F7  C9                      ret
     205.  00:44F8                      
     206.  00:44F8                      __modes:
     207.  00:44F8  B1 44                   dw  offsok
     208.  00:44FA  A1 44                   dw  _mode2
     209.  00:44FC  9B 44                   dw  _mode3
     210.  00:44FE  95 44                   dw  _mode4
     211.  00:4500  8F 44                   dw  _mode5
     212.  00:4502  89 44                   dw  _mode6
     213.  00:4504  83 44                   dw  _mode7
     413   00:4506                      
     414   00:4506                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     415   00:4506                      
     416   00:4506                      	include plot_tile.asm
       1.  00:4506                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       2.  00:4506                      ; input
       3.  00:4506                      ; hl  configured in window map 32x24
       4.  00:4506                      ; de  tile to be plot
       5.  00:4506                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       6.  00:4506                      plot_tile:
       7.  00:4506  29                  	add		hl,hl		; now HL is aiming to uints
       8.  00:4507                      
       9.  00:4507  E5                  	push	hl
      10.  00:4508  ED 4B 1D C0         	ld		bc,(_shadowbuff)
      11.  00:450C  09                  	add		hl,bc		; HL = pointer to the shadow map
      12.  00:450D                      	
      13.  00:450D  7E                  	ld		a,(hl)		; Avoid writing the same tile
      14.  00:450E  BB                  	cp		e
      15.  00:450F  20 08               	jr		nz,1f
      16.  00:4511  23                  	inc		hl
      17.  00:4512  7E                  	ld		a,(hl)
      18.  00:4513  BA                  	cp		d
      19.  00:4514  2B                  	dec		hl
      20.  00:4515  20 02               	jr		nz,1f
      21.  00:4517                      
      22.  00:4517  E1                  	pop		hl
      23.  00:4518  C9                  	ret
      24.  00:4519                      	
      25.  00:4519  73                  1:	ld		(hl),e		; rewrite the position with the actual tile in shadowbuffer
      26.  00:451A  23                  	inc		hl
      27.  00:451B  72                  	ld		(hl),d
      28.  00:451C                      	
      29.  00:451C  E1                  	pop		hl			; HL relative position in 32x24*2
      30.  00:451D                      						; DE new 16 tile to be plotted
      31.  00:451D                      						
      32.  00:451D  CB 7A               	bit 	7,d			; test for LMMMM	
      33.  00:451F  C2 52 45            	jp		nz,plot_trasp_tile
      34.  00:4522                      	
      35.  00:4522  7A                  	ld		a,d
      36.  00:4523  B3                  	or		e
      37.  00:4524  C2 30 45            	jp		nz,plot_foreground
      38.  00:4527                      
      39.  00:4527                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      40.  00:4527                      ; input
      41.  00:4527                      ; hl  configured in window map 32x24
      42.  00:4527                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      43.  00:4527                      
      44.  00:4527                      ; plot_background:
      45.  00:4527                      
      46.  00:4527  E5                  	push	hl
      47.  00:4528  11 9F 55            	ld		de,_backmap-32*4-2
      48.  00:452B  19                  	add		hl,de
      49.  00:452C  5E                  	ld		e,(hl)
      50.  00:452D  23                  	inc		hl
      51.  00:452E  56                  	ld		d,(hl)
      52.  00:452F  E1                  	pop		hl
      53.  00:4530                      	
      54.  00:4530                      	
      55.  00:4530                      plot_foreground:
      56.  00:4530                      	; ld	a,low SolidTile0
      57.  00:4530                      	; cp	e
      58.  00:4530                      	; jr	nz,1f
      59.  00:4530                      	; ld	a,high SolidTile0
      60.  00:4530                      	; cp	d
      61.  00:4530                      	; ld	a,17*SolidColor0		; solid color0
      62.  00:4530                      	; jp	z,plot_solid_box
      63.  00:4530                      ; 1:
      64.  00:4530  3E 00               	ld	a,low SolidTile1
      65.  00:4532  BB                  	cp	e
      66.  00:4533  20 08               	jr	nz,1f
      67.  00:4535  3E 05               	ld	a,high SolidTile1
      68.  00:4537  BA                  	cp	d
      69.  00:4538  3E 77               	ld	a,17*SolidColor1		; solid color1
      70.  00:453A  CA B7 45            	jp	z,plot_solid_box
      71.  00:453D                      1:	
      72.  00:453D  3E CD               	ld	a,low SolidTile2
      73.  00:453F  BB                  	cp	e
      74.  00:4540  20 08               	jr	nz,1f
      75.  00:4542  3E 05               	ld	a,high SolidTile2
      76.  00:4544  BA                  	cp	d
      77.  00:4545  3E 88               	ld	a,17*SolidColor2		; solid color2
      78.  00:4547  CA B7 45            	jp	z,plot_solid_box
      79.  00:454A                      1:		
      80.  00:454A                      	
      81.  00:454A                      
      82.  00:454A  CD 6A 45            	call 	vdp_conf
      83.  00:454D                      
      84.  00:454D  3E D0               	ld		a,11010000B
      85.  00:454F  D3 9B               	out 	(0x9B), a		; command HMMM
      86.  00:4551  C9                  	ret
      87.  00:4552                      
      88.  00:4552                      	
      89.  00:4552                      	
      90.  00:4552                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      91.  00:4552                      ; input
      92.  00:4552                      ; hl   configured in window map 32x24
      93.  00:4552                      ; de  tile to be plot
      94.  00:4552                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      95.  00:4552                      
      96.  00:4552                      plot_trasp_tile:
      97.  00:4552                      
      98.  00:4552  D5                  	push	de
      99.  00:4553  E5                  	push	hl
     100.  00:4554                      					;	plot_background
     101.  00:4554  11 9F 55            	ld		de,_backmap-32*4-2
     102.  00:4557  19                  	add		hl,de
     103.  00:4558  5E                  	ld		e,(hl)
     104.  00:4559  23                  	inc		hl
     105.  00:455A  56                  	ld		d,(hl)
     106.  00:455B                      
     107.  00:455B  E1                  	pop		hl
     108.  00:455C  E5                  	push	hl
     109.  00:455D  CD 30 45            	call	plot_foreground
     110.  00:4560  E1                  	pop		hl
     111.  00:4561  D1                  	pop		de
     112.  00:4562                      
     113.  00:4562  CD 6A 45            	call	vdp_conf
     114.  00:4565                      
     115.  00:4565  3E 98               	ld		a,10011000B
     116.  00:4567  D3 9B               	out 	(0x9B), a		; command LMMM
     117.  00:4569  C9                  	ret
     118.  00:456A                      
     119.  00:456A                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     120.  00:456A                      ; input
     121.  00:456A                      ; hl   configured in window map 32x24
     122.  00:456A                      ; de  tile to be plot
     123.  00:456A                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     124.  00:456A                      
     125.  00:456A                      vdp_conf:	
     126.  00:456A                      	
     127.  00:456A  29 29               [2]	add		hl,hl
     128.  00:456C  4D                  	ld		c,l			; C = dx*8
     129.  00:456D  7C                  	ld		a,h
     130.  00:456E  87 87 87            [3]	add		a,a
     131.  00:4571  47                  	ld		b,a			; B = dy*8
     132.  00:4572  C5                  	push	bc			; dx*8 and dy*8 on the stack
     133.  00:4573                      	
     134.  00:4573                      	; de has the 16 bit tile
     135.  00:4573                      	; de = 10 bits = 5 bits for y and 5 bits for x
     136.  00:4573                      
     137.  00:4573  EB                  	ex		de,hl
     138.  00:4574  29 29 29            [3]	add		hl,hl
     139.  00:4577                      	
     140.  00:4577                      	; now l is sx*8 and h is sy
     141.  00:4577                      		
     142.  00:4577  7C                  	ld		a,h
     143.  00:4578  87 87 87            [3]	add		a,a
     144.  00:457B  67                  	ld		h,a
     145.  00:457C  F5                  	push	af
     146.  00:457D                      	
     147.  00:457D                      	; now h is sy*8
     148.  00:457D  F3                  	di
     149.  00:457E  3E 20               	ld 		a, 32
     150.  00:4580  D3 99               	out 	(0x99),a
     151.  00:4582  3E 91               	ld 		a, 17+128
     152.  00:4584  D3 99               	out 	(0x99),a
     153.  00:4586  FB                  	ei
     154.  00:4587                      
     155.  00:4587  0E 9B               	ld 		c, 0x9B
     156.  00:4589                      	
     157.  00:4589  CD 49 46            	call _waitvdp;
     158.  00:458C                      	
     159.  00:458C  ED 69               	out		(c), l 		; sx
     160.  00:458E  AF                  	xor a
     161.  00:458F  D3 9B               	out		(0x9B), a 	; sx (high)
     162.  00:4591                      	
     163.  00:4591  ED 61               	out		(c), h 		; sy
     164.  00:4593  F1                  	pop		af
     165.  00:4594  3E 02               	ld		a,2			; source page for tiles 32x32=1024 tiles
     166.  00:4596  CE 00               	adc		a,0
     167.  00:4598  D3 9B               	out 	(0x9B), a 	; sy (high-> page 2)
     168.  00:459A                      
     169.  00:459A  E1                  	pop		hl			; recover dx*8,dy*8
     170.  00:459B                      	
     171.  00:459B  ED 69               	out 	(c), l 		; dx
     172.  00:459D  AF                  	xor a
     173.  00:459E  D3 9B               	out 	(0x9B), a	; dx (high)
     174.  00:45A0  ED 61               	out 	(c), h 		; dy
     175.  00:45A2  3A 1F C0            	ld 		a,(_currentpage)	; destination page
     176.  00:45A5  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     177.  00:45A7                      
     178.  00:45A7  2E 08               	ld 		l,8 		; block size
     179.  00:45A9                      
     180.  00:45A9  ED 69               	out 	(c), l
     181.  00:45AB  AF                  	xor a
     182.  00:45AC  D3 9B               	out 	(0x9B), a
     183.  00:45AE  ED 69               	out 	(c), l
     184.  00:45B0  D3 9B               	out 	(0x9B), a
     185.  00:45B2  D3 9B               	out 	(0x9B), a
     186.  00:45B4  D3 9B               	out 	(0x9B), a
     187.  00:45B6  C9                  	ret
     188.  00:45B7                      
     189.  00:45B7                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     190.  00:45B7                      ; input
     191.  00:45B7                      ; hl configured in window map 32x24
     192.  00:45B7                      ;  a color
     193.  00:45B7                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     194.  00:45B7                      
     195.  00:45B7                      plot_solid_box:
     196.  00:45B7  5F                  	ld		e,a		; solid color
     197.  00:45B8                      
     198.  00:45B8  29 29               [2]	add		hl,hl
     199.  00:45BA  4D                  	ld		c,l			; C = dx*8
     200.  00:45BB  7C                  	ld		a,h
     201.  00:45BC  87 87 87            [3]	add		a,a
     202.  00:45BF  47                  	ld		b,a			; B = dy*8
     203.  00:45C0  C5                  	push	bc			; dx*8 and dy*8 on the stack
     204.  00:45C1                      
     205.  00:45C1  F3                  	di
     206.  00:45C2  3E 24               	ld 		a, 36
     207.  00:45C4  D3 99               	out 	(0x99),a
     208.  00:45C6  3E 91               	ld 		a, 17+128
     209.  00:45C8  D3 99               	out 	(0x99),a
     210.  00:45CA  FB                  	ei
     211.  00:45CB                      
     212.  00:45CB  0E 9B               	ld 		c, 0x9B
     213.  00:45CD                      	
     214.  00:45CD  CD 49 46            	call _waitvdp;
     215.  00:45D0  E1                  	pop		hl			; recover dx*8,dy*8
     216.  00:45D1                      	
     217.  00:45D1  ED 69               	out 	(c), l 		; dx
     218.  00:45D3  AF                  	xor a
     219.  00:45D4  D3 9B               	out 	(0x9B), a	; dx (high)
     220.  00:45D6  ED 61               	out 	(c), h 		; dy
     221.  00:45D8  3A 1F C0            	ld 		a,(_currentpage)	; destination page
     222.  00:45DB  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     223.  00:45DD                      
     224.  00:45DD  2E 08               	ld 		l,8 		; block size
     225.  00:45DF                      
     226.  00:45DF  ED 69               	out 	(c), l
     227.  00:45E1  AF                  	xor a
     228.  00:45E2  D3 9B               	out 	(0x9B), a
     229.  00:45E4  ED 69               	out 	(c), l
     230.  00:45E6  D3 9B               	out 	(0x9B), a
     231.  00:45E8  ED 59               	out 	(c), e
     232.  00:45EA  D3 9B               	out 	(0x9B), a
     233.  00:45EC  2E C0               	ld		l,11000000B	; command HMMV
     234.  00:45EE  ED 69               	out 	(c), l
     235.  00:45F0  C9                  	ret
     417   00:45F1                      
     418   00:45F1                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     419   00:45F1                      
     420   00:45F1                      _clean_buffs:
     421   00:45F1  01 3F 0C            	ld	bc,2*WinWidth*WinWidth*2-1
     422   00:45F4  21 20 C0            	ld	hl,_shadow0
     423   00:45F7  36 FF               	ld	(hl),-1
     424   00:45F9  11 21 C0            	ld	de,_shadow0+1
     425   00:45FC  ED B0               	ldir
     426   00:45FE  C9                  	ret
     427   00:45FF                      	
     428   00:45FF                      ;Set VDP for writing at address CDE (17-bit) 
     429   00:45FF                      
     430   00:45FF                      _vdpsetvramwr:
     431   00:45FF  79                  	ld a,c
     432   00:4600                      ;Set VDP for writing at address ADE (17-bit) ;
     433   00:4600  CB 02               	rlc d
     434   00:4602  17                  	rla
     435   00:4603  CB 02               	rlc d
     436   00:4605  17                  	rla
     437   00:4606  CB 3A               	srl d ; primo shift, il secondo dopo la out
     438   00:4608                      
     439   00:4608  D3 99               	out (0x99),a ;set bits 14-16
     440   00:460A  3E 8E               	ld a,14+128
     441   00:460C  D3 99               	out (0x99),a
     442   00:460E                      
     443   00:460E  CB 3A               	srl d ; secondo shift.            
     444   00:4610  7B                  	ld a,e ;set bits 0-7
     445   00:4611  D3 99               	out (0x99),a
     446   00:4613  7A                  	ld a,d ;set bits 8-13
     447   00:4614  F6 40               	or 0x40 ; + write access
     448   00:4616  D3 99               	out (0x99),a
     449   00:4618  C9                  	ret
     450   00:4619                      	
     451   00:4619                      ;Set VDP port #98 to start reading at address CDE (17-bit) ;
     452   00:4619                      
     453   00:4619                      _vdpsetvramrd:
     454   00:4619  79                  	ld a,c
     455   00:461A                      ;Set VDP port #98 to start reading at address ADE (17-bit) ;
     456   00:461A  CB 02               	rlc d
     457   00:461C  17                  	rla
     458   00:461D  CB 02               	rlc d
     459   00:461F  17                  	rla
     460   00:4620  CB 3A               	srl d ; primo shift, il secondo dopo la out
     461   00:4622                      
     462   00:4622  D3 99               	out (0x99),a ;set bits 14-16
     463   00:4624  3E 8E               	ld a,14+128
     464   00:4626  D3 99               	out (0x99),a
     465   00:4628                      
     466   00:4628  CB 3A               	srl d ; secondo shift.            
     467   00:462A  7B                  	ld a,e ;set bits 0-7
     468   00:462B  D3 99               	out (0x99),a
     469   00:462D  7A                  	ld a,d ;set bits 8-13
     470   00:462E  E6 3F               	and 0x3F
     471   00:4630  D3 99               	out (0x99),a
     472   00:4632  C9                  	ret
     473   00:4633                      
     474   00:4633                      ;Display page E in screen 5
     475   00:4633                      _setpage:
     476   00:4633  7B                  	ld a,e
     477   00:4634  87                  	add a,a ;x32
     478   00:4635  87                  	add a,a
     479   00:4636  87                  	add a,a
     480   00:4637  87                  	add a,a
     481   00:4638  87                  	add a,a
     482   00:4639  C6 1F               	add a,31
     483   00:463B  F3                  	di
     484   00:463C  D3 99               	out (0x99),a
     485   00:463E  3E 82               	ld a,2+128
     486   00:4640  D3 99               	out (0x99),a
     487   00:4642  FB                  	ei            
     488   00:4643  C9                  	ret
     489   00:4644                      
     490   00:4644  (00:005F)           chgmod        equ     0x005f      ;change graphic mode
     491   00:4644  (00:000C)           RDSLT         equ     0x000c      ;read address HL in slot A
     492   00:4644  (00:0156)           KILBUF        equ     0x0156      ;clear keyboard buffer
     493   00:4644                      
     494   00:4644                      _scr:
     495   00:4644  7B                  	ld  a,e
     496   00:4645  CD 5F 00            	call	chgmod
     497   00:4648  C9                  	ret
     498   00:4649                      
     499   00:4649                      
     500   00:4649                      _waitvdp:
     501   00:4649  F3                  	di
     502   00:464A  3E 02               	ld a,2
     503   00:464C  D3 99               	out (0x99),a
     504   00:464E  3E 8F               	ld a, 0x8f
     505   00:4650  D3 99               	out (0x99),a
     506   00:4652                      
     507   00:4652  DB 99               1:  in a,(0x99)
     508   00:4654  0F                  	rrca
     509   00:4655  DA 52 46            	jp c, 1b
     510   00:4658                      
     511   00:4658  AF                  	xor a
     512   00:4659  D3 99               	out (0x99),a
     513   00:465B  3E 8F               	ld a, 0x8f
     514   00:465D  D3 99               	out (0x99),a
     515   00:465F  FB                  	ei
     516   00:4660  C9                  	ret
     517   00:4661                      
     518   00:4661                      
     519   00:4661                      	
     520   00:4661                      _print_fps:
     521   00:4661  3A 08 C0            	ld	a,(_buffer+3)
     522   00:4664  5F                  	ld	e,a
     523   00:4665  16 00               	ld	d,0
     524   00:4667  21 80 07            	ld	hl,32*(64-3)-'0'+16
     525   00:466A  19                  	add	hl,de
     526   00:466B  EB                  	ex	de,hl
     527   00:466C                      	
     528   00:466C  21 FC 05            	ld	hl,2*(23*32+30)
     529   00:466F  CD 30 45            	call 	plot_foreground
     530   00:4672                      
     531   00:4672  3A 09 C0            	ld	a,(_buffer+4)
     532   00:4675  5F                  	ld	e,a
     533   00:4676  16 00               	ld	d,0
     534   00:4678  21 80 07            	ld	hl,32*(64-3)-'0'+16
     535   00:467B  19                  	add	hl,de
     536   00:467C  EB                  	ex	de,hl
     537   00:467D                      	
     538   00:467D  21 FE 05            	ld	hl,2*(23*32+31)
     539   00:4680  C3 30 45            	jp 	plot_foreground
     540   00:4683                      	
     541   00:4683                      
     542   00:4683                      ;-------------------------------------
     543   00:4683                      _compute_fps:
     544   00:4683  ED 5B 15 C0         	ld	de,(_fps)
     545   00:4687  01 05 C0            	ld	bc,_buffer
     546   00:468A                      
     547   00:468A                      int2ascii:
     548   00:468A                      	
     549   00:468A                      ; in de input 
     550   00:468A                      ; in bc output
     551   00:468A                      
     552   00:468A  EB                  	ex  de,hl
     553   00:468B  59                  	ld  e,c
     554   00:468C  50                  	ld  d,b
     555   00:468D                      
     556   00:468D                      Num2asc:
     557   00:468D  01 F0 D8            	ld  bc,-10000
     558   00:4690  CD A6 46            	call    Num1
     559   00:4693  01 18 FC            	ld  bc,-1000
     560   00:4696  CD A6 46            	call    Num1
     561   00:4699  01 9C FF            	ld  bc,-100
     562   00:469C  CD A6 46            	call    Num1
     563   00:469F  0E F6               	ld  c,-10
     564   00:46A1  CD A6 46            	call    Num1
     565   00:46A4  0E FF               	ld  c,-1
     566   00:46A6                      
     567   00:46A6                      Num1:   
     568   00:46A6  3E 2F               	ld  a,'0'-1  ; '0' in the tileset
     569   00:46A8                      
     570   00:46A8                      Num2:   
     571   00:46A8  3C                  	inc a
     572   00:46A9  09                  	add hl,bc
     573   00:46AA  38 FC               	jr  c,Num2
     574   00:46AC  ED 42               	sbc hl,bc
     575   00:46AE                      
     576   00:46AE  12                  	ld  (de),a
     577   00:46AF  13                  	inc de
     578   00:46B0  C9                  	ret
     579   00:46B1                      
     580   00:46B1                      _metatable:
     581   00:46B1  (0F70)              	incbin "metatable.bin"
     582   00:5621                      _backmap:
     583   00:5621  (0400)              	incbin "backmap.bin"
     584   00:5A21                      
     585   00:5A21                      ; start
     586   00:5A21                      ; _mballon_start
     587   00:5A21                      	; ld	de,0xc000
     588   00:5A21                      	; ld	hl,_relocate
     589   00:5A21                      	; ld	bc,_endrelocate-_relocate
     590   00:5A21                      	; ldir
     591   00:5A21                      	; jp	0xc000
     592   00:5A21                      ; _relocate:
     593   00:5A21                      	; ld	a,:mballon
     594   00:5A21                      	; ld	(_bank1),a
     595   00:5A21                      	; inc	a
     596   00:5A21                      	; ld	(_bank2),a
     597   00:5A21                      	; ld	hl,(0x4002)
     598   00:5A21                      	; jp	(hl)
     599   00:5A21                      ; _endrelocate:
     600   00:5A21                      
     601   00:5A21                      
     602   00:5A21                      	; include enemies.asm
     603   00:5A21                      	include hwsprites.asm
       1.  00:5A21                      
       2.  00:5A21                      ; SGT = 0x7800 ->#R6 = 0x0F
       3.  00:5A21                      ; SAT = 0x7600 ->#R5 = 0xEF #R11=0
       4.  00:5A21                      
       5.  00:5A21                      _hw_sprite_init:
       6.  00:5A21                      
       7.  00:5A21  F3                  		di
       8.  00:5A22                      		; SGT = 0x7800 ->#R6 = 0x0F
       9.  00:5A22  3E 0F               		ld		a,0x0F
      10.  00:5A24  D3 99               		out		(0x99),a
      11.  00:5A26  3E 86               		ld		a,128+6
      12.  00:5A28  D3 99               		out		(0x99),a
      13.  00:5A2A                      		
      14.  00:5A2A                      		; SAT = 0x7600 ->#R5 = 0xEF #R11=0
      15.  00:5A2A  3E EF               		ld		a,0xEF
      16.  00:5A2C  D3 99               		out		(0x99),a
      17.  00:5A2E  3E 85               		ld		a,128+5
      18.  00:5A30  D3 99               		out		(0x99),a
      19.  00:5A32                      		
      20.  00:5A32  AF                  		xor	a
      21.  00:5A33  D3 99               		out		(0x99),a
      22.  00:5A35  3E 8B               		ld		a,128+11
      23.  00:5A37  D3 99               		out		(0x99),a
      24.  00:5A39  FB                  		ei
      25.  00:5A3A                      		
      26.  00:5A3A                      		; unpack level map (meta_tiles)
      27.  00:5A3A  3E 05               		ld	a, :sprtdata.SPRITES
      28.  00:5A3C  32 00 70            		ld	(_bank2),a
      29.  00:5A3F                      		
      30.  00:5A3F  21 00 80            		ld		hl,	sprtdata.SPRITES
      31.  00:5A42  0E 00               		ld		c,0
      32.  00:5A44  11 00 78            		ld		de,0x7800
      33.  00:5A47  CD FF 45            		call	_vdpsetvramwr
      34.  00:5A4A                      		
      35.  00:5A4A  01 98 00            		ld		bc,0x98
      36.  00:5A4D                      [8]		otir	; 2K
      36.  00:5A4D  ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 
      37.  00:5A5D                      
      38.  00:5A5D  21 40 82            		ld		hl,	sprtdata.ATRIBUTOS
      39.  00:5A60  0E 00               		ld		c,0
      40.  00:5A62  11 00 74            		ld		de,0x7600-512
      41.  00:5A65  CD FF 45            		call	_vdpsetvramwr
      42.  00:5A68                      
      43.  00:5A68  01 98 00            		ld		bc,0x98
      44.  00:5A6B  ED B3 ED B3         [2]		otir	; 512
      45.  00:5A6F                      
      46.  00:5A6F                      
      47.  00:5A6F  0E 00               		ld		c,0
      48.  00:5A71  11 00 76            		ld		de,0x7600
      49.  00:5A74  CD FF 45            		call	_vdpsetvramwr
      50.  00:5A77                      		
      51.  00:5A77  21 80 5A            		ld		hl,hwsprt_test		
      52.  00:5A7A  01 98 80            		ld		bc,0x8098
      53.  00:5A7D  ED B3               		otir			
      54.  00:5A7F  C9                  		ret
      55.  00:5A80                      		
      56.  00:5A80                      hwsprt_test
      57.  00:5A80  40 80 00 0F         		db	64,128,0,15
      58.  00:5A84  40 80 04 0F         		db	64,128,4,15
      59.  00:5A88  40 80 08 0F         		db	64,128,8,15
      60.  00:5A8C                      		
      61.  00:5A8C  20 80 0C 0F         		db	32,128,12,15
      62.  00:5A90  20 80 10 0F         		db	32,128,16,15
      63.  00:5A94  20 80 14 0F         		db	32,128,20,15
      64.  00:5A98  D9                  		db	0xd9
     604   00:5A99                      	
     605   00:5A99                      	; include enemies_LMMM.asm
     606   00:5A99                      
     607   00:5A99  (01)                	page 1
     608   01:8000                      _frame:
     609   01:8000  (0951)              	incbin "frame_.bin"			
     610   01:8951                      	
     611   01:8951  (02)                	page 2
     612   02:8000                      _tiles0:
     613   02:8000  (3A37)              	incbin "tiles0_.bin"
     614   02:BA37                      	
     615   02:BA37  (03)                	page 3
     616   03:8000                      _tiles1:
     617   03:8000  (2AEE)              	incbin "tiles1_.bin"
     618   03:AAEE                      
     619   03:AAEE  (04)                	page 4
     620   04:8000                      _level:
     621   04:8000  (0798)              	incbin "metamap_.bin"			
     622   04:8798                      	
     623   04:8798  (05)                	page 5
     624   05:8000                      sprtdata
     625   05:8000                      	include 	SPROL.ASM
       1.  05:8000                      .SPRITES
       2.  05:8000                      ; --- Slot 0
       3.  05:8000                      ; mask 00
       4.  05:8000                       DB $01,$00,$07,$00,$00,$00,$01,$01
       4.  05:8000  01 00 07 00 00 00 01 01 
       5.  05:8008                       DB $00,$04,$10,$18,$18,$04,$00,$06
       5.  05:8008  00 04 10 18 18 04 00 06 
       6.  05:8010                       DB $20,$80,$F8,$20,$20,$70,$20,$E8
       6.  05:8010  20 80 F8 20 20 70 20 E8 
       7.  05:8018                       DB $48,$00,$20,$00,$00,$08,$20,$18
       7.  05:8018  48 00 20 00 00 08 20 18 
       8.  05:8020                      ; mask 01
       9.  05:8020                       DB $03,$07,$00,$07,$00,$05,$04,$02
       9.  05:8020  03 07 00 07 00 05 04 02 
      10.  05:8028                       DB $00,$07,$0D,$02,$1C,$02,$06,$00
      10.  05:8028  00 07 0D 02 1C 02 06 00 
      11.  05:8030                       DB $20,$F0,$00,$F8,$10,$00,$80,$14
      11.  05:8030  20 F0 00 F8 10 00 80 14 
      12.  05:8038                       DB $A4,$48,$C8,$70,$80,$70,$18,$00
      12.  05:8038  A4 48 C8 70 80 70 18 00 
      13.  05:8040                      ; mask 02
      14.  05:8040                       DB $05,$00,$00,$00,$0F,$0F,$06,$06
      14.  05:8040  05 00 00 00 0F 0F 06 06 
      15.  05:8048                       DB $07,$08,$02,$05,$1B,$01,$09,$00
      15.  05:8048  07 08 02 05 1B 01 09 00 
      16.  05:8050                       DB $E0,$00,$00,$00,$D8,$80,$D0,$14
      16.  05:8050  E0 00 00 00 D8 80 D0 14 
      17.  05:8058                       DB $B4,$B4,$14,$88,$70,$80,$C4,$00
      17.  05:8058  B4 B4 14 88 70 80 C4 00 
      18.  05:8060                      
      19.  05:8060                      ;
      20.  05:8060                      ; --- Slot 1
      21.  05:8060                      ; mask 10
      22.  05:8060                       DB $01,$00,$07,$00,$00,$00,$01,$01
      22.  05:8060  01 00 07 00 00 00 01 01 
      23.  05:8068                       DB $00,$00,$00,$02,$04,$02,$00,$03
      23.  05:8068  00 00 00 02 04 02 00 03 
      24.  05:8070                       DB $20,$80,$F8,$20,$20,$70,$20,$E0
      24.  05:8070  20 80 F8 20 20 70 20 E0 
      25.  05:8078                       DB $A0,$60,$60,$E0,$08,$00,$08,$38
      25.  05:8078  A0 60 60 E0 08 00 08 38 
      26.  05:8080                      ; mask 11
      27.  05:8080                       DB $03,$00,$00,$0F,$00,$05,$04,$02
      27.  05:8080  03 00 00 0F 00 05 04 02 
      28.  05:8088                       DB $02,$02,$01,$05,$03,$01,$03,$00
      28.  05:8088  02 02 01 05 03 01 03 00 
      29.  05:8090                       DB $30,$88,$00,$F8,$10,$00,$80,$10
      29.  05:8090  30 88 00 F8 10 00 80 10 
      30.  05:8098                       DB $A0,$60,$60,$10,$F0,$90,$34,$00
      30.  05:8098  A0 60 60 10 F0 90 34 00 
      31.  05:80A0                      ; mask 12
      32.  05:80A0                       DB $05,$07,$00,$00,$0F,$0F,$06,$06
      32.  05:80A0  05 07 00 00 0F 0F 06 06 
      33.  05:80A8                       DB $05,$07,$06,$00,$00,$04,$04,$00
      33.  05:80A8  05 07 06 00 00 04 04 00 
      34.  05:80B0                       DB $E0,$F0,$00,$00,$D8,$80,$D0,$10
      34.  05:80B0  E0 F0 00 00 D8 80 D0 10 
      35.  05:80B8                       DB $F0,$90,$F0,$00,$00,$68,$C0,$00
      35.  05:80B8  F0 90 F0 00 00 68 C0 00 
      36.  05:80C0                      
      37.  05:80C0                      ;
      38.  05:80C0                      ; --- Slot 2
      39.  05:80C0                      ; mask 20
      40.  05:80C0                       DB $01,$00,$07,$00,$00,$00,$01,$01
      40.  05:80C0  01 00 07 00 00 00 01 01 
      41.  05:80C8                       DB $00,$04,$00,$01,$01,$04,$00,$07
      41.  05:80C8  00 04 00 01 01 04 00 07 
      42.  05:80D0                       DB $20,$80,$F8,$20,$20,$70,$20,$E0
      42.  05:80D0  20 80 F8 20 20 70 20 E0 
      43.  05:80D8                       DB $40,$00,$20,$88,$88,$60,$90,$F0
      43.  05:80D8  40 00 20 88 88 60 90 F0 
      44.  05:80E0                      ; mask 21
      45.  05:80E0                       DB $03,$00,$00,$0F,$00,$05,$04,$02
      45.  05:80E0  03 00 00 0F 00 05 04 02 
      46.  05:80E8                       DB $00,$07,$01,$02,$07,$03,$03,$00
      46.  05:80E8  00 07 01 02 07 03 03 00 
      47.  05:80F0                       DB $30,$88,$00,$F8,$10,$00,$80,$10
      47.  05:80F0  30 88 00 F8 10 00 80 10 
      48.  05:80F8                       DB $A0,$40,$C0,$60,$F8,$90,$28,$00
      48.  05:80F8  A0 40 C0 60 F8 90 28 00 
      49.  05:8100                      ; mask 22
      50.  05:8100                       DB $05,$07,$00,$00,$0F,$0F,$06,$06
      50.  05:8100  05 07 00 00 0F 0F 06 06 
      51.  05:8108                       DB $07,$00,$06,$04,$00,$00,$04,$00
      51.  05:8108  07 00 06 04 00 00 04 00 
      52.  05:8110                       DB $E0,$F0,$00,$00,$D8,$80,$D0,$10
      52.  05:8110  E0 F0 00 00 D8 80 D0 10 
      53.  05:8118                       DB $B0,$B0,$10,$10,$00,$00,$40,$00
      53.  05:8118  B0 B0 10 10 00 00 40 00 
      54.  05:8120                      
      55.  05:8120                      ;
      56.  05:8120                      ; --- Slot 3
      57.  05:8120                      ; mask 30
      58.  05:8120                       DB $04,$01,$1F,$04,$04,$0E,$04,$17
      58.  05:8120  04 01 1F 04 04 0E 04 17 
      59.  05:8128                       DB $12,$00,$04,$00,$00,$10,$04,$18
      59.  05:8128  12 00 04 00 00 10 04 18 
      60.  05:8130                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      60.  05:8130  80 00 E0 00 00 00 80 80 
      61.  05:8138                       DB $00,$20,$08,$18,$18,$20,$00,$60
      61.  05:8138  00 20 08 18 18 20 00 60 
      62.  05:8140                      ; mask 31
      63.  05:8140                       DB $04,$0F,$00,$1F,$08,$00,$01,$28
      63.  05:8140  04 0F 00 1F 08 00 01 28 
      64.  05:8148                       DB $25,$12,$13,$0E,$01,$0E,$18,$00
      64.  05:8148  25 12 13 0E 01 0E 18 00 
      65.  05:8150                       DB $C0,$E0,$00,$E0,$00,$A0,$20,$40
      65.  05:8150  C0 E0 00 E0 00 A0 20 40 
      66.  05:8158                       DB $00,$E0,$B0,$40,$38,$40,$60,$00
      66.  05:8158  00 E0 B0 40 38 40 60 00 
      67.  05:8160                      ; mask 32
      68.  05:8160                       DB $07,$00,$00,$00,$1B,$01,$0B,$28
      68.  05:8160  07 00 00 00 1B 01 0B 28 
      69.  05:8168                       DB $2D,$2D,$28,$11,$0E,$01,$23,$00
      69.  05:8168  2D 2D 28 11 0E 01 23 00 
      70.  05:8170                       DB $A0,$00,$00,$00,$F0,$F0,$60,$60
      70.  05:8170  A0 00 00 00 F0 F0 60 60 
      71.  05:8178                       DB $E0,$10,$40,$A0,$D8,$80,$90,$00
      71.  05:8178  E0 10 40 A0 D8 80 90 00 
      72.  05:8180                      
      73.  05:8180                      ;
      74.  05:8180                      ; --- Slot 4
      75.  05:8180                      ; mask 40
      76.  05:8180                       DB $04,$01,$1F,$04,$04,$0E,$04,$07
      76.  05:8180  04 01 1F 04 04 0E 04 07 
      77.  05:8188                       DB $05,$06,$06,$07,$10,$00,$10,$1C
      77.  05:8188  05 06 06 07 10 00 10 1C 
      78.  05:8190                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      78.  05:8190  80 00 E0 00 00 00 80 80 
      79.  05:8198                       DB $00,$00,$00,$40,$20,$40,$00,$C0
      79.  05:8198  00 00 00 40 20 40 00 C0 
      80.  05:81A0                      ; mask 41
      81.  05:81A0                       DB $0C,$11,$00,$1F,$08,$00,$01,$08
      81.  05:81A0  0C 11 00 1F 08 00 01 08 
      82.  05:81A8                       DB $05,$06,$06,$08,$0F,$09,$2C,$00
      82.  05:81A8  05 06 06 08 0F 09 2C 00 
      83.  05:81B0                       DB $C0,$00,$00,$F0,$00,$A0,$20,$40
      83.  05:81B0  C0 00 00 F0 00 A0 20 40 
      84.  05:81B8                       DB $40,$40,$80,$A0,$C0,$80,$C0,$00
      84.  05:81B8  40 40 80 A0 C0 80 C0 00 
      85.  05:81C0                      ; mask 42
      86.  05:81C0                       DB $07,$0F,$00,$00,$1B,$01,$0B,$08
      86.  05:81C0  07 0F 00 00 1B 01 0B 08 
      87.  05:81C8                       DB $0F,$09,$0F,$00,$00,$16,$03,$00
      87.  05:81C8  0F 09 0F 00 00 16 03 00 
      88.  05:81D0                       DB $A0,$E0,$00,$00,$F0,$F0,$60,$60
      88.  05:81D0  A0 E0 00 00 F0 F0 60 60 
      89.  05:81D8                       DB $A0,$E0,$60,$00,$00,$20,$20,$00
      89.  05:81D8  A0 E0 60 00 00 20 20 00 
      90.  05:81E0                      
      91.  05:81E0                      ;
      92.  05:81E0                      ; --- Slot 5
      93.  05:81E0                      ; mask 50
      94.  05:81E0                       DB $04,$01,$1F,$04,$04,$0E,$04,$07
      94.  05:81E0  04 01 1F 04 04 0E 04 07 
      95.  05:81E8                       DB $02,$00,$04,$11,$11,$06,$09,$0F
      95.  05:81E8  02 00 04 11 11 06 09 0F 
      96.  05:81F0                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      96.  05:81F0  80 00 E0 00 00 00 80 80 
      97.  05:81F8                       DB $00,$20,$00,$80,$80,$20,$00,$E0
      97.  05:81F8  00 20 00 80 80 20 00 E0 
      98.  05:8200                      ; mask 51
      99.  05:8200                       DB $0C,$11,$00,$1F,$08,$00,$01,$08
      99.  05:8200  0C 11 00 1F 08 00 01 08 
     100.  05:8208                       DB $05,$02,$03,$06,$1F,$09,$14,$00
     100.  05:8208  05 02 03 06 1F 09 14 00 
     101.  05:8210                       DB $C0,$00,$00,$F0,$00,$A0,$20,$40
     101.  05:8210  C0 00 00 F0 00 A0 20 40 
     102.  05:8218                       DB $00,$E0,$80,$40,$E0,$C0,$C0,$00
     102.  05:8218  00 E0 80 40 E0 C0 C0 00 
     103.  05:8220                      ; mask 52
     104.  05:8220                       DB $07,$0F,$00,$00,$1B,$01,$0B,$08
     104.  05:8220  07 0F 00 00 1B 01 0B 08 
     105.  05:8228                       DB $0D,$0D,$08,$08,$00,$00,$02,$00
     105.  05:8228  0D 0D 08 08 00 00 02 00 
     106.  05:8230                       DB $A0,$E0,$00,$00,$F0,$F0,$60,$60
     106.  05:8230  A0 E0 00 00 F0 F0 60 60 
     107.  05:8238                       DB $E0,$00,$60,$20,$00,$00,$20,$00
     107.  05:8238  E0 00 60 20 00 00 20 00 
     108.  05:8240                      
     109.  05:8240                      .ATRIBUTOS
     110.  05:8240                      ; attr 00
     111.  05:8240                       DB $0C,$0E,$01,$0A,$0C,$0C,$0C,$0C
     111.  05:8240  0C 0E 01 0A 0C 0C 0C 0C 
     112.  05:8248                       DB $0C,$04,$04,$0C,$08,$04,$04,$01
     112.  05:8248  0C 04 04 0C 08 04 04 01 
     113.  05:8250                      ; attr 01
     114.  05:8250                       DB $42,$41,$00,$41,$4A,$4A,$4A,$4A
     114.  05:8250  42 41 00 41 4A 4A 4A 4A 
     115.  05:8258                       DB $4A,$42,$42,$42,$42,$42,$42,$00
     115.  05:8258  4A 42 42 42 42 42 42 00 
     116.  05:8260                      ; attr 02
     117.  05:8260                       DB $41,$00,$00,$00,$41,$41,$41,$41
     117.  05:8260  41 00 00 00 41 41 41 41 
     118.  05:8268                       DB $41,$41,$41,$41,$41,$41,$41,$00
     118.  05:8268  41 41 41 41 41 41 41 00 
     119.  05:8270                      ; attr 10
     120.  05:8270                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     120.  05:8270  0C 0C 01 0A 0C 0C 0C 0C 
     121.  05:8278                       DB $08,$08,$08,$02,$02,$04,$04,$01
     121.  05:8278  08 08 08 02 02 04 04 01 
     122.  05:8280                      ; attr 11
     123.  05:8280                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     123.  05:8280  42 42 00 41 4A 4A 4A 4A 
     124.  05:8288                       DB $42,$44,$42,$41,$41,$42,$42,$00
     124.  05:8288  42 44 42 41 41 42 42 00 
     125.  05:8290                      ; attr 12
     126.  05:8290                       DB $41,$41,$00,$00,$41,$41,$41,$41
     126.  05:8290  41 41 00 00 41 41 41 41 
     127.  05:8298                       DB $41,$42,$41,$00,$00,$41,$41,$00
     127.  05:8298  41 42 41 00 00 41 41 00 
     128.  05:82A0                      ; attr 20
     129.  05:82A0                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     129.  05:82A0  0C 0C 01 0A 0C 0C 0C 0C 
     130.  05:82A8                       DB $0C,$04,$04,$0C,$0A,$02,$04,$01
     130.  05:82A8  0C 04 04 0C 0A 02 04 01 
     131.  05:82B0                      ; attr 21
     132.  05:82B0                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     132.  05:82B0  42 42 00 41 4A 4A 4A 4A 
     133.  05:82B8                       DB $4A,$42,$42,$42,$41,$41,$42,$00
     133.  05:82B8  4A 42 42 42 41 41 42 00 
     134.  05:82C0                      ; attr 22
     135.  05:82C0                       DB $41,$41,$00,$00,$41,$41,$41,$41
     135.  05:82C0  41 41 00 00 41 41 41 41 
     136.  05:82C8                       DB $41,$41,$41,$41,$00,$00,$41,$00
     136.  05:82C8  41 41 41 41 00 00 41 00 
     137.  05:82D0                      ; attr 30
     138.  05:82D0                       DB $0C,$0E,$01,$0A,$0C,$0C,$0C,$0C
     138.  05:82D0  0C 0E 01 0A 0C 0C 0C 0C 
     139.  05:82D8                       DB $0C,$04,$04,$0C,$08,$04,$04,$01
     139.  05:82D8  0C 04 04 0C 08 04 04 01 
     140.  05:82E0                      ; attr 31
     141.  05:82E0                       DB $42,$41,$00,$41,$4A,$4A,$4A,$4A
     141.  05:82E0  42 41 00 41 4A 4A 4A 4A 
     142.  05:82E8                       DB $4A,$42,$42,$42,$42,$42,$42,$00
     142.  05:82E8  4A 42 42 42 42 42 42 00 
     143.  05:82F0                      ; attr 32
     144.  05:82F0                       DB $41,$00,$00,$00,$41,$41,$41,$41
     144.  05:82F0  41 00 00 00 41 41 41 41 
     145.  05:82F8                       DB $41,$41,$41,$41,$41,$41,$41,$00
     145.  05:82F8  41 41 41 41 41 41 41 00 
     146.  05:8300                      ; attr 40
     147.  05:8300                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     147.  05:8300  0C 0C 01 0A 0C 0C 0C 0C 
     148.  05:8308                       DB $08,$08,$08,$02,$02,$04,$04,$01
     148.  05:8308  08 08 08 02 02 04 04 01 
     149.  05:8310                      ; attr 41
     150.  05:8310                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     150.  05:8310  42 42 00 41 4A 4A 4A 4A 
     151.  05:8318                       DB $42,$44,$42,$41,$41,$42,$42,$00
     151.  05:8318  42 44 42 41 41 42 42 00 
     152.  05:8320                      ; attr 42
     153.  05:8320                       DB $41,$41,$00,$00,$41,$41,$41,$41
     153.  05:8320  41 41 00 00 41 41 41 41 
     154.  05:8328                       DB $41,$42,$41,$00,$00,$41,$41,$00
     154.  05:8328  41 42 41 00 00 41 41 00 
     155.  05:8330                      ; attr 50
     156.  05:8330                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     156.  05:8330  0C 0C 01 0A 0C 0C 0C 0C 
     157.  05:8338                       DB $0C,$04,$04,$0C,$0A,$02,$04,$01
     157.  05:8338  0C 04 04 0C 0A 02 04 01 
     158.  05:8340                      ; attr 51
     159.  05:8340                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     159.  05:8340  42 42 00 41 4A 4A 4A 4A 
     160.  05:8348                       DB $4A,$42,$42,$42,$41,$41,$42,$00
     160.  05:8348  4A 42 42 42 41 41 42 00 
     161.  05:8350                      ; attr 52
     162.  05:8350                       DB $41,$41,$00,$00,$41,$41,$41,$41
     162.  05:8350  41 41 00 00 41 41 41 41 
     163.  05:8358                       DB $41,$41,$41,$41,$00,$00,$41,$00
     163.  05:8358  41 41 41 41 00 00 41 00 
     164.  05:8360                      
     165.  05:8360                      	
     626   05:8360                      FINISH:
     627   05:8360                      
     628   05:8360                      ;---------------------------------------------------------
     629   05:8360                      ; Variables
     630   05:8360                      ;---------------------------------------------------------
     631   05:8360                      
     632   05:8360                      
     633   05:8360                      	
     634   05:8360  (C000)              	MAP 0xC000
     635   05:8360  (05:C000)           slotvar				#1
     636   05:8360  (05:C001)           slotram				#1
     637   05:8360  (05:C002)           SEL_NTSC			#1
     638   05:8360  (05:C003)           _dx					#1
     639   05:8360                      
     640   05:8360  (05:C004)           _ticxframe			#1
     641   05:8360                      
     642   05:8360  (05:C005)           _buffer:			#16
     643   05:8360  (05:C015)           _fps:				#2
     644   05:8360  (05:C017)           _nframes:			#2
     645   05:8360  (05:C019)           _vbit16:			#2
     646   05:8360  (05:C01B)           _levelmappos:		#2
     647   05:8360                      
     648   05:8360  (05:C01D)           _shadowbuff:		#2
     649   05:8360  (05:C01F)           _currentpage:		#1
     650   05:8360                      
     651   05:8360  (05:C020)           _shadow0:			#WinWidth*WinWidth*2
     652   05:8360  (05:C640)           _shadow1:			#WinWidth*WinWidth*2
     653   05:8360                      
     654   05:8360  (05:CC60)           _levelmap:			#mapWidth*mapHeight*2	
     655   05:8360                      
     656   05:8360                      ; enemylist:			#enemy*nenemies
     657   05:8360  (0000)              	ENDMAP

    LABELS
-------------------------------------------------
00:00006000 X _bank1
00:00007000   _bank2
00:00000641 X n_tiles
00:00000100   mapWidth
00:00000010   mapHeight
00:0000001C   WinWidth
00:00000010   WinHeight
00:00000000 X Transp
00:00000000 X SolidTile0
00:00000500   SolidTile1
00:000005CD   SolidTile2
00:00000000 X SolidColor0
00:00000007   SolidColor1
00:00000008   SolidColor2
00:00000024 X ENASLT
00:00000138   RSLREG
00:0000FCC1   EXPTBL
00:00004010   search_slot
00:0000402F X search_slotram
00:00004050   search_slotram0
00:00004055 X setrompage0
00:0000405B   setrompage2
00:00004061 X setrampage2
00:00004067 X setrompage3
00:0000406D X setrampage3
00:00004073 X recbios
00:00004076   setslotpage0
00:000040AD X setslotpage1
00:000040EC   setslotpage2
00:00004133   setslotpage3
00:0000000C X rdslt
00:0000001C X CALSLT
00:00000180   chgcpu
00:0000FCC1 X exttbl
00:00004172   _set_r800
00:00004193   set_turbo_tr
00:0000419B   checkkbd
00:000041A6   plot_frame
00:000041F3   START
00:0000420B   _ntsc
00:0000430E   main_loop
00:0000435A   up
00:00004367   dwn
00:00004374   right
00:00004384   left
00:0000FC9E   JIFFY
00:00004396   _isr
00:000043C6   powerup
00:000000D5   GTSTCK
00:000000D8 X GTTRIG
00:000043CD   _cursors
00:00000099   vdpport1
00:0000009A   vdpport2
00:000043DB   levelcolors
00:000043FB   _SetPalet
00:0000440D   _vuitpakker
00:00004445   _literal
00:0000444A   __loop
00:00004453 X _getlen
00:00004459   lus
00:00004476   lenok
00:00004483   _mode7
00:00004489   _mode6
00:0000448F   _mode5
00:00004495   _mode4
00:0000449B   _mode3
00:000044A1   _mode2
00:000044B1   offsok
00:000044BC   _loop
00:000044D2   _getbit
00:000044D6   _getbitexx
00:000044DC   Depack_out
00:000044DE   setVwrite
00:000044EA   setVread
00:000044F8   __modes
00:00004506   plot_tile
00:00004530   plot_foreground
00:00004552   plot_trasp_tile
00:0000456A   vdp_conf
00:000045B7   plot_solid_box
00:000045F1   _clean_buffs
00:000045FF   _vdpsetvramwr
00:00004619   _vdpsetvramrd
00:00004633   _setpage
00:0000005F   chgmod
00:0000000C X RDSLT
00:00000156 X KILBUF
00:00004644   _scr
00:00004649   _waitvdp
00:00004661   _print_fps
00:00004683   _compute_fps
00:0000468A X int2ascii
00:0000468D X Num2asc
00:000046A6   Num1
00:000046A8   Num2
00:000046B1   _metatable
00:00005621   _backmap
00:00005A21   _hw_sprite_init
00:00005A80   hwsprt_test
01:00008000   _frame
02:00008000   _tiles0
03:00008000   _tiles1
04:00008000   _level
05:00008000 X sprtdata
05:00008000   sprtdata.SPRITES
05:00008240   sprtdata.ATRIBUTOS
05:00008360 X FINISH
05:0000C000   slotvar
05:0000C001   slotram
05:0000C002   SEL_NTSC
05:0000C003   _dx
05:0000C004   _ticxframe
05:0000C005   _buffer
05:0000C015   _fps
05:0000C017   _nframes
05:0000C019   _vbit16
05:0000C01B   _levelmappos
05:0000C01D   _shadowbuff
05:0000C01F   _currentpage
05:0000C020   _shadow0
05:0000C640   _shadow1
05:0000CC60   _levelmap


 Output: main.out
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: *  Used: 00000000

    No output

 Output: maneldem.rom
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: 00004000  Used: 00001A99

   Address   Length Align   Label
   00004000    6809         search_slot
   00005A99    9575       <empty>

 Page: 01
  Org: 00008000  Size: 00004000  Used: 00000951

   Address   Length Align   Label
   00008000    2385         _frame
   00008951   13999       <empty>

 Page: 02
  Org: 00008000  Size: 00004000  Used: 00003A37

   Address   Length Align   Label
   00008000   14903         _tiles0
   0000BA37    1481       <empty>

 Page: 03
  Org: 00008000  Size: 00004000  Used: 00002AEE

   Address   Length Align   Label
   00008000   10990         _tiles1
   0000AAEE    5394       <empty>

 Page: 04
  Org: 00008000  Size: 00004000  Used: 00000798

   Address   Length Align   Label
   00008000    1944         _level
   00008798   14440       <empty>

 Page: 05
  Org: 00008000  Size: 00004000  Used: 00000360

   Address   Length Align   Label
   00008000     864         sprtdata
   00008360   15520       <empty>

 Page: 06
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 07
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 08
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 09
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0A
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0B
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0C
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0D
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0E
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0F
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>
