--------------------------------------------------------------------------------
Release 12.2 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.70 2010-06-22, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;

 23462 paths analyzed, 952 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.544ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_21 (SLICE_X95Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X97Y44.D3      net (fanout=14)       0.991   ctrl/gen_sync/x<9>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.762ns logic, 5.711ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.628 - 0.701)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X97Y44.D1      net (fanout=17)       0.932   ctrl/gen_sync/y<6>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (1.762ns logic, 5.652ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.AQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X99Y42.A4      net (fanout=14)       0.720   ctrl/gen_sync/x<8>
    SLICE_X99Y42.A       Tilo                  0.094   chip_data_9_OBUF
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X84Y40.C4      net (fanout=66)       1.444   mips_disp/Madd_read_addr_lut<3>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_21
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.762ns logic, 5.647ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_22 (SLICE_X95Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X97Y44.D3      net (fanout=14)       0.991   ctrl/gen_sync/x<9>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.762ns logic, 5.711ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.628 - 0.701)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X97Y44.D1      net (fanout=17)       0.932   ctrl/gen_sync/y<6>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (1.762ns logic, 5.652ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.AQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X99Y42.A4      net (fanout=14)       0.720   ctrl/gen_sync/x<8>
    SLICE_X99Y42.A       Tilo                  0.094   chip_data_9_OBUF
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X84Y40.C4      net (fanout=66)       1.444   mips_disp/Madd_read_addr_lut<3>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_22
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.762ns logic, 5.647ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_23 (SLICE_X95Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_9 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_9 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.BQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_9
    SLICE_X97Y44.D3      net (fanout=14)       0.991   ctrl/gen_sync/x<9>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.762ns logic, 5.711ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.628 - 0.701)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X97Y44.D1      net (fanout=17)       0.932   ctrl/gen_sync/y<6>
    SLICE_X97Y44.D       Tilo                  0.094   mips_disp/read_addr<5>
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X84Y40.C6      net (fanout=66)       1.237   mips_disp/read_addr<5>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (1.762ns logic, 5.652ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.AQ      Tcko                  0.450   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X99Y42.A4      net (fanout=14)       0.720   ctrl/gen_sync/x<8>
    SLICE_X99Y42.A       Tilo                  0.094   chip_data_9_OBUF
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X84Y40.C4      net (fanout=66)       1.444   mips_disp/Madd_read_addr_lut<3>
    SLICE_X84Y40.C       Tilo                  0.094   N57
                                                       mips_disp/Mram_block_colors4_RAMC
    SLICE_X89Y41.B1      net (fanout=1)        1.010   N57
    SLICE_X89Y41.B       Tilo                  0.094   write_ctrl6
                                                       inst_LPM_MUX2_82
    SLICE_X93Y43.D2      net (fanout=1)        1.123   inst_LPM_MUX2_82
    SLICE_X93Y43.CMUX    Topdc                 0.389   inst_LPM_MUX2_10
                                                       inst_LPM_MUX2_4
                                                       inst_LPM_MUX2_2_f7
    SLICE_X95Y44.A3      net (fanout=1)        0.745   vga_rgb<4>
    SLICE_X95Y44.A       Tilo                  0.094   ctrl/make_chip_data/pixel<15>
                                                       _AUX_1<16>2
    SLICE_X95Y42.SR      net (fanout=2)        0.605   N281
    SLICE_X95Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<23>
                                                       ctrl/make_chip_data/pixel_23
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.762ns logic, 5.647ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point step_button_unit/debounce/state/q_0 (SLICE_X56Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step_button_unit/sync/ff3/q_0 (FF)
  Destination:          step_button_unit/debounce/state/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.486 - 0.452)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: step_button_unit/sync/ff3/q_0 to step_button_unit/debounce/state/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y43.AQ      Tcko                  0.433   step_button_unit/sync/ff3/q<0>
                                                       step_button_unit/sync/ff3/q_0
    SLICE_X56Y43.A6      net (fanout=1)        0.279   step_button_unit/sync/ff3/q<0>
    SLICE_X56Y43.CLK     Tah         (-Th)     0.219   step_button_unit/debounce/state/q<0>
                                                       step_button_unit/debounce/next_state_d<0>1
                                                       step_button_unit/debounce/state/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.214ns logic, 0.279ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_26 (SLICE_X27Y69.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/sda_shift_25 (FF)
  Destination:          i2c_controller/sda_shift_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/sda_shift_25 to i2c_controller/sda_shift_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.BQ      Tcko                  0.414   i2c_controller/sda_shift<27>
                                                       i2c_controller/sda_shift_25
    SLICE_X27Y69.C6      net (fanout=1)        0.272   i2c_controller/sda_shift<25>
    SLICE_X27Y69.CLK     Tah         (-Th)     0.195   i2c_controller/sda_shift<27>
                                                       i2c_controller/sda_shift_mux0000<1>1
                                                       i2c_controller/sda_shift_26
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.219ns logic, 0.272ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point trap_button_unit/debounce/state/q_1 (SLICE_X57Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trap_button_unit/debounce/state/q_0 (FF)
  Destination:          trap_button_unit/debounce/state/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.153 - 0.130)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: trap_button_unit/debounce/state/q_0 to trap_button_unit/debounce/state/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.CQ      Tcko                  0.433   trap_button_unit/debounce/state/q<0>
                                                       trap_button_unit/debounce/state/q_0
    SLICE_X57Y55.AX      net (fanout=6)        0.323   trap_button_unit/debounce/state/q<0>
    SLICE_X57Y55.CLK     Tckdi       (-Th)     0.229   trap_button_unit/debounce/state/q<1>
                                                       trap_button_unit/debounce/state/q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.204ns logic, 0.323ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: step_button_unit/sync/ff3/q<0>/CLK
  Logical resource: step_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X60Y43.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: step_button_unit/sync/ff3/q<0>/CLK
  Logical resource: step_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X60Y43.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: run_button_unit/sync/ff3/q<0>/CLK
  Logical resource: run_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.544|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23462 paths, 0 nets, and 1531 connections

Design statistics:
   Minimum period:   7.544ns{1}   (Maximum frequency: 132.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 27 09:34:09 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 301 MB



