---
layout: archive  
title: "CV"  
permalink: /cv/  
cvurl: 'http://wen-tian-pineapple.github.io/files/updated____CV.pdf'  
author_profile: true  
redirect_from:  
  - /resume  
---

{% include base_path %}  
{% include base_path %}  
[Download CV here](http://wen-tian-pineapple.github.io/files/updated____CV.pdf)

## Education  
======  
**University of Michigan Ann Arbor (UofM), USA**  
- MASTER IN ELECTRICAL ENGINEERING (VLSI track)  
  - GPA: 3.927  
  - Aug. 2022 - May 2024  

**University of California San Diego (UCSD), USA**  
- BACHELOR OF SCIENCE IN COMPUTER ENGINEERING  
  - GPA: 3.917 (Major GPA: 4.0)  
  - Warren College Honors community  
  - Sep. 2020 - Jun. 2022  

**Stony Brook University (SBU), USA**  
- BACHELOR OF SCIENCE IN COMPUTER ENGINEERING AND COMPUTER SCIENCE  
  - GPA: 4.0  
  - Honor college community  
  - July 2018 - Aug. 2020  

## Research Experience  
======  

**VLSI CAD Lab & WCSNG Lab, UCSD, USA**  
- **OpenRoad Project** (Jan. 2021 - Aug. 2022)  
  - Improved HPWL (Half-Perimeter Wire Length) calculator to reduce wire length.  
  - Enhanced cell placement to mitigate pin congestion.  
- **Back Scattering Project**  
  - Designed and implemented the testing platform for back-scattering BTLE signal ([ISSCC 2022]).  

**Michigan Integrated Circuit Lab (MICL), UofM, USA**  
- **OpenFASOC Project** (Feb. 2023 - June 2024)  
  - Implemented a special router for power net routing.  
  - Developed reinforcement learning features for new AMS automation tools ([ICCAD 2024], [ISSCC 2024 "Code-a-Chip" Travel Grant Awards]).  
- **GPGPU Simulator Project**  
  - Conducted performance analysis of Nvidiaâ€™s confidential architecture with large language models like LLaMA.  

**EIC Lab, Georgia Institute of Technology, USA**  
- **Freely Interruptible Progressive Large Model Inference Project** (July 2024 - present)  
  - Designed micro-architecture and dataflow for the project ([aim for ASPLOS 2025]).  

## Work Experience  
======  

**RiVAI Technologies, Shenzhen, China**  
- **RTL DESIGN ENGINEER** (Nov. 2024 - Present)  
  - Designed micro-architecture and implemented RTL for ML-ASIC based on RISC-V CPU core.  
  - Optimized chip performance and power consumption.  

**DHC Software, Nanchang, China**  
- **SOFTWARE DEVELOPMENT ENGINEER** (Jun. 2020 - Jun. 2021)  
  - Designed software interfaces and webpages.  
  - Created organ models using Mimics 20.0 and 3-matic. 

## Skills  
======  
- **Computer Architecture**: Out-of-order RISC-V CPU  
- **Programming**: C/C++, Python, Java, LaTeX, bash, makefile, Verilog, SystemVerilog  
- **Digital & Physical Design**: Synopsys DC/Verdi/PrimeTime, Cadence Innovus  

## Honors & Certifications  
======  
- IEEE SSCS "Code-a-Chip" Travel Grant Awards (2024)  
- Dean's List (2022-2023, UofM Ann Arbor)  
- Nvidia Jetson AI Specialist Certificate (2021)  
- CLAD Certification, National Instruments (2021)  
- Provost Honors (2020-2022, UCSD)  
