Loading plugins phase: Elapsed time ==> 1s.681ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -d CY8C5888LTI-LP097 -s D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.773ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.382ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dedo_v01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 dedo_v01.v -verilog
======================================================================

======================================================================
Compiling:  dedo_v01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 dedo_v01.v -verilog
======================================================================

======================================================================
Compiling:  dedo_v01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Sep 13 15:27:14 2017


======================================================================
Compiling:  dedo_v01.v
Program  :   vpp
Options  :    -yv2 -q10 dedo_v01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Sep 13 15:27:14 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Users\growo\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dedo_v01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\growo\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\growo\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dedo_v01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Sep 13 15:27:15 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\growo\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  dedo_v01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Sep 13 15:27:17 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\growo\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\ADC_tension:ADC_SAR\' to set csattribute 'placement_force' on '\ADC_tension:ADC_SAR\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_15
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_11
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\DirCounter:Net_1129\
	\DirCounter:Cnt16:Net_82\
	\DirCounter:Cnt16:Net_95\
	\DirCounter:Cnt16:Net_91\
	\DirCounter:Cnt16:Net_102\
	\DirCounter:Cnt16:CounterUDB:ctrl_cmod_2\
	\DirCounter:Cnt16:CounterUDB:ctrl_cmod_1\
	\DirCounter:Cnt16:CounterUDB:ctrl_cmod_0\
	\Timer_ha:Net_260\
	Net_40
	Net_43
	\Timer_ha:Net_53\
	\Timer_ha:TimerUDB:ctrl_ten\
	\Timer_ha:TimerUDB:ctrl_tmode_1\
	\Timer_ha:TimerUDB:ctrl_tmode_0\
	\Timer_ha:TimerUDB:ctrl_ic_1\
	\Timer_ha:TimerUDB:ctrl_ic_0\
	\Timer_ha:Net_102\
	\Timer_ha:Net_266\


Deleted 45 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__ENABLE_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__ENABLE_net_0
Aliasing \ADC:Net_381\ to zero
Aliasing tmpOE__pote_PIN_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__SPEED_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__DIR_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__BRAKEn_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__HA_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__HB_net_0 to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__ENABLE_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__ENABLE_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__ENABLE_net_0
Aliasing Net_22 to zero
Aliasing tmpOE__button_PIN_net_0 to tmpOE__ENABLE_net_0
Aliasing tmpOE__led_PIN_net_0 to tmpOE__ENABLE_net_0
Aliasing \ADC_tension:vp_ctl_0\ to zero
Aliasing \ADC_tension:vp_ctl_2\ to zero
Aliasing \ADC_tension:vn_ctl_1\ to zero
Aliasing \ADC_tension:vn_ctl_3\ to zero
Aliasing \ADC_tension:vp_ctl_1\ to zero
Aliasing \ADC_tension:vp_ctl_3\ to zero
Aliasing \ADC_tension:vn_ctl_0\ to zero
Aliasing \ADC_tension:vn_ctl_2\ to zero
Aliasing \ADC_tension:soc\ to zero
Aliasing \ADC_tension:Net_381\ to zero
Aliasing tmpOE__tension_PIN_net_0 to tmpOE__ENABLE_net_0
Aliasing \DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:underflow\ to \DirCounter:Cnt16:CounterUDB:status_1\
Aliasing \DirCounter:Cnt16:CounterUDB:tc_i\ to \DirCounter:Cnt16:CounterUDB:reload_tc\
Aliasing \DirCounter:bQuadDec:status_4\ to zero
Aliasing \DirCounter:bQuadDec:status_5\ to zero
Aliasing \DirCounter:bQuadDec:status_6\ to zero
Aliasing \DirCounter:Net_1229\ to tmpOE__ENABLE_net_0
Aliasing \VDAC8_Speed:Net_83\ to zero
Aliasing \VDAC8_Speed:Net_81\ to zero
Aliasing \VDAC8_Speed:Net_82\ to zero
Aliasing \Timer_ha:TimerUDB:ctrl_cmode_1\ to tmpOE__ENABLE_net_0
Aliasing \Timer_ha:TimerUDB:ctrl_cmode_0\ to tmpOE__ENABLE_net_0
Aliasing \Timer_ha:TimerUDB:trigger_enable\ to tmpOE__ENABLE_net_0
Aliasing \Timer_ha:TimerUDB:status_6\ to zero
Aliasing \Timer_ha:TimerUDB:status_5\ to zero
Aliasing \Timer_ha:TimerUDB:status_4\ to zero
Aliasing \Timer_ha:TimerUDB:status_0\ to \Timer_ha:TimerUDB:tc_i\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \DirCounter:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Timer_ha:TimerUDB:hwEnable_reg\\D\ to \Timer_ha:TimerUDB:run_mode\
Aliasing \Timer_ha:TimerUDB:capture_out_reg_i\\D\ to \Timer_ha:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \ADC:vp_ctl_0\[13] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_2\[14] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_1\[15] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_3\[16] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_1\[17] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_3\[18] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_0\[19] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_2\[20] = zero[2]
Removing Rhs of wire \ADC:Net_188\[23] = \ADC:Net_221\[24]
Removing Lhs of wire \ADC:soc\[30] = zero[2]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[48] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \ADC:Net_381\[63] = zero[2]
Removing Lhs of wire tmpOE__pote_PIN_net_0[71] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__SPEED_net_0[77] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__DIR_net_0[84] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__BRAKEn_net_0[90] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__HA_net_0[96] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__HB_net_0[102] = tmpOE__ENABLE_net_0[1]
Removing Rhs of wire Net_16[110] = \UART:BUART:rx_interrupt_out\[129]
Removing Lhs of wire \UART:Net_61\[111] = \UART:Net_9\[108]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[115] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[116] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[117] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[118] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[119] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[120] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[121] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[122] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[133] = \UART:BUART:tx_bitclk_dp\[169]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[179] = \UART:BUART:tx_counter_dp\[170]
Removing Lhs of wire \UART:BUART:tx_status_6\[180] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[181] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[182] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[184] = \UART:BUART:tx_fifo_empty\[147]
Removing Lhs of wire \UART:BUART:tx_status_3\[186] = \UART:BUART:tx_fifo_notfull\[146]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[246] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[254] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[256] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[266]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[257] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[282]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[258] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[296]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[259] = \UART:BUART:sRX:s23Poll:MODIN1_1\[260]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[260] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[261] = \UART:BUART:sRX:s23Poll:MODIN1_0\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[262] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[268] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[269] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[270] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[271] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[272] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[273] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[274] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[275] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[276] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[277] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[278] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[279] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[284] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[285] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[286] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[287] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[288] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[289] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[290] = \UART:BUART:pollcount_1\[252]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[291] = \UART:BUART:pollcount_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[292] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[293] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[300] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[301] = \UART:BUART:rx_parity_error_status\[302]
Removing Rhs of wire \UART:BUART:rx_status_3\[303] = \UART:BUART:rx_stop_bit_error\[304]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[314] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[363]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[318] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[385]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[319] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[320] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[321] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[322] = \UART:BUART:sRX:MODIN4_6\[323]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[323] = \UART:BUART:rx_count_6\[241]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[324] = \UART:BUART:sRX:MODIN4_5\[325]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[325] = \UART:BUART:rx_count_5\[242]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[326] = \UART:BUART:sRX:MODIN4_4\[327]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[327] = \UART:BUART:rx_count_4\[243]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[328] = \UART:BUART:sRX:MODIN4_3\[329]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[329] = \UART:BUART:rx_count_3\[244]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[330] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[331] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[332] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[333] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[334] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[335] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[336] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[337] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[338] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[339] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[340] = \UART:BUART:rx_count_6\[241]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[341] = \UART:BUART:rx_count_5\[242]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[342] = \UART:BUART:rx_count_4\[243]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[343] = \UART:BUART:rx_count_3\[244]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[344] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[345] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[346] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[347] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[348] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[349] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[350] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[365] = \UART:BUART:rx_postpoll\[200]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[366] = \UART:BUART:rx_parity_bit\[317]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[367] = \UART:BUART:rx_postpoll\[200]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[368] = \UART:BUART:rx_parity_bit\[317]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[369] = \UART:BUART:rx_postpoll\[200]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[370] = \UART:BUART:rx_parity_bit\[317]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[372] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[373] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[371]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[374] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[371]
Removing Lhs of wire tmpOE__Rx_1_net_0[396] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[401] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire Net_22[408] = zero[2]
Removing Rhs of wire Net_690[410] = \Timer_ha:TimerUDB:capture_out_reg_i\[719]
Removing Lhs of wire tmpOE__button_PIN_net_0[416] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire tmpOE__led_PIN_net_0[423] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \ADC_tension:vp_ctl_0\[433] = zero[2]
Removing Lhs of wire \ADC_tension:vp_ctl_2\[434] = zero[2]
Removing Lhs of wire \ADC_tension:vn_ctl_1\[435] = zero[2]
Removing Lhs of wire \ADC_tension:vn_ctl_3\[436] = zero[2]
Removing Lhs of wire \ADC_tension:vp_ctl_1\[437] = zero[2]
Removing Lhs of wire \ADC_tension:vp_ctl_3\[438] = zero[2]
Removing Lhs of wire \ADC_tension:vn_ctl_0\[439] = zero[2]
Removing Lhs of wire \ADC_tension:vn_ctl_2\[440] = zero[2]
Removing Rhs of wire \ADC_tension:Net_188\[443] = \ADC_tension:Net_221\[444]
Removing Lhs of wire \ADC_tension:soc\[450] = zero[2]
Removing Lhs of wire \ADC_tension:Net_381\[476] = zero[2]
Removing Lhs of wire tmpOE__tension_PIN_net_0[478] = tmpOE__ENABLE_net_0[1]
Removing Rhs of wire \DirCounter:Net_1275\[489] = \DirCounter:Cnt16:Net_49\[490]
Removing Rhs of wire \DirCounter:Net_1275\[489] = \DirCounter:Cnt16:CounterUDB:tc_reg_i\[546]
Removing Lhs of wire \DirCounter:Cnt16:Net_89\[492] = \DirCounter:Net_1251\[493]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\[502] = zero[2]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\[503] = zero[2]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:ctrl_enable\[515] = \DirCounter:Cnt16:CounterUDB:control_7\[507]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:capt_rising\[517] = zero[2]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:capt_falling\[518] = \DirCounter:Cnt16:CounterUDB:prevCapture\[516]
Removing Rhs of wire \DirCounter:Net_1260\[522] = \DirCounter:bQuadDec:state_2\[644]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:final_enable\[524] = \DirCounter:Cnt16:CounterUDB:control_7\[507]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:counter_enable\[525] = \DirCounter:Cnt16:CounterUDB:control_7\[507]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_0\[526] = \DirCounter:Cnt16:CounterUDB:cmp_out_status\[527]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_1\[528] = \DirCounter:Cnt16:CounterUDB:per_zero\[529]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_2\[530] = \DirCounter:Cnt16:CounterUDB:overflow_status\[531]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_3\[532] = \DirCounter:Cnt16:CounterUDB:underflow_status\[533]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:status_4\[534] = \DirCounter:Cnt16:CounterUDB:hwCapture\[520]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_5\[535] = \DirCounter:Cnt16:CounterUDB:fifo_full\[536]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:status_6\[537] = \DirCounter:Cnt16:CounterUDB:fifo_nempty\[538]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:overflow\[540] = \DirCounter:Cnt16:CounterUDB:per_FF\[541]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:underflow\[542] = \DirCounter:Cnt16:CounterUDB:status_1\[528]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:tc_i\[545] = \DirCounter:Cnt16:CounterUDB:reload_tc\[523]
Removing Rhs of wire \DirCounter:Cnt16:CounterUDB:cmp_out_i\[547] = \DirCounter:Cnt16:CounterUDB:cmp_equal\[548]
Removing Rhs of wire \DirCounter:Net_1264\[551] = \DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\[550]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:dp_dir\[555] = \DirCounter:Net_1251\[493]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:cs_addr_2\[556] = \DirCounter:Net_1251\[493]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:cs_addr_1\[557] = \DirCounter:Cnt16:CounterUDB:count_enable\[554]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:cs_addr_0\[558] = \DirCounter:Cnt16:CounterUDB:reload\[521]
Removing Lhs of wire \DirCounter:Net_1290\[635] = \DirCounter:Net_1275\[489]
Removing Lhs of wire \DirCounter:bQuadDec:index_filt\[642] = \DirCounter:Net_1232\[643]
Removing Lhs of wire \DirCounter:Net_1232\[643] = tmpOE__ENABLE_net_0[1]
Removing Rhs of wire \DirCounter:bQuadDec:error\[645] = \DirCounter:bQuadDec:state_3\[646]
Removing Lhs of wire \DirCounter:bQuadDec:status_0\[649] = \DirCounter:Net_530\[650]
Removing Lhs of wire \DirCounter:bQuadDec:status_1\[651] = \DirCounter:Net_611\[652]
Removing Lhs of wire \DirCounter:bQuadDec:status_2\[653] = \DirCounter:Net_1260\[522]
Removing Lhs of wire \DirCounter:bQuadDec:status_3\[654] = \DirCounter:bQuadDec:error\[645]
Removing Lhs of wire \DirCounter:bQuadDec:status_4\[655] = zero[2]
Removing Lhs of wire \DirCounter:bQuadDec:status_5\[656] = zero[2]
Removing Lhs of wire \DirCounter:bQuadDec:status_6\[657] = zero[2]
Removing Lhs of wire \DirCounter:Net_1229\[662] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \DirCounter:Net_1272\[663] = \DirCounter:Net_1264\[551]
Removing Lhs of wire \VDAC8_Speed:Net_83\[667] = zero[2]
Removing Lhs of wire \VDAC8_Speed:Net_81\[668] = zero[2]
Removing Lhs of wire \VDAC8_Speed:Net_82\[669] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:ctrl_enable\[690] = \Timer_ha:TimerUDB:control_7\[682]
Removing Lhs of wire \Timer_ha:TimerUDB:ctrl_cmode_1\[692] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \Timer_ha:TimerUDB:ctrl_cmode_0\[693] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \Timer_ha:TimerUDB:capt_fifo_load\[710] = \Timer_ha:TimerUDB:tmp_fifo_load\[709]
Removing Rhs of wire \Timer_ha:TimerUDB:run_mode\[711] = \Timer_ha:TimerUDB:hwEnable\[712]
Removing Lhs of wire \Timer_ha:TimerUDB:run_mode\[711] = \Timer_ha:TimerUDB:control_7\[682]
Removing Lhs of wire \Timer_ha:TimerUDB:trigger_enable\[714] = tmpOE__ENABLE_net_0[1]
Removing Lhs of wire \Timer_ha:TimerUDB:tc_i\[716] = \Timer_ha:TimerUDB:status_tc\[713]
Removing Lhs of wire \Timer_ha:TimerUDB:capt_fifo_load_int\[720] = \Timer_ha:TimerUDB:tmp_fifo_load\[709]
Removing Lhs of wire \Timer_ha:TimerUDB:timer_enable\[722] = \Timer_ha:TimerUDB:runmode_enable\[721]
Removing Lhs of wire \Timer_ha:TimerUDB:status_6\[724] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:status_5\[725] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:status_4\[726] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:status_0\[727] = \Timer_ha:TimerUDB:status_tc\[713]
Removing Lhs of wire \Timer_ha:TimerUDB:status_1\[728] = \Timer_ha:TimerUDB:tmp_fifo_load\[709]
Removing Rhs of wire \Timer_ha:TimerUDB:status_2\[729] = \Timer_ha:TimerUDB:fifo_full\[730]
Removing Rhs of wire \Timer_ha:TimerUDB:status_3\[731] = \Timer_ha:TimerUDB:fifo_nempty\[732]
Removing Lhs of wire \Timer_ha:TimerUDB:cs_addr_2\[734] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:cs_addr_1\[735] = \Timer_ha:TimerUDB:trig_reg\[723]
Removing Lhs of wire \Timer_ha:TimerUDB:cs_addr_0\[736] = \Timer_ha:TimerUDB:per_zero\[715]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[914] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[929] = \UART:BUART:rx_bitclk_pre\[235]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[938] = \UART:BUART:rx_parity_error_pre\[312]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[939] = zero[2]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:prevCapture\\D\[944] = zero[2]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:overflow_reg_i\\D\[945] = \DirCounter:Cnt16:CounterUDB:overflow\[540]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:underflow_reg_i\\D\[946] = \DirCounter:Cnt16:CounterUDB:status_1\[528]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:tc_reg_i\\D\[947] = \DirCounter:Cnt16:CounterUDB:reload_tc\[523]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:prevCompare\\D\[948] = \DirCounter:Cnt16:CounterUDB:cmp_out_i\[547]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\[949] = \DirCounter:Cnt16:CounterUDB:cmp_out_i\[547]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:count_stored_i\\D\[950] = \DirCounter:Net_1203\[553]
Removing Lhs of wire \Timer_ha:TimerUDB:capture_last\\D\[956] = Net_787[97]
Removing Lhs of wire \Timer_ha:TimerUDB:tc_reg_i\\D\[959] = \Timer_ha:TimerUDB:status_tc\[713]
Removing Lhs of wire \Timer_ha:TimerUDB:hwEnable_reg\\D\[960] = \Timer_ha:TimerUDB:control_7\[682]
Removing Lhs of wire \Timer_ha:TimerUDB:capture_out_reg_i\\D\[961] = \Timer_ha:TimerUDB:tmp_fifo_load\[709]

------------------------------------------------------
Aliased 0 equations, 209 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ENABLE_net_0' (cost = 0):
tmpOE__ENABLE_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DirCounter:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\DirCounter:Cnt16:CounterUDB:capt_either_edge\ <= (\DirCounter:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\DirCounter:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\DirCounter:Cnt16:CounterUDB:reload_tc\ <= (\DirCounter:Cnt16:CounterUDB:status_1\
	OR \DirCounter:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\DirCounter:Net_1151\' (cost = 0):
\DirCounter:Net_1151\ <= (not \DirCounter:Net_1251\);

Note:  Expanding virtual equation for '\DirCounter:Net_1287\' (cost = 0):
\DirCounter:Net_1287\ <= (not \DirCounter:Net_1264\);

Note:  Expanding virtual equation for '\Timer_ha:TimerUDB:runmode_enable\' (cost = 0):
\Timer_ha:TimerUDB:runmode_enable\ <= (\Timer_ha:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DirCounter:Net_1248\' (cost = 2):
\DirCounter:Net_1248\ <= ((not \DirCounter:Net_1264\ and \DirCounter:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_239 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_239 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_239 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_239 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_239 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \DirCounter:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[23] = \ADC:Net_376\[22]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[199] = \UART:BUART:rx_bitclk\[247]
Removing Lhs of wire \UART:BUART:rx_status_0\[298] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[307] = zero[2]
Removing Lhs of wire \ADC_tension:Net_188\[443] = \ADC_tension:Net_376\[442]
Removing Lhs of wire \DirCounter:Cnt16:CounterUDB:hwCapture\[520] = zero[2]
Removing Lhs of wire \Timer_ha:TimerUDB:trig_reg\[723] = \Timer_ha:TimerUDB:control_7\[682]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[921] = \UART:BUART:tx_ctrl_mark_last\[190]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[933] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[934] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[936] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[937] = \UART:BUART:rx_markspace_pre\[311]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[942] = \UART:BUART:rx_parity_bit\[317]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_239 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_239 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 dedo_v01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.986ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 13 September 2017 15:27:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -d CY8C5888LTI-LP097 dedo_v01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.364ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \DirCounter:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_tension_theACLK'. Fanout=1, Signal=\ADC_tension:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'vel_counter_clk'. Fanout=5, Signal=Net_737
    Digital Clock 4: Automatic-assigning  clock 'control_clk'. Fanout=3, Signal=Net_804
    Digital Clock 5: Automatic-assigning  clock 'control_clk_1'. Fanout=1, Signal=Net_750
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \DirCounter:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: vel_counter_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: vel_counter_clk, EnableOut: Constant 1
    UDB Clk/Enable \DirCounter:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: vel_counter_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: vel_counter_clk, EnableOut: Constant 1
    UDB Clk/Enable \DirCounter:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: vel_counter_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: vel_counter_clk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ha:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: vel_counter_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: vel_counter_clk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: vel_counter_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: vel_counter_clk, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Timer_ha:TimerUDB:capture_last\, Duplicate of \DirCounter:bQuadDec:quad_A_filt\ 
    MacroCell: Name=\Timer_ha:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \Timer_ha:TimerUDB:capture_last\ (fanout=1)

    Removing \DirCounter:Net_1264\, Duplicate of \DirCounter:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\DirCounter:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \DirCounter:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENABLE(0)__PA ,
            pad => ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );

    Pin : Name = pote_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pote_PIN(0)__PA ,
            analog_term => Net_67 ,
            annotation => Net_8 ,
            pad => pote_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED(0)__PA ,
            analog_term => Net_859 ,
            pad => SPEED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR(0)__PA ,
            pad => DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BRAKEn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BRAKEn(0)__PA ,
            pad => BRAKEn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HA(0)__PA ,
            fb => Net_787 ,
            pad => HA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB(0)__PA ,
            fb => Net_788 ,
            pad => HB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_239 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_234 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = button_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => button_PIN(0)__PA ,
            pad => button_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_PIN(0)__PA ,
            pad => led_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = tension_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => tension_PIN(0)__PA ,
            analog_term => Net_27 ,
            pad => tension_PIN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_234, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_234 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_239 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DirCounter:Net_1260\ * 
              !\DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \DirCounter:Net_1203\
        );
        Output = \DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\DirCounter:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1275\ * \DirCounter:Net_1251\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Net_530\ (fanout=1)

    MacroCell: Name=\DirCounter:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1275\ * !\DirCounter:Net_1251\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Net_611\ (fanout=1)

    MacroCell: Name=\Timer_ha:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787 * \DirCounter:bQuadDec:quad_A_filt\
            + Net_787 * !\DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \Timer_ha:TimerUDB:fifo_load_polarized\ (fanout=1)

    MacroCell: Name=\Timer_ha:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ha:TimerUDB:control_7\ * \Timer_ha:TimerUDB:per_zero\
        );
        Output = \Timer_ha:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\DirCounter:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \DirCounter:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\DirCounter:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_788
        );
        Output = \DirCounter:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_239 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_239 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_239 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_239 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_239
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\DirCounter:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + \DirCounter:Net_1251_split\
        );
        Output = \DirCounter:Net_1251\ (fanout=6)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\DirCounter:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Net_1275\ (fanout=2)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\DirCounter:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1251_split\ (fanout=1)

    MacroCell: Name=\DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1203\
        );
        Output = \DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\DirCounter:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:Net_1203\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1203\ (fanout=3)

    MacroCell: Name=\DirCounter:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:error\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1260\ (fanout=10)

    MacroCell: Name=\DirCounter:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\DirCounter:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\DirCounter:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\Timer_ha:TimerUDB:cntr_load\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_ha:TimerUDB:count_6\ * !\Timer_ha:TimerUDB:count_5\ * 
              !\Timer_ha:TimerUDB:count_4\ * !\Timer_ha:TimerUDB:count_3\ * 
              !\Timer_ha:TimerUDB:count_2\ * !\Timer_ha:TimerUDB:count_1\ * 
              \Timer_ha:TimerUDB:count_0\
        );
        Output = \Timer_ha:TimerUDB:cntr_load\ (fanout=2)

    MacroCell: Name=\Timer_ha:TimerUDB:tmp_fifo_load\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_ha:TimerUDB:cntr_load\ * !\Timer_ha:TimerUDB:count_6\ * 
              !\Timer_ha:TimerUDB:count_5\ * !\Timer_ha:TimerUDB:count_4\ * 
              !\Timer_ha:TimerUDB:count_3\ * !\Timer_ha:TimerUDB:count_2\ * 
              !\Timer_ha:TimerUDB:count_1\ * \Timer_ha:TimerUDB:count_0\
        );
        Output = \Timer_ha:TimerUDB:tmp_fifo_load\ (fanout=6)

    MacroCell: Name=Net_690, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ha:TimerUDB:tmp_fifo_load\
        );
        Output = Net_690 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \DirCounter:Net_1251\ ,
            cs_addr_1 => \DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \DirCounter:Cnt16:CounterUDB:reload\ ,
            chain_out => \DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \DirCounter:Net_1251\ ,
            cs_addr_1 => \DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \DirCounter:Cnt16:CounterUDB:reload\ ,
            z0_comb => \DirCounter:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \DirCounter:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \DirCounter:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \DirCounter:Cnt16:CounterUDB:status_5\ ,
            chain_in => \DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
            f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
            chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
            f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
            chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
            f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
            chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
            f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
            z0_comb => \Timer_ha:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_ha:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_ha:TimerUDB:status_2\ ,
            chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_16 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \DirCounter:Net_1260\ ,
            clock => Net_737 ,
            status_6 => \DirCounter:Cnt16:CounterUDB:status_6\ ,
            status_5 => \DirCounter:Cnt16:CounterUDB:status_5\ ,
            status_3 => \DirCounter:Cnt16:CounterUDB:status_3\ ,
            status_2 => \DirCounter:Cnt16:CounterUDB:status_2\ ,
            status_1 => \DirCounter:Cnt16:CounterUDB:status_1\ ,
            status_0 => \DirCounter:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DirCounter:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \DirCounter:bQuadDec:error\ ,
            status_2 => \DirCounter:Net_1260\ ,
            status_1 => \DirCounter:Net_611\ ,
            status_0 => \DirCounter:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_ha:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \Timer_ha:TimerUDB:status_3\ ,
            status_2 => \Timer_ha:TimerUDB:status_2\ ,
            status_1 => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
            status_0 => \Timer_ha:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \DirCounter:Cnt16:CounterUDB:control_7\ ,
            control_6 => \DirCounter:Cnt16:CounterUDB:control_6\ ,
            control_5 => \DirCounter:Cnt16:CounterUDB:control_5\ ,
            control_4 => \DirCounter:Cnt16:CounterUDB:control_4\ ,
            control_3 => \DirCounter:Cnt16:CounterUDB:control_3\ ,
            control_2 => \DirCounter:Cnt16:CounterUDB:control_2\ ,
            control_1 => \DirCounter:Cnt16:CounterUDB:control_1\ ,
            control_0 => \DirCounter:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \Timer_ha:TimerUDB:control_7\ ,
            control_6 => \Timer_ha:TimerUDB:control_6\ ,
            control_5 => \Timer_ha:TimerUDB:control_5\ ,
            control_4 => \Timer_ha:TimerUDB:control_4\ ,
            control_3 => \Timer_ha:TimerUDB:control_3\ ,
            control_2 => \Timer_ha:TimerUDB:control_2\ ,
            control_1 => \Timer_ha:TimerUDB:control_1\ ,
            control_0 => \Timer_ha:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Timer_ha:TimerUDB:sCapCount:counter\
        PORT MAP (
            clock => Net_737 ,
            load => \Timer_ha:TimerUDB:cntr_load\ ,
            enable => \Timer_ha:TimerUDB:fifo_load_polarized\ ,
            count_6 => \Timer_ha:TimerUDB:count_6\ ,
            count_5 => \Timer_ha:TimerUDB:count_5\ ,
            count_4 => \Timer_ha:TimerUDB:count_4\ ,
            count_3 => \Timer_ha:TimerUDB:count_3\ ,
            count_2 => \Timer_ha:TimerUDB:count_2\ ,
            count_1 => \Timer_ha:TimerUDB:count_1\ ,
            count_0 => \Timer_ha:TimerUDB:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_HA
        PORT MAP (
            interrupt => Net_690 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_counter
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =vel_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_761 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_tension:IRQ\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =tensor_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =angle_control_isr
        PORT MAP (
            interrupt => Net_750_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RxInt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   92 :  292 :  384 : 23.96 %
  Total P-terms               :  103 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.085ms
Tech Mapping phase: Elapsed time ==> 1s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(12)][IoId=(1)] : BRAKEn(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DIR(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ENABLE(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : HA(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : HB(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SPEED(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_tension:ADC_SAR\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : button_PIN(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led_PIN(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pote_PIN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : tension_PIN(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_Speed:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 45% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(12)][IoId=(1)] : BRAKEn(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DIR(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ENABLE(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : HA(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : HB(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SPEED(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_tension:ADC_SAR\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : button_PIN(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led_PIN(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pote_PIN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : tension_PIN(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_Speed:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.622ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_859 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_p3_5
    p3_5
  }
  Net: Net_67 {
    p3_7
    agr7_x_p3_7
    agr7
    agl7_x_agr7
    agl7
    agl7_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_27 {
    p3_6
    agr6_x_p3_6
    agr6
    agr6_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC_tension:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_tension:Net_209\ {
  }
  Net: \VDAC8_Speed:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_859
  agr5_x_vidac_3_vout                              -> Net_859
  agr5                                             -> Net_859
  agr5_x_p3_5                                      -> Net_859
  p3_5                                             -> Net_859
  p3_7                                             -> Net_67
  agr7_x_p3_7                                      -> Net_67
  agr7                                             -> Net_67
  agl7_x_agr7                                      -> Net_67
  agl7                                             -> Net_67
  agl7_x_sar_0_vplus                               -> Net_67
  sar_0_vplus                                      -> Net_67
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  p0_4                                             -> \ADC:Net_210\
  p0_4_exvref                                      -> \ADC:Net_210\
  sar_1_vref                                       -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
  p3_6                                             -> Net_27
  agr6_x_p3_6                                      -> Net_27
  agr6                                             -> Net_27
  agr6_x_sar_1_vplus                               -> Net_27
  sar_1_vplus                                      -> Net_27
  sar_1_vrefhi                                     -> \ADC_tension:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_tension:Net_126\
  sar_1_vminus                                     -> \ADC_tension:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.914ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.05
                   Pterms :            4.45
               Macrocells :            2.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.141ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.814ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.17 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_239
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_239 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_239 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_239 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_239 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_239 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_234, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_16 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \DirCounter:Net_1251\ ,
        cs_addr_1 => \DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \DirCounter:Cnt16:CounterUDB:reload\ ,
        chain_out => \DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

count7cell: Name =\Timer_ha:TimerUDB:sCapCount:counter\
    PORT MAP (
        clock => Net_737 ,
        load => \Timer_ha:TimerUDB:cntr_load\ ,
        enable => \Timer_ha:TimerUDB:fifo_load_polarized\ ,
        count_6 => \Timer_ha:TimerUDB:count_6\ ,
        count_5 => \Timer_ha:TimerUDB:count_5\ ,
        count_4 => \Timer_ha:TimerUDB:count_4\ ,
        count_3 => \Timer_ha:TimerUDB:count_3\ ,
        count_2 => \Timer_ha:TimerUDB:count_2\ ,
        count_1 => \Timer_ha:TimerUDB:count_1\ ,
        count_0 => \Timer_ha:TimerUDB:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ha:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787 * \DirCounter:bQuadDec:quad_A_filt\
            + Net_787 * !\DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \Timer_ha:TimerUDB:fifo_load_polarized\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_ha:TimerUDB:tmp_fifo_load\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_ha:TimerUDB:cntr_load\ * !\Timer_ha:TimerUDB:count_6\ * 
              !\Timer_ha:TimerUDB:count_5\ * !\Timer_ha:TimerUDB:count_4\ * 
              !\Timer_ha:TimerUDB:count_3\ * !\Timer_ha:TimerUDB:count_2\ * 
              !\Timer_ha:TimerUDB:count_1\ * \Timer_ha:TimerUDB:count_0\
        );
        Output = \Timer_ha:TimerUDB:tmp_fifo_load\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_ha:TimerUDB:cntr_load\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_ha:TimerUDB:count_6\ * !\Timer_ha:TimerUDB:count_5\ * 
              !\Timer_ha:TimerUDB:count_4\ * !\Timer_ha:TimerUDB:count_3\ * 
              !\Timer_ha:TimerUDB:count_2\ * !\Timer_ha:TimerUDB:count_1\ * 
              \Timer_ha:TimerUDB:count_0\
        );
        Output = \Timer_ha:TimerUDB:cntr_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_788
        );
        Output = \DirCounter:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DirCounter:Net_1260\ * 
              !\DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DirCounter:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \DirCounter:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
        f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
        chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\DirCounter:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \DirCounter:bQuadDec:error\ ,
        status_2 => \DirCounter:Net_1260\ ,
        status_1 => \DirCounter:Net_611\ ,
        status_0 => \DirCounter:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \Timer_ha:TimerUDB:control_7\ ,
        control_6 => \Timer_ha:TimerUDB:control_6\ ,
        control_5 => \Timer_ha:TimerUDB:control_5\ ,
        control_4 => \Timer_ha:TimerUDB:control_4\ ,
        control_3 => \Timer_ha:TimerUDB:control_3\ ,
        control_2 => \Timer_ha:TimerUDB:control_2\ ,
        control_1 => \Timer_ha:TimerUDB:control_1\ ,
        control_0 => \Timer_ha:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DirCounter:Net_530\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1275\ * \DirCounter:Net_1251\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_690, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ha:TimerUDB:tmp_fifo_load\
        );
        Output = Net_690 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DirCounter:Net_611\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1275\ * !\DirCounter:Net_1251\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DirCounter:Net_1275\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
        f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
        chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DirCounter:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:error\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \DirCounter:Net_1203\
        );
        Output = \DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \DirCounter:Cnt16:CounterUDB:control_7\ ,
        control_6 => \DirCounter:Cnt16:CounterUDB:control_6\ ,
        control_5 => \DirCounter:Cnt16:CounterUDB:control_5\ ,
        control_4 => \DirCounter:Cnt16:CounterUDB:control_4\ ,
        control_3 => \DirCounter:Cnt16:CounterUDB:control_3\ ,
        control_2 => \DirCounter:Cnt16:CounterUDB:control_2\ ,
        control_1 => \DirCounter:Cnt16:CounterUDB:control_1\ ,
        control_0 => \DirCounter:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \DirCounter:Net_1251\ ,
        cs_addr_1 => \DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \DirCounter:Cnt16:CounterUDB:reload\ ,
        z0_comb => \DirCounter:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \DirCounter:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \DirCounter:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \DirCounter:Cnt16:CounterUDB:status_5\ ,
        chain_in => \DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \DirCounter:Net_1260\ ,
        clock => Net_737 ,
        status_6 => \DirCounter:Cnt16:CounterUDB:status_6\ ,
        status_5 => \DirCounter:Cnt16:CounterUDB:status_5\ ,
        status_3 => \DirCounter:Cnt16:CounterUDB:status_3\ ,
        status_2 => \DirCounter:Cnt16:CounterUDB:status_2\ ,
        status_1 => \DirCounter:Cnt16:CounterUDB:status_1\ ,
        status_0 => \DirCounter:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Net_1203\
        );
        Output = \DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DirCounter:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_B_filt\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DirCounter:Net_1203\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:Net_1203\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              \DirCounter:bQuadDec:state_0\
            + !\DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
        f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
        chain_out => \Timer_ha:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_ha:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DirCounter:Net_1251\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              !\DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + \DirCounter:Net_1251\ * !\DirCounter:Net_1260\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + \DirCounter:Net_1251_split\
        );
        Output = \DirCounter:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_ha:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ha:TimerUDB:control_7\ * \Timer_ha:TimerUDB:per_zero\
        );
        Output = \Timer_ha:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DirCounter:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_0\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:error\ * \DirCounter:bQuadDec:state_1\
            + !\DirCounter:Net_1260\ * \DirCounter:bQuadDec:quad_A_filt\ * 
              \DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
            + \DirCounter:bQuadDec:quad_A_filt\ * 
              !\DirCounter:bQuadDec:quad_B_filt\ * 
              !\DirCounter:bQuadDec:error\ * !\DirCounter:bQuadDec:state_1\ * 
              !\DirCounter:bQuadDec:state_0\
        );
        Output = \DirCounter:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_ha:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \Timer_ha:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_ha:TimerUDB:per_zero\ ,
        f0_load => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
        z0_comb => \Timer_ha:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_ha:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_ha:TimerUDB:status_2\ ,
        chain_in => \Timer_ha:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ha:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_ha:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \Timer_ha:TimerUDB:status_3\ ,
        status_2 => \Timer_ha:TimerUDB:status_2\ ,
        status_1 => \Timer_ha:TimerUDB:tmp_fifo_load\ ,
        status_0 => \Timer_ha:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =RxInt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_tension:IRQ\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =angle_control_isr
        PORT MAP (
            interrupt => Net_750_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_HA
        PORT MAP (
            interrupt => Net_690 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_761 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_counter
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =tensor_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =vel_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =button_PIN
        PORT MAP (
            in_clock_en => tmpOE__ENABLE_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__ENABLE_net_0 ,
            out_reset => zero ,
            interrupt => Net_761 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "fa76ee6e-81d2-4a3a-a6ab-0835caa42ba1"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = led_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_PIN(0)__PA ,
        pad => led_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = button_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => button_PIN(0)__PA ,
        pad => button_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HA(0)__PA ,
        fb => Net_787 ,
        pad => HA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB(0)__PA ,
        fb => Net_788 ,
        pad => HB(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = SPEED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED(0)__PA ,
        analog_term => Net_859 ,
        pad => SPEED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = tension_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => tension_PIN(0)__PA ,
        analog_term => Net_27 ,
        pad => tension_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pote_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pote_PIN(0)__PA ,
        analog_term => Net_67 ,
        annotation => Net_8 ,
        pad => pote_PIN(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = BRAKEn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BRAKEn(0)__PA ,
        pad => BRAKEn(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR(0)__PA ,
        pad => DIR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENABLE(0)__PA ,
        pad => ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_239 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_234 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_376\ ,
            dclk_0 => \ADC:Net_376_local\ ,
            dclk_glb_1 => \ADC_tension:Net_376\ ,
            dclk_1 => \ADC_tension:Net_376_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_737 ,
            dclk_3 => Net_737_local ,
            dclk_glb_4 => Net_804 ,
            dclk_4 => Net_804_local ,
            dclk_glb_5 => Net_750 ,
            dclk_5 => Net_750_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_Speed:viDAC8\
        PORT MAP (
            vout => Net_859 ,
            iout => \VDAC8_Speed:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_67 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC:Net_376_local\ ,
            irq => \ADC:Net_252\ ,
            next => Net_6 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_3 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_tension:ADC_SAR\
        PORT MAP (
            vplus => Net_27 ,
            vminus => \ADC_tension:Net_126\ ,
            ext_pin => \ADC_tension:Net_209\ ,
            vrefhi_out => \ADC_tension:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC_tension:Net_376_local\ ,
            irq => \ADC_tension:Net_252\ ,
            next => Net_33 ,
            data_out_udb_11 => \ADC_tension:Net_207_11\ ,
            data_out_udb_10 => \ADC_tension:Net_207_10\ ,
            data_out_udb_9 => \ADC_tension:Net_207_9\ ,
            data_out_udb_8 => \ADC_tension:Net_207_8\ ,
            data_out_udb_7 => \ADC_tension:Net_207_7\ ,
            data_out_udb_6 => \ADC_tension:Net_207_6\ ,
            data_out_udb_5 => \ADC_tension:Net_207_5\ ,
            data_out_udb_4 => \ADC_tension:Net_207_4\ ,
            data_out_udb_3 => \ADC_tension:Net_207_3\ ,
            data_out_udb_2 => \ADC_tension:Net_207_2\ ,
            data_out_udb_1 => \ADC_tension:Net_207_1\ ,
            data_out_udb_0 => \ADC_tension:Net_207_0\ ,
            eof_udb => Net_30 );
        Properties:
        {
            cy_registers = ""
            placement_force = "F(SAR,1)"
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------------
   0 |   4 |       |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |      led_PIN(0) | 
     |   2 |     * |   FALLING |      RES_PULL_UP |   button_PIN(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           HA(0) | FB(Net_787)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           HB(0) | FB(Net_788)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |        SPEED(0) | Analog(Net_859)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  tension_PIN(0) | Analog(Net_27)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     pote_PIN(0) | Analog(Net_67)
-----+-----+-------+-----------+------------------+-----------------+----------------------
  12 |   1 |     * |      NONE |         CMOS_OUT |       BRAKEn(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          DIR(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       ENABLE(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_239)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_234)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.269ms
Digital Placement phase: Elapsed time ==> 8s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "dedo_v01_r.vh2" --pcf-path "dedo_v01.pco" --des-name "dedo_v01" --dsf-path "dedo_v01.dsf" --sdc-path "dedo_v01.sdc" --lib-path "dedo_v01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.810ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dedo_v01_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.713ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.975ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 24s.994ms
API generation phase: Elapsed time ==> 9s.302ms
Dependency generation phase: Elapsed time ==> 0s.155ms
Cleanup phase: Elapsed time ==> 0s.011ms
