
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003558                       # Number of seconds simulated
sim_ticks                                  3557970351                       # Number of ticks simulated
final_tick                               533122350288                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71084                       # Simulator instruction rate (inst/s)
host_op_rate                                    89960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 124804                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888340                       # Number of bytes of host memory used
host_seconds                                 28508.45                       # Real time elapsed on the host
sim_insts                                  2026497467                       # Number of instructions simulated
sim_ops                                    2564617216                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       262912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        97792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               364032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       127360                       # Number of bytes written to this memory
system.physmem.bytes_written::total            127360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2054                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          764                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2844                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             995                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  995                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       359756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73893814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       575609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27485333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102314512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       359756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       575609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             935365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35795689                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35795689                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35795689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       359756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73893814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       575609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27485333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138110201                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8532304                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3107574                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550352                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202465                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1270920                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203625                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314660                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8835                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17034265                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3107574                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518285                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082751                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        686419                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564688                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80275                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8421679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.486427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4763192     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365966      4.35%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318546      3.78%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342836      4.07%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300930      3.57%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154999      1.84%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101807      1.21%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268461      3.19%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1804942     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8421679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364213                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996444                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369119                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       642747                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477901                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55561                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876342                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507499                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1158                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20202035                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876342                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536327                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         288494                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79784                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362466                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278258                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19514640                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          500                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174202                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27091029                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90964001                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90964001                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10284031                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3365                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1768                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739600                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25701                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       304620                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18405193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14769238                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28703                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6128245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18728637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8421679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753717                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3007059     35.71%     35.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1787100     21.22%     56.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1187260     14.10%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761788      9.05%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756588      8.98%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442573      5.26%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337850      4.01%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75751      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65710      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8421679                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108022     69.07%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21318     13.63%     82.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27052     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136978     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200389      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579536     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850738      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14769238                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.730979                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156397                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010589                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38145253                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24536926                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14352442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925635                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26711                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710305                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226785                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876342                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         214283                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16019                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18408557                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939510                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006685                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1766                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236922                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14509761                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486327                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259475                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312559                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826232                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700568                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14367118                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14352442                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356476                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26107939                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682130                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358377                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6169564                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204632                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7545337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3020347     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042059     27.06%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835228     11.07%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429070      5.69%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366707      4.86%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180648      2.39%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199657      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101376      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370245      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7545337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370245                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25583983                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37695075                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 110625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853230                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853230                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172016                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172016                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65520831                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19673691                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18960186                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8532304                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3210379                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2619999                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215520                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1362605                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1263165                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331684                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9553                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3328225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17443929                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3210379                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1594849                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3781844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122404                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        486683                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1620439                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8501876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4720032     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          310655      3.65%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          462403      5.44%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          322166      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          225621      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220070      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134588      1.58%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          284529      3.35%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1821812     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8501876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376262                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044457                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3422412                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       511159                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3610451                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52904                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904944                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539781                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20896629                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904944                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3615150                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50807                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       184758                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3466748                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279464                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20268922                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115603                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28428099                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94358743                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94358743                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17464722                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10963377                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1741                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           835265                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1861678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       949542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11301                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       310216                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18883253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15072924                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29824                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6317461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19339601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8501876                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3043310     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1689133     19.87%     55.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1243625     14.63%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818369      9.63%     79.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816681      9.61%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       395479      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349771      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65375      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80133      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8501876                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82045     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16226     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16925     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12606911     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190038      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1735      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1484066      9.85%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       790174      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15072924                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766571                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115196                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38792744                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25204233                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14652797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15188120                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47225                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       726703                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          667                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227809                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904944                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26684                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5000                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18886732                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1861678                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       949542                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1741                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248045                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14794089                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1385287                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278835                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2156349                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2101208                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771062                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733891                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14659389                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14652797                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9492635                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26978062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717332                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351865                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10154552                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12517109                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6369656                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217089                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7596932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2911840     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2172479     28.60%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       821199     10.81%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458775      6.04%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390537      5.14%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       174902      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167082      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114187      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       385931      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7596932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10154552                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12517109                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856708                       # Number of memory references committed
system.switch_cpus1.commit.loads              1134975                       # Number of loads committed
system.switch_cpus1.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1816127                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11268616                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       385931                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26097766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38679049                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10154552                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12517109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10154552                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840244                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840244                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66445026                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20383895                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19199694                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3472                       # number of misc regfile writes
system.l2.replacements                           2844                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           752464                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11036                       # Sample count of references to valid blocks.
system.l2.avg_refs                          68.182675                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            75.184425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.854005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1056.940114                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.569162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    388.173946                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4604.369394                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2041.908954                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.129021                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001901                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.047385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.562057                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.249256                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7774                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2637                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10411                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2584                       # number of Writeback hits
system.l2.Writeback_hits::total                  2584                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7774                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2637                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10411                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7774                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2637                       # number of overall hits
system.l2.overall_hits::total                   10411                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2054                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          764                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2844                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          764                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2844                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2054                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          764                       # number of overall misses
system.l2.overall_misses::total                  2844                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     98545135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       722164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     34156192                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       133854187                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     98545135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       722164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     34156192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        133854187                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     98545135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       722164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     34156192                       # number of overall miss cycles
system.l2.overall_miss_latency::total       133854187                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13255                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2584                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2584                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13255                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13255                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.208995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214561                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.208995                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214561                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.208995                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214561                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47977.183544                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45135.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44707.057592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47065.466596                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47977.183544                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45135.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44707.057592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47065.466596                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47977.183544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45135.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44707.057592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47065.466596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  995                       # number of writebacks
system.l2.writebacks::total                       995                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2054                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2844                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2844                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     86774263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       630831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     29744306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    117522718                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     86774263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       630831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     29744306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    117522718                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     86774263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       630831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     29744306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    117522718                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.208995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214561                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.208995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.208995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214561                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42246.476631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39426.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38932.337696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41323.037271                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42246.476631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39426.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38932.337696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41323.037271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37331.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42246.476631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39426.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38932.337696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41323.037271                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975475                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572338                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821040.614545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564677                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       529135                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       529135                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       529135                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       529135                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564688                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564688                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564688                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564688                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9828                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469703                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10084                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17301.636553                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.783077                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.216923                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897590                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102410                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167913                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167913                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944605                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944605                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944605                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944605                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38015                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38015                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38015                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38015                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38015                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1107465371                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1107465371                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1107465371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1107465371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1107465371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1107465371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982620                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982620                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982620                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982620                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031523                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019174                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019174                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019174                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019174                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29132.325950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29132.325950                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29132.325950                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29132.325950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29132.325950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29132.325950                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1712                       # number of writebacks
system.cpu0.dcache.writebacks::total             1712                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28187                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28187                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9828                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9828                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9828                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9828                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    166466258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    166466258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    166466258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166466258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    166466258                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166466258                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16937.958689                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16937.958689                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16937.958689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16937.958689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16937.958689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16937.958689                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.962557                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007970986                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181755.380952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.962557                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1620421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1620421                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1620421                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1620421                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1620421                       # number of overall hits
system.cpu1.icache.overall_hits::total        1620421                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       879328                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       879328                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       879328                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       879328                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       879328                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       879328                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1620439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1620439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1620439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1620439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1620439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1620439                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48851.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48851.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48851.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48851.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48851.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48851.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       756165                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       756165                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       756165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       756165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       756165                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       756165                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47260.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47260.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47260.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47260.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47260.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47260.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3401                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148917233                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3657                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40721.146568                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.458396                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.541604                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837728                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162272                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1054795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1054795                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718262                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718262                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1736                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1773057                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1773057                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1773057                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1773057                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6956                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6956                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6956                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6956                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6956                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6956                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    190668261                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    190668261                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    190668261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    190668261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    190668261                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    190668261                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1780013                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1780013                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1780013                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1780013                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006551                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003908                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27410.618315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27410.618315                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27410.618315                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27410.618315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27410.618315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27410.618315                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu1.dcache.writebacks::total              872                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3555                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3555                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3401                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3401                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3401                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     57008967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     57008967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     57008967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     57008967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     57008967                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     57008967                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001911                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001911                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16762.413114                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16762.413114                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16762.413114                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16762.413114                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16762.413114                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16762.413114                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
