PPA Report for decoder_hier.v (Module: decoder_hier)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 24
IO Count: 18
Cell Count: 74

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1024.59 MHz
Reg-to-Reg Critical Path Delay: 0.791 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
