PERF_COUNT_HW_CPU_CYCLES,0x0
CYCLES,0x0
CPU-CYCLES,0x0
PERF_COUNT_HW_INSTRUCTIONS,0x1
INSTRUCTIONS,0x1
PERF_COUNT_HW_CACHE_REFERENCES,0x2
CACHE-REFERENCES,0x2
PERF_COUNT_HW_CACHE_MISSES,0x3
CACHE-MISSES,0x3
PERF_COUNT_HW_BRANCH_INSTRUCTIONS,0x4
BRANCH-INSTRUCTIONS,0x4
BRANCHES,0x4
PERF_COUNT_HW_BRANCH_MISSES,0x5
BRANCH-MISSES,0x5
PERF_COUNT_HW_BUS_CYCLES,0x6
BUS-CYCLES,0x6
PERF_COUNT_HW_STALLED_CYCLES_FRONTEND,0x7
STALLED-CYCLES-FRONTEND,0x7
IDLE-CYCLES-FRONTEND,0x7
PERF_COUNT_HW_STALLED_CYCLES_BACKEND,0x8
STALLED-CYCLES-BACKEND,0x8
IDLE-CYCLES-BACKEND,0x8
PERF_COUNT_HW_REF_CPU_CYCLES,0x9
REF-CYCLES,0x9
PERF_COUNT_SW_CPU_CLOCK,0x0
CPU-CLOCK,0x0
PERF_COUNT_SW_TASK_CLOCK,0x1
TASK-CLOCK,0x1
PERF_COUNT_SW_PAGE_FAULTS,0x2
PAGE-FAULTS,0x2
FAULTS,0x2
PERF_COUNT_SW_CONTEXT_SWITCHES,0x3
CONTEXT-SWITCHES,0x3
CS,0x3
PERF_COUNT_SW_CPU_MIGRATIONS,0x4
CPU-MIGRATIONS,0x4
MIGRATIONS,0x4
PERF_COUNT_SW_PAGE_FAULTS_MIN,0x5
MINOR-FAULTS,0x5
PERF_COUNT_SW_PAGE_FAULTS_MAJ,0x6
MAJOR-FAULTS,0x6
PERF_COUNT_SW_CGROUP_SWITCHES,0xb
CGROUP-SWITCHES,0xb
PERF_COUNT_HW_CACHE_L1D.READ,0x10000
PERF_COUNT_HW_CACHE_L1D.WRITE,0x10100
PERF_COUNT_HW_CACHE_L1D.PREFETCH,0x10200
PERF_COUNT_HW_CACHE_L1D.ACCESS,0x0
PERF_COUNT_HW_CACHE_L1D.MISS,0x10000
L1-DCACHE-LOADS,0x0
L1-DCACHE-LOAD-MISSES,0x10000
L1-DCACHE-STORES,0x100
L1-DCACHE-STORE-MISSES,0x10100
L1-DCACHE-PREFETCHES,0x200
L1-DCACHE-PREFETCH-MISSES,0x10200
PERF_COUNT_HW_CACHE_L1I.READ,0x10001
PERF_COUNT_HW_CACHE_L1I.PREFETCH,0x10201
PERF_COUNT_HW_CACHE_L1I.ACCESS,0x1
PERF_COUNT_HW_CACHE_L1I.MISS,0x10001
L1-ICACHE-LOADS,0x1
L1-ICACHE-LOAD-MISSES,0x10001
L1-ICACHE-PREFETCHES,0x201
L1-ICACHE-PREFETCH-MISSES,0x10201
PERF_COUNT_HW_CACHE_LL.READ,0x10002
PERF_COUNT_HW_CACHE_LL.WRITE,0x10102
PERF_COUNT_HW_CACHE_LL.PREFETCH,0x10202
PERF_COUNT_HW_CACHE_LL.ACCESS,0x2
PERF_COUNT_HW_CACHE_LL.MISS,0x10002
LLC-LOADS,0x2
LLC-LOAD-MISSES,0x10002
LLC-STORES,0x102
LLC-STORE-MISSES,0x10102
LLC-PREFETCHES,0x202
LLC-PREFETCH-MISSES,0x10202
PERF_COUNT_HW_CACHE_DTLB.READ,0x10003
PERF_COUNT_HW_CACHE_DTLB.WRITE,0x10103
PERF_COUNT_HW_CACHE_DTLB.PREFETCH,0x10203
PERF_COUNT_HW_CACHE_DTLB.ACCESS,0x3
PERF_COUNT_HW_CACHE_DTLB.MISS,0x10003
DTLB-LOADS,0x3
DTLB-LOAD-MISSES,0x10003
DTLB-STORES,0x103
DTLB-STORE-MISSES,0x10103
DTLB-PREFETCHES,0x203
DTLB-PREFETCH-MISSES,0x10203
PERF_COUNT_HW_CACHE_ITLB.READ,0x10004
PERF_COUNT_HW_CACHE_ITLB.ACCESS,0x4
PERF_COUNT_HW_CACHE_ITLB.MISS,0x10004
ITLB-LOADS,0x4
ITLB-LOAD-MISSES,0x10004
PERF_COUNT_HW_CACHE_BPU.READ,0x10005
PERF_COUNT_HW_CACHE_BPU.ACCESS,0x5
PERF_COUNT_HW_CACHE_BPU.MISS,0x10005
BRANCH-LOADS,0x5
BRANCH-LOAD-MISSES,0x10005
PERF_COUNT_HW_CACHE_NODE.READ,0x10006
PERF_COUNT_HW_CACHE_NODE.WRITE,0x10106
PERF_COUNT_HW_CACHE_NODE.PREFETCH,0x10206
PERF_COUNT_HW_CACHE_NODE.ACCESS,0x6
PERF_COUNT_HW_CACHE_NODE.MISS,0x10006
NODE-LOADS,0x6
NODE-LOAD-MISSES,0x10006
NODE-STORES,0x106
NODE-STORE-MISSES,0x10106
NODE-PREFETCHES,0x206
NODE-PREFETCH-MISSES,0x10206
r0000,0x0
SW_INCR,0x8000000
L1I_CACHE_REFILL,0x8000001
L1I_TLB_REFILL,0x8000002
L1D_CACHE_REFILL,0x8000003
L1D_CACHE,0x8000004
L1D_TLB_REFILL,0x8000005
INST_RETIRED,0x8000008
EXC_TAKEN,0x8000009
EXC_RETURN,0x800000a
CID_WRITE_RETIRED,0x800000b
BR_MIS_PRED,0x8000010
CPU_CYCLES,0x8000011
BR_PRED,0x8000012
MEM_ACCESS,0x8000013
L1I_CACHE_ACCESS,0x8000014
L1D_CACHE_WB,0x8000015
L2D_CACHE,0x8000016
L2D_CACHE_REFILL,0x8000017
L2D_CACHE_WB,0x8000018
BUS_ACCESS,0x8000019
MEMORY_ERROR,0x800001a
INST_SPEC,0x800001b
TTBR_WRITE_RETIRED,0x800001c
BUS_MASTER_CYCLE,0x800001d
COUNTER_OVERFLOW,0x800001e
L2D_CACHE_ALLOCATE,0x8000020
BR_RETIRED,0x8000021
BR_MIS_PRED_RETIRED,0x8000022
STALL_FRONTEND,0x8000023
STALL_BACKEND,0x8000024
L1D_TLB,0x8000025
L1I_TLB,0x8000026
L3D_CACHE_ALLOCATE,0x8000029
L3D_CACHE_REFILL,0x800002a
L3D_CACHE,0x800002b
L2D_TLB_REFILL,0x800002d
L2_TLB_REQ,0x800002f
L2D_TLB,0x800002f
REMOTE_ACCESS,0x8000031
DTLB_WALK,0x8000034
ITLB_WALK,0x8000035
LL_CACHE_RD,0x8000036
LL_CACHE_MISS_RD,0x8000037
L1D_CACHE_LMISS_RD,0x8000039
OP_RETIRED,0x800003a
OP_SPEC,0x800003b
STALL,0x800003c
STALL_SLOT_BACKEND,0x800003d
STALL_SLOT_FRONTEND,0x800003e
STALL_SLOT,0x800003f
L1D_CACHE_RD,0x8000040
L1D_CACHE_WR,0x8000041
L1D_CACHE_REFILL_RD,0x8000042
L1D_CACHE_REFILL_WR,0x8000043
L1D_CACHE_REFILL_INNER,0x8000044
L1D_CACHE_REFILL_OUTER,0x8000045
L1D_CACHE_WB_VICTIM,0x8000046
L1D_CACHE_WB_CLEAN,0x8000047
L1D_CACHE_INVAL,0x8000048
L1D_TLB_REFILL_RD,0x800004c
L1D_TLB_REFILL_WR,0x800004d
L1D_TLB_RD,0x800004e
L1D_TLB_WR,0x800004f
L2D_CACHE_RD,0x8000050
L2D_CACHE_WR,0x8000051
L2D_CACHE_REFILL_RD,0x8000052
L2D_CACHE_REFILL_WR,0x8000053
L2D_CACHE_WB_VICTIM,0x8000056
L2D_CACHE_WB_CLEAN,0x8000057
L2D_CACHE_INVAL,0x8000058
L2D_TLB_REFILL_RD,0x800005c
L2D_TLB_REFILL_WR,0x800005d
L2D_TLB_RD,0x800005e
L2D_TLB_WR,0x800005f
BUS_ACCESS_RD,0x8000060
BUS_ACCESS_WR,0x8000061
MEM_ACCESS_RD,0x8000066
MEM_READ_ACCESS,0x8000066
MEM_ACCESS_WR,0x8000067
MEM_WRITE_ACCESS,0x8000067
UNALIGNED_LD_SPEC,0x8000068
UNALIGNED_ST_SPEC,0x8000069
UNALIGNED_LDST_SPEC,0x800006a
UNALIGNED_LDST_ACCESS,0x800006a
LDREX_SPEC,0x800006c
STREX_PASS_SPEC,0x800006d
STREX_FAIL_SPEC,0x800006e
STREX_SPEC,0x800006f
LD_SPEC,0x8000070
ST_SPEC,0x8000071
DP_SPEC,0x8000073
ASE_SPEC,0x8000074
VFP_SPEC,0x8000075
PC_WRITE_SPEC,0x8000076
CRYPTO_SPEC,0x8000077
BR_IMMED_SPEC,0x8000078
BR_RET_SPEC,0x8000079
BR_RETURN_SPEC,0x8000079
BR_INDIRECT_SPEC,0x800007a
ISB_SPEC,0x800007c
DSB_SPEC,0x800007d
DMB_SPEC,0x800007e
EXC_UNDEF,0x8000081
EXC_SVC,0x8000082
EXC_PABORT,0x8000083
EXC_DABORT,0x8000084
EXC_IRQ,0x8000086
EXC_FIQ,0x8000087
EXC_SMC,0x8000088
EXC_HVC,0x800008a
EXC_TRAP_PABORT,0x800008b
EXC_TRAP_DABORT,0x800008c
EXC_TRAP_OTHER,0x800008d
EXC_TRAP_IRQ,0x800008e
EXC_TRAP_FIQ,0x800008f
RC_LD_SPEC,0x8000090
RC_ST_SPEC,0x8000091
L3_CACHE_RD,0x80000a0
SAMPLE_POP,0x8004000
SAMPLE_FEED,0x8004001
SAMPLE_FILTRATE,0x8004002
SAMPLE_COLLISION,0x8004003
CNT_CYCLES,0x8004004
STALL_BACKEND_MEM,0x8004005
L1I_CACHE_LMISS,0x8004006
L2D_CACHE_LMISS_RD,0x8004009
TRB_WRAP,0x800400c
TRCEXTOUT0,0x8004010
TRCEXTOUT1,0x8004011
TRCEXTOUT2,0x8004012
TRCEXTOUT3,0x8004013
CTI_TRIGOUT4,0x8004018
CTI_TRIGOUT5,0x8004019
CTI_TRIGOUT6,0x800401a
CTI_TRIGOUT7,0x800401b
LDST_ALIGN_LAT,0x8004020
LD_ALIGN_LAT,0x8004021
ST_ALIGN_LAT,0x8004022
MEM_ACCESS_CHECKED,0x8004024
MEM_ACCESS_RD_CHECKED,0x8004025
MEM_ACCESS_WR_CHECKED,0x8004026
ASE_INST_SPEC,0x8008005
SVE_INST_SPEC,0x8008006
FP_HP_SPEC,0x8008014
FP_SP_SPEC,0x8008018
FP_DP_SPEC,0x800801c
SVE_PRED_SPEC,0x8008074
SVE_PRED_EMPTY_SPEC,0x8008075
SVE_PRED_FULL_SPEC,0x8008076
SVE_PRED_PARTIAL_SPEC,0x8008077
SVE_PRED_NOT_FULL_SPEC,0x8008079
SVE_LDFF_SPEC,0x80080bc
SVE_LDFF_FAULT_SPEC,0x80080bd
FP_SCALE_OPS_SPEC,0x80080c0
FP_FIXED_OPS_SPEC,0x80080c1
ASE_SVE_INT8_SPEC,0x80080e3
ASE_SVE_INT16_SPEC,0x80080e7
ASE_SVE_INT32_SPEC,0x80080eb
ASE_SVE_INT64_SPEC,0x80080ef
