TOP.SimTop.soc.nutcore.frontend.valid
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_instr
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_pc
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_pnpc
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_exceptionVec_1
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_exceptionVec_12
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_brIdx
TOP.SimTop.soc.nutcore.frontend.idu_io_in_0_bits_r_crossBoundaryFault
TOP.SimTop.soc.nutcore.frontend.ifu.bp1.sp_value
TOP.SimTop.soc.nutcore.frontend.ibf_io_in_q.enq_ptr_value
TOP.SimTop.soc.nutcore.frontend.ibf_io_in_q.deq_ptr_value
TOP.SimTop.soc.nutcore.backend.valid
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_instr
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_pc
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_pnpc
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_exceptionVec_1
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_exceptionVec_2
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_exceptionVec_12
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_1
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_3
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_5
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_7
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_9
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_intrVec_11
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_brIdx
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_cf_crossBoundaryFault
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_ctrl_fuType
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_ctrl_fuOpType
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_ctrl_rfWen
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_ctrl_rfDest
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_ctrl_isNutCoreTrap
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_data_src1
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_data_src2
TOP.SimTop.soc.nutcore.backend.exu_io_in_bits_r_data_imm
TOP.SimTop.soc.nutcore.backend.valid_1
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_cf_instr
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_cf_pc
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_cf_redirect_target
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_cf_redirect_valid
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_ctrl_fuType
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_ctrl_rfWen
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_decode_ctrl_rfDest
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_isMMIO
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_commits_0
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_commits_1
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_commits_2
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_commits_3
TOP.SimTop.soc.nutcore.backend.wbu_io_in_bits_r_isExit
TOP.SimTop.soc.nutcore.backend.isu.rf_1
TOP.SimTop.soc.nutcore.backend.isu.rf_2
TOP.SimTop.soc.nutcore.backend.isu.rf_3
TOP.SimTop.soc.nutcore.backend.isu.rf_4
TOP.SimTop.soc.nutcore.backend.isu.rf_5
TOP.SimTop.soc.nutcore.backend.isu.rf_6
TOP.SimTop.soc.nutcore.backend.isu.rf_7
TOP.SimTop.soc.nutcore.backend.isu.rf_8
TOP.SimTop.soc.nutcore.backend.isu.rf_9
TOP.SimTop.soc.nutcore.backend.isu.rf_10
TOP.SimTop.soc.nutcore.backend.isu.rf_11
TOP.SimTop.soc.nutcore.backend.isu.rf_12
TOP.SimTop.soc.nutcore.backend.isu.rf_13
TOP.SimTop.soc.nutcore.backend.isu.rf_14
TOP.SimTop.soc.nutcore.backend.isu.rf_15
TOP.SimTop.soc.nutcore.backend.isu.rf_16
TOP.SimTop.soc.nutcore.backend.isu.rf_17
TOP.SimTop.soc.nutcore.backend.isu.rf_18
TOP.SimTop.soc.nutcore.backend.isu.rf_19
TOP.SimTop.soc.nutcore.backend.isu.rf_20
TOP.SimTop.soc.nutcore.backend.isu.rf_21
TOP.SimTop.soc.nutcore.backend.isu.rf_22
TOP.SimTop.soc.nutcore.backend.isu.rf_23
TOP.SimTop.soc.nutcore.backend.isu.rf_24
TOP.SimTop.soc.nutcore.backend.isu.rf_25
TOP.SimTop.soc.nutcore.backend.isu.rf_26
TOP.SimTop.soc.nutcore.backend.isu.rf_27
TOP.SimTop.soc.nutcore.backend.isu.rf_28
TOP.SimTop.soc.nutcore.backend.isu.rf_29
TOP.SimTop.soc.nutcore.backend.isu.rf_30
TOP.SimTop.soc.nutcore.backend.isu.rf_31
TOP.SimTop.soc.nutcore.backend.exu.alu.hasIllegalJumpAddr
TOP.SimTop.soc.nutcore.backend.exu.alu.io_jumpIsIllegal_bits_r
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_valid
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_pc
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_isMissPredict
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_actualTarget
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_fuOpType
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_btbType
TOP.SimTop.soc.nutcore.backend.exu.alu.REG_isRVC
TOP.SimTop.soc.nutcore.backend.exu.lsu.atomMemReg
TOP.SimTop.soc.nutcore.backend.exu.mdu.mul.io_out_bits_REG_2
TOP.SimTop.soc.nutcore.backend.exu.mdu.mul.io_out_valid_REG_3
TOP.SimTop.soc.nutcore.backend.exu.csr.priviledgeMode
TOP.SimTop.soc.nutcore.backend.exu.csr.mtvec
TOP.SimTop.soc.nutcore.backend.exu.csr.mcause
TOP.SimTop.soc.nutcore.backend.exu.csr.mtval
TOP.SimTop.soc.nutcore.backend.exu.csr.mepc
TOP.SimTop.soc.nutcore.backend.exu.csr.mie
TOP.SimTop.soc.nutcore.backend.exu.csr.mipReg
TOP.SimTop.soc.nutcore.backend.exu.csr.mstatus
TOP.SimTop.soc.nutcore.backend.exu.csr.medeleg
TOP.SimTop.soc.nutcore.backend.exu.csr.mideleg
TOP.SimTop.soc.nutcore.backend.exu.csr.mscratch
TOP.SimTop.soc.nutcore.backend.exu.csr.stvec
TOP.SimTop.soc.nutcore.backend.exu.csr.satp
TOP.SimTop.soc.nutcore.backend.exu.csr.sepc
TOP.SimTop.soc.nutcore.backend.exu.csr.scause
TOP.SimTop.soc.nutcore.backend.exu.csr.stval
TOP.SimTop.soc.nutcore.backend.exu.csr.sscratch
TOP.SimTop.soc.nutcore.backend.exu.csr.lr
TOP.SimTop.soc.nutcore.backend.exu.csr.lrAddr
TOP.SimTop.soc.nutcore.backend.exu.csr.redirectTargetReg
TOP.SimTop.soc.nutcore.backend.exu.csr.hasIllegalXRET
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_privilegeMode
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mstatus
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_sstatus
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mepc
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_sepc
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mtval
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_stval
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mtvec
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_stvec
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mcause
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_scause
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_satp
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mip
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mie
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mscratch
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_sscratch
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_mideleg
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftest_REG_medeleg
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftestArchEvent_REG_1_valid
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftestArchEvent_REG_1_interrupt
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftestArchEvent_REG_1_exception
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftestArchEvent_REG_1_exceptionPC
TOP.SimTop.soc.nutcore.backend.exu.csr.CSRDiffWrapper.difftestArchEvent_REG_1_exceptionInst
TOP.SimTop.soc.nutcore.backend.exu.diffMod.cycleCnt
TOP.SimTop.soc.nutcore.backend.exu.diffMod.instrCnt
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_valid
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_skip
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_isRVC
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_rfwen
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_wpdest
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_wdest
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_pc
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_instr
TOP.SimTop.soc.nutcore.backend.wbu.DiffInstrCommitWrapper.difftest_REG_special
TOP.SimTop.soc.nutcore.backend.wbu.DiffIntWbWrapper.difftest_REG_valid
TOP.SimTop.soc.nutcore.backend.wbu.DiffIntWbWrapper.difftest_REG_address
TOP.SimTop.soc.nutcore.backend.wbu.DiffIntWbWrapper.difftest_REG_data
TOP.SimTop.soc.nutcore.itlb.r_0
TOP.SimTop.soc.nutcore.itlb.r_1
TOP.SimTop.soc.nutcore.itlb.r_2
TOP.SimTop.soc.nutcore.itlb.r_3
TOP.SimTop.soc.nutcore.itlb.valid
TOP.SimTop.soc.nutcore.itlb.tlbExec_io_in_bits_r_addr
TOP.SimTop.soc.nutcore.itlb.tlbExec_io_in_bits_r_user
TOP.SimTop.soc.nutcore.itlb.tlbExec.memRespStore
TOP.SimTop.soc.nutcore.itlb.tlbExec.REG_2
TOP.SimTop.soc.nutcore.io_imem_cache.reqaddr
TOP.SimTop.soc.nutcore.io_imem_cache.memuser
TOP.SimTop.soc.nutcore.dtlb.r_0
TOP.SimTop.soc.nutcore.dtlb.r_1
TOP.SimTop.soc.nutcore.dtlb.r_2
TOP.SimTop.soc.nutcore.dtlb.r_3
TOP.SimTop.soc.nutcore.dtlb.valid
TOP.SimTop.soc.nutcore.dtlb.tlbExec_io_in_bits_r_addr
TOP.SimTop.soc.nutcore.dtlb.tlbExec_io_in_bits_r_size
TOP.SimTop.soc.nutcore.dtlb.tlbExec_io_in_bits_r_cmd
TOP.SimTop.soc.nutcore.dtlb.tlbExec_io_in_bits_r_wmask
TOP.SimTop.soc.nutcore.dtlb.tlbExec_io_in_bits_r_wdata
TOP.SimTop.soc.nutcore.dtlb.valid_1
TOP.SimTop.soc.nutcore.dtlb.tlbEmpty_io_in_bits_r_addr
TOP.SimTop.soc.nutcore.dtlb.tlbEmpty_io_in_bits_r_size
TOP.SimTop.soc.nutcore.dtlb.tlbEmpty_io_in_bits_r_cmd
TOP.SimTop.soc.nutcore.dtlb.tlbEmpty_io_in_bits_r_wmask
TOP.SimTop.soc.nutcore.dtlb.tlbEmpty_io_in_bits_r_wdata
TOP.SimTop.soc.nutcore.dtlb.tlbExec.io_pf_loadPF_REG
TOP.SimTop.soc.nutcore.dtlb.tlbExec.io_pf_storePF_REG
TOP.SimTop.soc.nutcore.dtlb.tlbExec.io_pf_laf_REG
TOP.SimTop.soc.nutcore.dtlb.tlbExec.io_pf_saf_REG
TOP.SimTop.soc.nutcore.dtlb.tlbExec.memRespStore
TOP.SimTop.soc.nutcore.dtlb.tlbExec.REG_1
TOP.SimTop.soc.nutcore.dtlb.tlbExec.REG_2
TOP.SimTop.soc.nutcore.io_dmem_cache.reqaddr
TOP.SimTop.soc.nutcore.io_dmem_cache.cmd
TOP.SimTop.soc.nutcore.io_dmem_cache.size
TOP.SimTop.soc.nutcore.io_dmem_cache.wdata
TOP.SimTop.soc.nutcore.io_dmem_cache.wmask
TOP.SimTop.soc.clint.io_in_r_valid_r
TOP.SimTop.soc.clint.io_in_b_valid_r
TOP.SimTop.soc.clint.io_extra_mtip_REG
TOP.SimTop.soc.clint.io_extra_msip_REG
TOP.SimTop.soc.plic.io_in_r_valid_r
TOP.SimTop.soc.plic.io_in_b_valid_r
TOP.SimTop.mem.io_in_r_valid_r
TOP.SimTop.mem.io_in_b_valid_r
TOP.SimTop.mmio.uart.io_in_r_valid_r
TOP.SimTop.mmio.uart.io_in_b_valid_r
TOP.SimTop.mmio.vga.io_in_fb_r_valid_r
TOP.SimTop.mmio.vga.ctrl.io_in_r_valid_r
TOP.SimTop.mmio.vga.ctrl.io_in_b_valid_r
TOP.SimTop.mmio.vga.fb.io_in_r_valid_r
TOP.SimTop.mmio.vga.fb.io_in_b_valid_r
TOP.SimTop.mmio.vga.fb.rdata
TOP.SimTop.mmio.flash.io_in_r_valid_r
TOP.SimTop.mmio.flash.io_in_b_valid_r
TOP.SimTop.mmio.flash.io_in_r_bits_data_r
TOP.SimTop.mmio.sd.io_in_r_valid_r
TOP.SimTop.mmio.sd.io_in_b_valid_r
TOP.SimTop.mmio.sd.regs_1
TOP.SimTop.mmio.sd.io_in_r_bits_data_r
