{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715173472102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715173472103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 15:04:31 2024 " "Processing started: Wed May  8 15:04:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715173472103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173472103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173472103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715173472712 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715173472712 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \";\" rectifier_sensing.v(36) " "Verilog HDL syntax error at rectifier_sensing.v(36) near text: \"assign\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1715173482835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/rectifier_sensing.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/projects/blocks/rectifier_sensing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta_phi_CO_2024.v(182) " "Verilog HDL information at hybrid_control_theta_phi_CO_2024.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715173482846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cphi Cphi hybrid_control_theta_phi_CO_2024.v(51) " "Verilog HDL Declaration information at hybrid_control_theta_phi_CO_2024.v(51): object \"cphi\" differs only in case from object \"Cphi\" in the same scope" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715173482846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_CO24 " "Found entity 1: hybrid_control_theta_phi_CO24" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_old.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_old.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_old " "Found entity 1: hybrid_control_theta_phi_old" {  } { { "../blocks/hybrid_control_theta_phi_old.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_old.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482866 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/three_level_mos.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/three_level_mos.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_level_MOS " "Found entity 1: three_level_MOS" {  } { { "../blocks/three_level_MOS.v" "" { Text "C:/FPGA/Projects/blocks/three_level_MOS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482873 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/peak_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/peak_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "../blocks/peak_detector.v" "" { Text "C:/FPGA/Projects/blocks/peak_detector.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 value_control " "Found entity 1: value_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482880 ""} { "Info" "ISGN_ENTITY_NAME" "2 theta_control " "Found entity 2: theta_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482880 ""} { "Info" "ISGN_ENTITY_NAME" "3 phi_control " "Found entity 3: phi_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482880 ""} { "Info" "ISGN_ENTITY_NAME" "4 angle_control_theta_phi " "Found entity 4: angle_control_theta_phi" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715173482888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi " "Found entity 1: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715173482898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715173482899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482900 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482900 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482900 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482900 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex2seg_couple " "Found entity 5: hex2seg_couple" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482904 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482907 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173482912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173482940 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715173483045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  8 15:04:43 2024 " "Processing ended: Wed May  8 15:04:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715173483045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715173483045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715173483045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173483045 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173483822 ""}
