Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 10 Dec 2018 18:14:06 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 94F795800CB
	for <like.xu@linux.intel.com>; Sun,  9 Dec 2018 22:55:59 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by fmsmga002-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 09 Dec 2018 22:55:59 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AHuj3axDhNLjpP5VyKDIwUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSP37p8uwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VDK/5KlpVRDokj?=
 =?us-ascii?q?8KOTA5/m/JicJwgq1Urw68qBN9zYHafZmVOfh8cK7SYN8XS3ZNUdhKVyFaDYOw?=
 =?us-ascii?q?c5ECAvAdMetCsoXwoUYFoxukBQmrAePi0jFGiWXo3a07zusqDADI3A07ENIVt3?=
 =?us-ascii?q?TUqsj+OaAPXu+v0qnIzCjMYuhZ2Tf884fIaRchofeWUb1ta8rRzlEvGBjbgVqK?=
 =?us-ascii?q?s4zpJTKV2fkXv2eB8uptTOSigHMppQF2pzig3MYsio/Ri4ISy1HE8T92z50uJd?=
 =?us-ascii?q?GiT057e9GkHINNuCGAMIt2WtgtTH9ytyYg0LEGuIO0cS4Xw5ok3x7Sc+KLf5SL?=
 =?us-ascii?q?7x75SeqdPDR1iGh7dL+xhxu+61Wsx+/kWsWqzFpHoDBJnsTRunwX1RHf99KLRu?=
 =?us-ascii?q?Z780y8wziAzRrT5ftBIU0slarUNZohwrkom5oXsETDBTP2mF7sgK+ZcEUk5/Kk?=
 =?us-ascii?q?6+P9YrXpvpOcNol0hR/iMqk2hMCzHec1PhITU2SG+umwzqPv8EP5TblQk/E7kL?=
 =?us-ascii?q?HVsJXAKsQaoq65DRVV0oEm6xunFjepztEYnWQeIF1YZh2HkZbmO1XXLP/jCve/?=
 =?us-ascii?q?nlKsnyt1yPDdObHhBpTNLnvdn7v7crd99lZRyA4yzdBZ+pJVBasNIPP1Wk/tqt?=
 =?us-ascii?q?PYCgU1PBCzw+biE9h90IQeWWSAAq+fLaPeq1iI5vggI+WUfo8apC79K+Q55/7p?=
 =?us-ascii?q?lXI5nV4dfaq30pcNZ3G4A+9rI0GYYXrqn9cAHn0Gvgs4TOz2llKCVSRfaGq1X6?=
 =?us-ascii?q?I5tXkGDpm7B9LDWpy1m+7GmyO6BYFNIGZBDF+KDDHvbYrDXv4NbCebJIhmiiAF?=
 =?us-ascii?q?Ur66DJYs0AzruALkxr40E+zP5ydNsJvi0MRytfTekAx3+TFqAsDYyWyUUmxvgk?=
 =?us-ascii?q?sOQDk52r05plZynUye26p1iOANCNpI+vlSWR07P5OP8+svIFH+QAPKNvOEAHmh?=
 =?us-ascii?q?S8mrG3llRdY+69wHZEo7HM+t2EPtxS2vVpMcib2HTLM1+Lnb2TClK89jynru26?=
 =?us-ascii?q?grlF4gBMdVMnWsi6dlsQnfQYfUxRbK3522fLgRiXaevFyIynCD6RlV?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ABAAAYDQ5cmBHrdtBjFgMBAQEBAQEBA?=
 =?us-ascii?q?QEBAQEHAQEBAQEBgVEEAQEBAQELAYEwgTmBKYwTX4sugg2XURSBXwINBRgHDYd?=
 =?us-ascii?q?jIjQJDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGAmCXAECAwECJBkBA?=
 =?us-ascii?q?QQKKQECAwECBgEBChgJHQgDAQsFGDETBQSDGAGCAAEBBKN9gWwzgnYBAQWHEwc?=
 =?us-ascii?q?Igm2IGIEcF4F/gRGDEoRqhXKJF5dgCYIlhGOKPAsYYIFJjxSRAIgwgUaCDjMaC?=
 =?us-ascii?q?BcZgycJghIMFxKBcoZahVMtMYEEA4pSgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0ABAAAYDQ5cmBHrdtBjFgMBAQEBAQEBAQEBAQEHAQEBAQE?=
 =?us-ascii?q?BgVEEAQEBAQELAYEwgTmBKYwTX4sugg2XURSBXwINBRgHDYdjIjQJDQEDAQEBA?=
 =?us-ascii?q?QEBAgETAQEBAQEICwsGGw4jDII2BQIDGAmCXAECAwECJBkBAQQKKQECAwECBgE?=
 =?us-ascii?q?BChgJHQgDAQsFGDETBQSDGAGCAAEBBKN9gWwzgnYBAQWHEwcIgm2IGIEcF4F/g?=
 =?us-ascii?q?RGDEoRqhXKJF5dgCYIlhGOKPAsYYIFJjxSRAIgwgUaCDjMaCBcZgycJghIMFxK?=
 =?us-ascii?q?BcoZahVMtMYEEA4pSgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,337,1539673200"; 
   d="asc'?scan'208";a="141442515"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 09 Dec 2018 22:55:58 -0800
Received: from localhost ([::1]:59432 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWFTx-0005pZ-S4
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 01:55:57 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:58103)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWFRP-0004Gn-Db
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 01:53:20 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWFRJ-0003k3-GR
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 01:53:19 -0500
Received: from ozlabs.org ([203.11.71.1]:58801)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gWFRF-0003i6-EP; Mon, 10 Dec 2018 01:53:12 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43Cv0c41ynz9s55; Mon, 10 Dec 2018 17:53:04 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544424784;
	bh=yAPE/kVhC4wtZ6I4koma4e9+8AlmzhcxGvP/pLuRUSw=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=NwxHxtLZlAdCXWIiYykrdoveRJLQ75i/UkPx72cU58j3h93QF3J/7VBphUATtQl1r
	xRvNNJOU8CUJfEEyPxsNyG80n+gyerbTMzUvYXnyylbp/B9I8abzhzz/63rY1HJil/
	b21sVQ9wR4zfwggl1r3x+0EEHmt3Gt6gyMI9f7ZY=
Date: Mon, 10 Dec 2018 17:42:14 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181210064214.GV4261@umbus.fritz.box>
References: <20181209194610.29727-1-clg@kaod.org>
	<20181209194610.29727-13-clg@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="EjUKZjov3T4fFoFJ"
Content-Disposition: inline
In-Reply-To: <20181209194610.29727-13-clg@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 203.11.71.1
Subject: Re: [Qemu-devel] [PATCH v7 12/19] spapr: add a 'reset' method to
 the sPAPR IRQ backend
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--EjUKZjov3T4fFoFJ
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Sun, Dec 09, 2018 at 08:46:03PM +0100, C=E9dric Le Goater wrote:
> For the time being, the XIVE reset handler updates the OS CAM line of
> the vCPU as it is done under a real hypervisor when a vCPU is
> scheduled to run on a HW thread.
>=20
> This handler will become even more useful when we introduce the
> machine supporting both interrupt modes, XIVE and XICS. In this
> machine, the interrupt mode is chosen by the CAS negotiation process
> and activated after a reset.
>=20
> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> ---
>  include/hw/ppc/spapr_irq.h  |  2 ++
>  include/hw/ppc/spapr_xive.h |  1 +
>  hw/intc/spapr_xive.c        | 24 ++++++++++++++++++++++++
>  hw/ppc/spapr.c              |  5 +++++
>  hw/ppc/spapr_irq.c          | 24 ++++++++++++++++++++++++
>  5 files changed, 56 insertions(+)
>=20
> diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> index 84a25ffb6c65..63061a009b4c 100644
> --- a/include/hw/ppc/spapr_irq.h
> +++ b/include/hw/ppc/spapr_irq.h
> @@ -44,6 +44,7 @@ typedef struct sPAPRIrq {
>      Object *(*cpu_intc_create)(sPAPRMachineState *spapr, Object *cpu,
>                                 Error **errp);
>      int (*post_load)(sPAPRMachineState *spapr, int version_id);
> +    void (*reset)(sPAPRMachineState *spapr, Error **errp);
>  } sPAPRIrq;
> =20
>  extern sPAPRIrq spapr_irq_xics;
> @@ -55,6 +56,7 @@ int spapr_irq_claim(sPAPRMachineState *spapr, int irq, =
bool lsi, Error **errp);
>  void spapr_irq_free(sPAPRMachineState *spapr, int irq, int num);
>  qemu_irq spapr_qirq(sPAPRMachineState *spapr, int irq);
>  int spapr_irq_post_load(sPAPRMachineState *spapr, int version_id);
> +void spapr_irq_reset(sPAPRMachineState *spapr, Error **errp);
> =20
>  /*
>   * XICS legacy routines
> diff --git a/include/hw/ppc/spapr_xive.h b/include/hw/ppc/spapr_xive.h
> index 728a5e8dc163..7244a6231ce6 100644
> --- a/include/hw/ppc/spapr_xive.h
> +++ b/include/hw/ppc/spapr_xive.h
> @@ -47,5 +47,6 @@ typedef struct sPAPRMachineState sPAPRMachineState;
>  void spapr_xive_hcall_init(sPAPRMachineState *spapr);
>  void spapr_dt_xive(sPAPRMachineState *spapr, uint32_t nr_servers, void *=
fdt,
>                     uint32_t phandle);
> +void spapr_xive_reset_tctx(sPAPRXive *xive);
> =20
>  #endif /* PPC_SPAPR_XIVE_H */
> diff --git a/hw/intc/spapr_xive.c b/hw/intc/spapr_xive.c
> index a6d854b07690..560d8d031f74 100644
> --- a/hw/intc/spapr_xive.c
> +++ b/hw/intc/spapr_xive.c
> @@ -179,6 +179,30 @@ static void spapr_xive_map_mmio(sPAPRXive *xive)
>      sysbus_mmio_map(SYS_BUS_DEVICE(xive), 2, xive->tm_base);
>  }
> =20
> +/*
> + * When a Virtual Processor is scheduled to run on a HW thread, the
> + * hypervisor pushes its identifier in the OS CAM line. Emulate the
> + * same behavior under QEMU.
> + */
> +void spapr_xive_reset_tctx(sPAPRXive *xive)
> +{
> +    CPUState *cs;
> +    uint8_t  nvt_blk;
> +    uint32_t nvt_idx;
> +    uint32_t nvt_cam;
> +
> +    CPU_FOREACH(cs) {
> +        PowerPCCPU *cpu =3D POWERPC_CPU(cs);
> +        XiveTCTX *tctx =3D XIVE_TCTX(cpu->intc);
> +
> +        spapr_xive_cpu_to_nvt(cpu, &nvt_blk, &nvt_idx);
> +
> +        nvt_cam =3D cpu_to_be32(TM_QW1W2_VO |
> +                              xive_nvt_cam_line(nvt_blk, nvt_idx));
> +        memcpy(&tctx->regs[TM_QW1_OS + TM_WORD2], &nvt_cam, 4);
> +    }
> +}
> +
>  static void spapr_xive_end_reset(XiveEND *end)
>  {
>      memset(end, 0, sizeof(*end));
> diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
> index 8cea4cad1732..98d69f09e080 100644
> --- a/hw/ppc/spapr.c
> +++ b/hw/ppc/spapr.c
> @@ -1619,6 +1619,11 @@ static void spapr_machine_reset(void)
> =20
>      qemu_devices_reset();
> =20
> +    /* This is fixing some of the default configuration of the XIVE
> +     * devices. To be called after the reset of the machine devices.
> +     */
> +    spapr_irq_reset(spapr, &error_fatal);
> +
>      /* DRC reset may cause a device to be unplugged. This will cause tro=
ubles
>       * if this device is used by another device (eg, a running vhost bac=
kend
>       * will crash QEMU if the DIMM holding the vring goes away). To avoi=
d such
> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> index 35a067cad3f8..04f5c9665550 100644
> --- a/hw/ppc/spapr_irq.c
> +++ b/hw/ppc/spapr_irq.c
> @@ -209,6 +209,10 @@ static int spapr_irq_post_load_xics(sPAPRMachineStat=
e *spapr, int version_id)
>      return 0;
>  }
> =20
> +static void spapr_irq_reset_xics(sPAPRMachineState *spapr, Error **errp)
> +{
> +}

You already have a check for a NULL reset hook in spapr_irq_reset() so
you could omit this empty function.

> +
>  #define SPAPR_IRQ_XICS_NR_IRQS     0x1000
>  #define SPAPR_IRQ_XICS_NR_MSIS     \
>      (XICS_IRQ_BASE + SPAPR_IRQ_XICS_NR_IRQS - SPAPR_IRQ_MSI)
> @@ -225,6 +229,7 @@ sPAPRIrq spapr_irq_xics =3D {
>      .dt_populate =3D spapr_dt_xics,
>      .cpu_intc_create =3D spapr_irq_cpu_intc_create_xics,
>      .post_load   =3D spapr_irq_post_load_xics,
> +    .reset       =3D spapr_irq_reset_xics,
>  };
> =20
>  /*
> @@ -333,6 +338,15 @@ static int spapr_irq_post_load_xive(sPAPRMachineStat=
e *spapr, int version_id)
>      return 0;
>  }
> =20
> +static void spapr_irq_reset_xive(sPAPRMachineState *spapr, Error **errp)
> +{
> +    /*
> +     * Set the OS CAM line of the cpu interrupt thread context. Needs
> +     * to come after the XiveTCTX reset handlers.
> +     */
> +    spapr_xive_reset_tctx(spapr->xive);
> +}
> +
>  /*
>   * XIVE uses the full IRQ number space. Set it to 8K to be compatible
>   * with XICS.
> @@ -353,6 +367,7 @@ sPAPRIrq spapr_irq_xive =3D {
>      .dt_populate =3D spapr_dt_xive,
>      .cpu_intc_create =3D spapr_irq_cpu_intc_create_xive,
>      .post_load   =3D spapr_irq_post_load_xive,
> +    .reset       =3D spapr_irq_reset_xive,
>  };
> =20
>  /*
> @@ -398,6 +413,15 @@ int spapr_irq_post_load(sPAPRMachineState *spapr, in=
t version_id)
>      return smc->irq->post_load(spapr, version_id);
>  }
> =20
> +void spapr_irq_reset(sPAPRMachineState *spapr, Error **errp)
> +{
> +    sPAPRMachineClass *smc =3D SPAPR_MACHINE_GET_CLASS(spapr);
> +
> +    if (smc->irq->reset) {
> +        smc->irq->reset(spapr, errp);
> +    }
> +}
> +
>  /*
>   * XICS legacy routines - to deprecate one day
>   */

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--EjUKZjov3T4fFoFJ
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwOCsYACgkQbDjKyiDZ
s5I/XxAAylBjoy+BT6ju5HBtsUBebwHm2UO8CyYXYyxLDE56Dg8/2AloQFHRElDl
I5ZPSxDWP2OfcqXQQYPMyxwGqMYR/8zKx7BByUsi53tUqILHXYLMH91Ep0SgplAB
tXf4l+jMlBe4vtP79fsmMaq0Io2++aZqyJcpuBA4lpdhfrUi1zXxT7FqCxoZzs68
u2umOdqED3Acv1AkOKuE6V+8ntw2ziOkrYyThMIo931kvFENRc6c7lbYzbvRoUX3
3wHKtyXLddBYa9LZ/1X3ogEaWi0A69qbZ+n0A/30Oyu6YXrfC52zV6+wFXXbP/+a
EfG6TnWNvQMaiNM1gwtgHMDgpcolr1rQLTksn5ghda8UwFkfY1yfc5RL1xq0gqNC
BhOQ2mxrGNVeS+BvL3zpgPj3TCokLpyOj3twcQz3KKuiNK7LnpUurL7U1wuHk3/R
Xrj2ACDi0QDSZ3zv5vHOm467a1eFM5k1Mwbhqw2rHLBBYAPO4kkHt4xR02agw0cL
MNnmiN6YmEwOtwWq6q58qdsuUk32s6TMe9Z4dy6Ay5wc0p7v0roxan2VwAz4zina
YTKFE8K1JXYdOadcUO/EdcnCWokFUQPI+VGdEXKqdIiAELz0Tz2gdEOEF2bmigi9
/YPBt7OFQCuYu5tXk7jhxgYr0LtM6ra30h9HKTj5kl6pfQVySqw=
=JIgq
-----END PGP SIGNATURE-----

--EjUKZjov3T4fFoFJ--

