// Seed: 1487809979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  supply1 id_11;
  assign id_11 = id_8;
  assign id_8  = (1);
  assign id_8  = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
    , id_12,
    output uwire id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10
);
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_12, id_13, id_12
  );
endmodule
