Warning (10268): Verilog HDL information at counter.v(16): always construct contains both blocking and non-blocking assignments File: D:/Quartus/intelFPGA_lite/practice3/counter.v Line: 16
