Version 4.1
SHEET 1 2536 1052
WIRE 352 -368 224 -368
WIRE 224 -304 224 -368
WIRE 352 -224 352 -368
WIRE 352 -96 352 -144
WIRE 352 32 352 -16
WIRE 592 32 352 32
WIRE 352 64 352 32
WIRE 96 112 -16 112
WIRE 288 112 176 112
WIRE -16 192 -16 112
WIRE -16 288 -16 272
WIRE 352 432 352 160
WIRE 96 480 -32 480
WIRE 288 480 176 480
WIRE 304 480 288 480
WIRE -32 576 -32 480
WIRE -32 672 -32 656
WIRE 352 880 352 528
FLAG -16 112 IN-A
FLAG -16 288 0
FLAG -32 672 0
FLAG -32 480 IN-B
FLAG 352 880 0
FLAG 224 -304 0
FLAG 592 32 output-NAND-gate
SYMBOL voltage -16 176 R0
WINDOW 3 24 44 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 5v
SYMATTR InstName V1
SYMBOL npn 288 64 R0
SYMATTR InstName Q1
SYMATTR Value BC547B
SYMBOL voltage 352 -128 R180
WINDOW 0 24 96 Left 2
WINDOW 3 24 16 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL res 336 -112 R0
SYMATTR InstName R1
SYMATTR Value 5k
SYMBOL res 192 96 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 43k
SYMBOL npn 288 432 R0
SYMATTR InstName Q2
SYMATTR Value BC547B
SYMBOL voltage -32 560 R0
WINDOW 3 24 44 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 5
SYMATTR InstName V3
SYMBOL res 192 464 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 43k
TEXT -248 -32 Left 2 !.tran 40m
TEXT -224 -64 Left 2 ;.op
TEXT 1920 -112 Center 2 ;in BJT (or u can say TTL logic)\n \nlogic low = 0 to 0.8v\nundefined = 0.8 to 2v\nlogic high = 2v to 5v
TEXT 1904 168 Center 2 ;NAND gate truth table\n-------------------------\n \nA       B      OP\n---     ---    ---\n0       0      1\n0       1      1\n1       0      1\n1       1      0
TEXT -608 1024 Left 4 ;NOTE :: if u want to study the behaviour (use steady input of 5v and 0 for A and B as per the input choise rather than using pulse
