# Experiment-11-programming-logic-device-s-FPGA-BOARDS-
 ### AIM: To understand the standard procedure to interface an FPGA board and flashing method using usb blaster 
### HARDWARE REQUIRED:  â€“ PC, Cyclone II , USB flasher
### SOFTWARE REQUIRED:   Quartus prime
### THEORY 

### Procedure: 
### STEP 1.Start the Quartus II Programmer.

![WhatsApp Image 2022-06-16 at 3 58 03 PM](https://user-images.githubusercontent.com/93427201/174052096-3af9cfb4-19b5-4d8d-9af6-810bc7f100a0.jpeg)

### STEP 2.Click Add File and select the path to the desired .sof.

![WhatsApp Image 2022-06-16 at 3 58 04 PM](https://user-images.githubusercontent.com/93427201/174052126-b725a537-43d5-40d0-97e7-16f5568233fd.jpeg)

### STEP 3.Turn on the Program/Configure option for the added file.

![WhatsApp Image 2022-06-16 at 3 58 05 PM](https://user-images.githubusercontent.com/93427201/174052155-ad36a01a-66c0-4ff2-acfc-fab8a7e470a3.jpeg)

### STEP 4.Click Start to download the selected file to the FPGA. Configuration is complete when the progress bar reaches 100%.

![WhatsApp Image 2022-06-16 at 3 59 54 PM](https://user-images.githubusercontent.com/93427201/174054403-f3155e9e-42df-4394-85e5-c1004594b394.jpeg)

![WhatsApp Image 2022-06-16 at 3 59 55 PM](https://user-images.githubusercontent.com/93427201/174052319-bd0b7902-a47b-44be-82f9-0c4e6c71268c.jpeg)

![WhatsApp Image 2022-06-16 at 3 59 55 PM (1)](https://user-images.githubusercontent.com/93427201/174054325-4eae56f1-0151-4744-842c-27db9613b647.jpeg)

### OUTPUT:

![WhatsApp Image 2022-06-16 at 4 11 55 PM](https://user-images.githubusercontent.com/93427201/174053981-5ff7548f-7956-4ce4-9890-74c41f7fec60.jpeg)

### RESULTS:

The standard procedure to interface an FPGA board and flashing method using usb blaster has been understod.
