library ieee;
use ieee.std_logic_1164.all;
library work;
use work.all;

entity ripple4 is
begin
	port (x, y: in std_logic_vector (3 downto 0);
			v, f: out std_logic);
end ripple4;