{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@95:105@HdlIdDef", "wire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@91:101", "reg ifs_ready = 1'b0;\nreg [1:0] frame_align = 'h00;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@92:102", "reg [1:0] frame_align = 'h00;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nwire ilas_monitor_reset_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@93:103", "\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@97:107", "wire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@94:104", "wire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@89:99", "wire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [1:0] frame_align = 'h00;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@90:100", "\nreg ifs_ready = 1'b0;\nreg [1:0] frame_align = 'h00;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n"]], "Diff Content": {"Delete": [], "Add": [[100, "reg  [DATA_PATH_WIDTH-1:0] unexpected_char;\n"], [100, "reg  [3:0] phy_disperr_cnt;\n"], [100, "reg  [3:0] phy_notintable_cnt;\n"], [100, "reg  [3:0] phy_unexpectedk_cnt;\n"], [100, "wire [7:0] phy_disperr_s;\n"], [100, "wire [7:0] phy_notintable_s;\n"], [100, "wire [7:0] unexpected_char_s;\n"]]}}