{"vcs1":{"timestamp_begin":1728170140.832364381, "rt":7.58, "ut":2.21, "st":1.83}}
{"vcselab":{"timestamp_begin":1728170148.517785496, "rt":1.11, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1728170149.722715139, "rt":1.21, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728170139.818206615}
{"VCS_COMP_START_TIME": 1728170139.818206615}
{"VCS_COMP_END_TIME": 1728170151.107605822}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v ser_2_par_shift_reg.sv ser_2_par_shift_reg_tb.sv"}
{"vcs1": {"peak_mem": 580917}}
{"stitch_vcselab": {"peak_mem": 581004}}
