from amaranth import *

from coreblocks.params.dependencies import DependencyManager
from coreblocks.stages.func_blocks_unifier import FuncBlocksUnifier
from coreblocks.transactions.core import Transaction, TModule
from coreblocks.params.layouts import *
from coreblocks.params.keys import InstructionPrecommitKey, WishboneDataKey, ClearKey, SetPCKey
from coreblocks.params.genparams import GenParams
from coreblocks.frontend.decode import Decode
from coreblocks.structs_common.rat import FRAT, RRAT
from coreblocks.structs_common.rob import ReorderBuffer
from coreblocks.structs_common.rf import RegisterFile
from coreblocks.structs_common.csr_generic import GenericCSRRegisters
from coreblocks.scheduler.scheduler import Scheduler
from coreblocks.stages.backend import ResultAnnouncement
from coreblocks.stages.retirement import Retirement
from coreblocks.frontend.icache import ICache, SimpleWBCacheRefiller, ICacheBypass
from coreblocks.peripherals.wishbone import WishboneMaster, WishboneBus
from coreblocks.stages.int_coordinator import InterruptCoordinator
from coreblocks.frontend.fetch import Fetch
from coreblocks.utils.fifo import BasicFifo

__all__ = ["Core"]


class Core(Elaboratable):
    def __init__(self, *, gen_params: GenParams, wb_instr_bus: WishboneBus, wb_data_bus: WishboneBus):
        self.gen_params = gen_params

        self.wb_instr_bus = wb_instr_bus
        self.wb_data_bus = wb_data_bus

        self.wb_master_instr = WishboneMaster(self.gen_params.wb_params)
        self.wb_master_data = WishboneMaster(self.gen_params.wb_params)
        self.connections = gen_params.get(DependencyManager)

        # make fifo_fetch visible outside the core for injecting instructions
        self.fifo_fetch = BasicFifo(self.gen_params.get(FetchLayouts).raw_instr, 2)
        self.connections.add_dependency(ClearKey(), self.fifo_fetch.clear)

        self.free_rf_fifo = BasicFifo(
            self.gen_params.get(SchedulerLayouts).free_rf_layout, 2**self.gen_params.phys_regs_bits
        )

        cache_layouts = self.gen_params.get(ICacheLayouts)
        if gen_params.icache_params.enable:
            self.icache_refiller = SimpleWBCacheRefiller(
                cache_layouts, self.gen_params.icache_params, self.wb_master_instr
            )
            self.icache = ICache(cache_layouts, self.gen_params.icache_params, self.icache_refiller)
        else:
            self.icache = ICacheBypass(cache_layouts, gen_params.icache_params, self.wb_master_instr)

        self.fetch = Fetch(self.gen_params, self.icache, self.fifo_fetch.write)
        self.connections.add_dependency(ClearKey(), self.fetch.clear)
        self.connections.add_dependency(SetPCKey(), self.fetch.verify_branch)

        self.FRAT = FRAT(gen_params=self.gen_params)
        self.RRAT = RRAT(gen_params=self.gen_params)
        self.RF = RegisterFile(gen_params=self.gen_params)
        self.ROB = ReorderBuffer(gen_params=self.gen_params)

        self.connections.add_dependency(WishboneDataKey(), self.wb_master_data)

        self.func_blocks_unifier = FuncBlocksUnifier(
            gen_params=gen_params,
            blocks=gen_params.func_units_config,
            extra_methods_required=[InstructionPrecommitKey()],
        )
        self.connections.add_dependency(ClearKey(), self.func_blocks_unifier.clear)

        self.announcement = ResultAnnouncement(
            gen=self.gen_params,
            get_result=self.func_blocks_unifier.get_result,
            rob_mark_done=self.ROB.mark_done,
            rs_write_val=self.func_blocks_unifier.update,
            rf_write_val=self.RF.write,
        )

        self.retirement = Retirement(
            self.gen_params,
            rob_peek=self.ROB.peek,
            rob_retire=self.ROB.retire,
            r_rat_commit=self.RRAT.commit,
            free_rf_put=self.free_rf_fifo.write,
            rf_free=self.RF.free,
            precommit=self.func_blocks_unifier.get_extra_method(InstructionPrecommitKey()),
        )

        self.int_coordinator = InterruptCoordinator(
            gen_params=self.gen_params,
            r_rat_get_all=self.RRAT.get_all,
            f_rat_set_all=self.FRAT.set_all,
            pc_stall=self.fetch.stall,
            pc_verify_branch=self.fetch.verify_branch,
            rob_empty=self.ROB.empty,
            rob_flush=self.ROB.flush_one,
            rob_peek=self.ROB.peek,
            free_reg_put=self.free_rf_fifo.write,
            retirement_stall=self.retirement.stall,
            retirement_unstall=self.retirement.unstall,
        )

    def elaborate(self, platform):
        m = TModule()

        m.d.comb += self.wb_master_instr.wbMaster.connect(self.wb_instr_bus)
        m.d.comb += self.wb_master_data.wbMaster.connect(self.wb_data_bus)

        m.submodules.wb_master_instr = self.wb_master_instr
        m.submodules.wb_master_data = self.wb_master_data

        m.submodules.free_rf_fifo = free_rf_fifo = self.free_rf_fifo
        m.submodules.FRAT = frat = self.FRAT
        m.submodules.RRAT = self.RRAT
        m.submodules.RF = rf = self.RF
        m.submodules.ROB = rob = self.ROB

        m.submodules.fifo_fetch = self.fifo_fetch
        if self.icache_refiller:
            m.submodules.icache_refiller = self.icache_refiller
        m.submodules.icache = self.icache
        m.submodules.fetch = self.fetch

        m.submodules.fifo_decode = fifo_decode = BasicFifo(self.gen_params.get(DecodeLayouts).decoded_instr, 2)
        self.connections.add_dependency(ClearKey(), fifo_decode.clear)

        m.submodules.decode = Decode(
            gen_params=self.gen_params, get_raw=self.fifo_fetch.read, push_decoded=fifo_decode.write
        )

        m.submodules.scheduler = scheduler = Scheduler(
            get_instr=fifo_decode.read,
            get_free_reg=free_rf_fifo.read,
            rat_rename=frat.rename,
            rob_put=rob.put,
            rf_read1=rf.read1,
            rf_read2=rf.read2,
            reservation_stations=self.func_blocks_unifier.rs_blocks,
            gen_params=self.gen_params,
        )
        self.connections.add_dependency(ClearKey(), scheduler.clear)

        m.submodules.announcement = self.announcement
        m.submodules.func_blocks_unifier = self.func_blocks_unifier

        m.submodules.int_coordinator = self.int_coordinator

        m.submodules.retirement = self.retirement

        m.submodules.csr_generic = GenericCSRRegisters(self.gen_params)

        # push all registers to FreeRF at reset. r0 should be skipped, stop when counter overflows to 0
        free_rf_reg = Signal(self.gen_params.phys_regs_bits, reset=1)
        with Transaction(name="InitFreeRFFifo").body(m, request=(free_rf_reg.bool())):
            free_rf_fifo.write(m, free_rf_reg)
            m.d.sync += free_rf_reg.eq(free_rf_reg + 1)

        return m
