<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Basic Functions/On Chip Memory,Project/System,Library/Basic Functions,Library" />
 <window width="2906" height="1850" x="-13" y="-13" />
 <generation path="_PROJECT_NAME_/" synthesis="VHDL" />
</preferences>
