# =============================================================================
# create_project.tcl — builds the pccx v002 Vivado project for KV260.
#
# Usage
# -----
#   vivado -mode batch -source vivado/create_project.tcl
#
# The project is created at $PROJ_DIR (default: build/pccx_v002_kv260). Delete
# that directory between re-runs; the script will not force-overwrite.
#
# Target
# ------
#   KV260 SOM (xck26-sfvc784-2LV-c), Zynq UltraScale+ MPSoC ZU5EV.
# =============================================================================

set HW_ROOT        [file normalize [file dirname [info script]]/..]
set PROJ_DIR       [file normalize $HW_ROOT/build/pccx_v002_kv260]
set PROJ_NAME      pccx_v002_kv260
set TARGET_PART    xck26-sfvc784-2LV-c
set TARGET_BOARD   xilinx.com:kv260_som:part0:1.4
set TOP_MODULE     NPU_top

puts "\[pccx\] HW_ROOT    = $HW_ROOT"
puts "\[pccx\] PROJ_DIR   = $PROJ_DIR"
puts "\[pccx\] part       = $TARGET_PART"
puts "\[pccx\] top        = $TOP_MODULE"

file mkdir [file dirname $PROJ_DIR]

# ----------------------------------------------------------------------------
# Project shell
# ----------------------------------------------------------------------------
create_project -force $PROJ_NAME $PROJ_DIR -part $TARGET_PART
set_property target_language Verilog [current_project]
set_property simulator_language Mixed [current_project]

# The board file is optional; fall through silently if it is not installed.
if {[llength [get_board_parts -quiet $TARGET_BOARD]] > 0} {
    set_property board_part $TARGET_BOARD [current_project]
    puts "\[pccx\] board_part = $TARGET_BOARD"
} else {
    puts "\[pccx\] board_part $TARGET_BOARD not in repo — skipping."
}

# ----------------------------------------------------------------------------
# Source fileset — driven by hw/vivado/filelist.f
# ----------------------------------------------------------------------------
set filelist_path $HW_ROOT/vivado/filelist.f
set fp [open $filelist_path r]
set sv_files {}
while {[gets $fp line] >= 0} {
    set line [string trim $line]
    if {$line eq "" || [string index $line 0] eq "#"} continue
    lappend sv_files [file normalize $HW_ROOT/$line]
}
close $fp

add_files -fileset sources_1 $sv_files
set_property file_type SystemVerilog [get_files -of [get_filesets sources_1]]
set_property top $TOP_MODULE [current_fileset]

# ----------------------------------------------------------------------------
# Header / include search paths
# ----------------------------------------------------------------------------
set include_dirs [list \
    $HW_ROOT/rtl \
    $HW_ROOT/rtl/Constants/compilePriority_Order/A_const_svh \
    $HW_ROOT/rtl/MAT_CORE \
    $HW_ROOT/rtl/MEM_control/IO \
    $HW_ROOT/rtl/NPU_Controller \
    $HW_ROOT/rtl/NPU_Controller/NPU_Control_Unit \
    $HW_ROOT/rtl/NPU_Controller/NPU_Control_Unit/ISA_PACKAGE \
    $HW_ROOT/rtl/VEC_CORE \
]
set_property include_dirs $include_dirs [get_filesets sources_1]
set_property include_dirs $include_dirs [get_filesets sim_1]

# ----------------------------------------------------------------------------
# Constraints
# ----------------------------------------------------------------------------
set xdc_dir $HW_ROOT/constraints
if {[file exists $xdc_dir]} {
    foreach xdc [glob -nocomplain -directory $xdc_dir *.xdc] {
        add_files -fileset constrs_1 [file normalize $xdc]
    }
}

puts "\[pccx\] create_project done. Run synth.tcl next."
