<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1031" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1031{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1031{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1031{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1031{left:70px;bottom:1084px;}
#t5_1031{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_1031{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_1031{left:96px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t8_1031{left:96px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.21px;}
#t9_1031{left:70px;bottom:1011px;}
#ta_1031{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_1031{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tc_1031{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#td_1031{left:377px;bottom:981px;letter-spacing:-0.18px;word-spacing:-1.02px;}
#te_1031{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1031{left:70px;bottom:938px;}
#tg_1031{left:96px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_1031{left:96px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1031{left:96px;bottom:907px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tj_1031{left:96px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1031{left:70px;bottom:864px;}
#tl_1031{left:96px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tm_1031{left:96px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1031{left:96px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_1031{left:96px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tp_1031{left:70px;bottom:791px;}
#tq_1031{left:96px;bottom:794px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tr_1031{left:96px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ts_1031{left:70px;bottom:751px;}
#tt_1031{left:96px;bottom:755px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_1031{left:96px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tv_1031{left:96px;bottom:721px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_1031{left:70px;bottom:695px;}
#tx_1031{left:96px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_1031{left:96px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1031{left:96px;bottom:664px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t10_1031{left:96px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_1031{left:70px;bottom:621px;}
#t12_1031{left:96px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t13_1031{left:96px;bottom:600px;}
#t14_1031{left:122px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_1031{left:96px;bottom:576px;}
#t16_1031{left:122px;bottom:576px;letter-spacing:-0.15px;}
#t17_1031{left:148px;bottom:576px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t18_1031{left:122px;bottom:559px;letter-spacing:-0.21px;}
#t19_1031{left:96px;bottom:535px;}
#t1a_1031{left:122px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1b_1031{left:96px;bottom:510px;}
#t1c_1031{left:122px;bottom:510px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1d_1031{left:122px;bottom:493px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1e_1031{left:680px;bottom:493px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1f_1031{left:122px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_1031{left:96px;bottom:452px;}
#t1h_1031{left:122px;bottom:452px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#t1i_1031{left:122px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1j_1031{left:122px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_1031{left:96px;bottom:394px;}
#t1l_1031{left:122px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_1031{left:122px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1n_1031{left:96px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1o_1031{left:96px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1p_1031{left:96px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1q_1031{left:70px;bottom:296px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t1r_1031{left:109px;bottom:296px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1s_1031{left:386px;bottom:296px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1t_1031{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1u_1031{left:70px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_1031{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_1031{left:70px;bottom:220px;}
#t1x_1031{left:96px;bottom:223px;letter-spacing:-0.37px;word-spacing:-0.23px;}
#t1y_1031{left:70px;bottom:197px;}
#t1z_1031{left:96px;bottom:200px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t20_1031{left:70px;bottom:174px;}
#t21_1031{left:96px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_1031{left:70px;bottom:151px;}
#t23_1031{left:96px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_1031{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1031{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1031{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1031{font-size:14px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1031" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1031Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1031" style="-webkit-user-select: none;"><object width="935" height="1210" data="1031/1031.svg" type="image/svg+xml" id="pdf1031" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1031" class="t s1_1031">Vol. 3C </span><span id="t2_1031" class="t s1_1031">28-3 </span>
<span id="t3_1031" class="t s2_1031">VM EXITS </span>
<span id="t4_1031" class="t s3_1031">• </span><span id="t5_1031" class="t s4_1031">If the “virtual NMIs” VM-execution control is 1, VM entry injects an NMI, and delivery of the NMI causes a </span>
<span id="t6_1031" class="t s4_1031">nested exception, double fault, task switch, EPT violation, EPT misconfiguration, page-modification log-full </span>
<span id="t7_1031" class="t s4_1031">event, or SPP-related event, or APIC access that causes a VM exit, virtual-NMI blocking is in effect before the </span>
<span id="t8_1031" class="t s4_1031">VM exit commences. </span>
<span id="t9_1031" class="t s3_1031">• </span><span id="ta_1031" class="t s4_1031">If a VM exit results from a fault, EPT violation, EPT misconfiguration, page-modification log-full event, or SPP- </span>
<span id="tb_1031" class="t s4_1031">related event that is encountered during execution of IRET and the “NMI exiting” VM-execution control is 0, any </span>
<span id="tc_1031" class="t s4_1031">blocking by NMI is cleared before the VM </span><span id="td_1031" class="t s4_1031">exit commences. However, the previous state of blocking by NMI may </span>
<span id="te_1031" class="t s4_1031">be recorded in the exit qualification or in the VM-exit interruption-information field; see Section 28.2.3. </span>
<span id="tf_1031" class="t s3_1031">• </span><span id="tg_1031" class="t s4_1031">If a VM exit results from a fault, EPT violation, EPT misconfiguration, page-modification log-full event, or SPP- </span>
<span id="th_1031" class="t s4_1031">related event that is encountered during execution of IRET and the “virtual NMIs” VM-execution control is 1, </span>
<span id="ti_1031" class="t s4_1031">virtual-NMI blocking is cleared before the VM exit commences. However, the previous state of blocking by NMI </span>
<span id="tj_1031" class="t s4_1031">may be recorded in the exit qualification or in the VM-exit interruption-information field; see Section 28.2.3. </span>
<span id="tk_1031" class="t s3_1031">• </span><span id="tl_1031" class="t s4_1031">Suppose that a VM exit is caused directly by an x87 FPU Floating-Point Error (#MF) or by any of the following </span>
<span id="tm_1031" class="t s4_1031">events if the event was unblocked due to (and given priority over) an x87 FPU Floating-Point Error: an INIT </span>
<span id="tn_1031" class="t s4_1031">signal, an external interrupt, an NMI, an SMI; or a machine-check exception. In these cases, there is no </span>
<span id="to_1031" class="t s4_1031">blocking by STI or by MOV SS when the VM exit commences. </span>
<span id="tp_1031" class="t s3_1031">• </span><span id="tq_1031" class="t s4_1031">Normally, a last-branch record may be made when an event is delivered through the IDT. However, if such an </span>
<span id="tr_1031" class="t s4_1031">event results in a VM exit before delivery is complete, no last-branch record is made. </span>
<span id="ts_1031" class="t s3_1031">• </span><span id="tt_1031" class="t s4_1031">If machine-check exception results in a VM exit, processor state is suspect and may result in suspect state </span>
<span id="tu_1031" class="t s4_1031">being saved to the guest-state area. A VM monitor should consult the RIPV and EIPV bits in the IA32_MC- </span>
<span id="tv_1031" class="t s4_1031">G_STATUS MSR before resuming a guest that caused a VM exit resulting from a machine-check exception. </span>
<span id="tw_1031" class="t s3_1031">• </span><span id="tx_1031" class="t s4_1031">If a VM exit results from a fault, APIC access (see Section 30.4), EPT violation, EPT misconfiguration, page- </span>
<span id="ty_1031" class="t s4_1031">modification log-full event, or SPP-related event that is encountered while executing an instruction, data </span>
<span id="tz_1031" class="t s4_1031">breakpoints due to that instruction may have been recognized and information about them may be saved in the </span>
<span id="t10_1031" class="t s4_1031">pending debug exceptions field (unless the VM exit clears that field; see Section 28.3.4). </span>
<span id="t11_1031" class="t s3_1031">• </span><span id="t12_1031" class="t s4_1031">The following VM exits are considered to happen after an instruction is executed: </span>
<span id="t13_1031" class="t s4_1031">— </span><span id="t14_1031" class="t s4_1031">VM exits resulting from debug traps (single-step, I/O breakpoints, and data breakpoints). </span>
<span id="t15_1031" class="t s4_1031">— </span><span id="t16_1031" class="t s4_1031">VM </span><span id="t17_1031" class="t s4_1031">exits resulting from debug exceptions (data breakpoints) whose recognition was delayed by blocking by </span>
<span id="t18_1031" class="t s4_1031">MOV SS. </span>
<span id="t19_1031" class="t s4_1031">— </span><span id="t1a_1031" class="t s4_1031">VM exits resulting from some machine-check exceptions. </span>
<span id="t1b_1031" class="t s4_1031">— </span><span id="t1c_1031" class="t s4_1031">Trap-like VM exits due to execution of MOV to CR8 when the “CR8-load exiting” VM-execution control is 0 </span>
<span id="t1d_1031" class="t s4_1031">and the “use TPR shadow” VM-execution control is 1 (see Section 30.3). (Such VM </span><span id="t1e_1031" class="t s4_1031">exits can occur only from </span>
<span id="t1f_1031" class="t s4_1031">64-bit mode and thus only on processors that support Intel 64 architecture.) </span>
<span id="t1g_1031" class="t s4_1031">— </span><span id="t1h_1031" class="t s4_1031">Trap-like VM exits due to execution of WRMSR when the “use MSR bitmaps” VM-execution control is 1; the </span>
<span id="t1i_1031" class="t s4_1031">value of ECX is in the range 800H–8FFH; and the bit corresponding to the ECX value in write bitmap for low </span>
<span id="t1j_1031" class="t s4_1031">MSRs is 0; and the “virtualize x2APIC mode” VM-execution control is 1. See Section 30.5. </span>
<span id="t1k_1031" class="t s4_1031">— </span><span id="t1l_1031" class="t s4_1031">VM exits caused by APIC-write emulation (see Section 30.4.3.2) that result from APIC accesses as part of </span>
<span id="t1m_1031" class="t s4_1031">instruction execution. </span>
<span id="t1n_1031" class="t s4_1031">For these VM exits, the instruction’s modifications to architectural state complete before the VM exit occurs. </span>
<span id="t1o_1031" class="t s4_1031">Such modifications include those to the logical processor’s interruptibility state (see Table 25-3). If there had </span>
<span id="t1p_1031" class="t s4_1031">been blocking by MOV SS, POP SS, or STI before the instruction executed, such blocking is no longer in effect. </span>
<span id="t1q_1031" class="t s4_1031">A VM </span><span id="t1r_1031" class="t s4_1031">exit that occurs in enclave mode sets bit </span><span id="t1s_1031" class="t s4_1031">27 of the exit-reason field and bit 4 of the guest interruptibility-state </span>
<span id="t1t_1031" class="t s4_1031">field. Before such a VM exit is delivered, an Asynchronous Enclave Exit (AEX) occurs (see Chapter 37, “Enclave </span>
<span id="t1u_1031" class="t s4_1031">Exiting Events”). An AEX modifies architectural state (Section 37.3). In particular, the processor establishes the </span>
<span id="t1v_1031" class="t s4_1031">following architectural state as indicated: </span>
<span id="t1w_1031" class="t s3_1031">• </span><span id="t1x_1031" class="t s4_1031">The following bits in RFLAGS are cleared: CF, PF, AF, ZF, SF, OF, and RF. </span>
<span id="t1y_1031" class="t s3_1031">• </span><span id="t1z_1031" class="t s4_1031">FS and GS are restored to the values they had prior to the most recent enclave entry. </span>
<span id="t20_1031" class="t s3_1031">• </span><span id="t21_1031" class="t s4_1031">RIP is loaded with the AEP of interrupted enclave thread. </span>
<span id="t22_1031" class="t s3_1031">• </span><span id="t23_1031" class="t s4_1031">RSP is loaded from the URSP field in the enclave’s state-save area (SSA). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
