# HAPS VU13P

<img width="600" height="504" alt="image" src="https://github.com/user-attachments/assets/b2dd83ec-48be-4a44-9c5e-f701d9c23855" />
<img width="150" height="132" alt="image" src="https://github.com/user-attachments/assets/2fa62161-8c33-41dd-99cc-c8986b95fed4" />
<img width="250" height="89" alt="image" src="https://github.com/user-attachments/assets/b8f3c26e-95a6-43ca-b180-7a2bf4291bf3" />

---
### Features
* 1 Xilinx Virtex UltraScale+ XCVU13P FHGB2104 FPGA
* Selectable I/O voltage for HapsTrak 3 daughter board slots
* Configurable global clocks
* Real-time monitoring of voltage/current and temperature
* Physical JTAG Programming
* Xilinx Virtual Cable Programming
* 4 samtec APF6 connector (72 pairs GTY transceivers)
* 10 HapsTrak 3 connectors
* 1 on-board DDR4 16bit SDRAM 1GB
* 1 PMOD connectors
* QSFP supports applications up to 28G
* RJ45 10/100/1000M RGMII PHY chip(88E1518)


---
#### Block Diagram
<img width="650" height="867" alt="image" src="https://github.com/user-attachments/assets/96837013-f89b-4063-ae25-fa37abb4d3f7" />

<br><br>

#### Main Board Laypout: Top View
<img width="800" height="1027" alt="image" src="https://github.com/user-attachments/assets/9f5f3c7d-af85-4fdb-8d13-d539a9e5e397" />
