

================================================================
== Vitis HLS Report for 'Autocorrelation'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.768 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1278|     2559|  10.224 us|  20.472 us|  1278|  2559|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Autocorrelation_label0  |      320|      320|         2|          -|          -|   160|        no|
        |- Autocorrelation_label1  |      960|      960|         6|          -|          -|   160|        no|
        |- Autocorrelation_label2  |        9|        9|         1|          -|          -|     9|        no|
        |- Autocorrelation_label3  |      912|      912|         6|          -|          -|   152|        no|
        |- Autocorrelation_label4  |       18|       18|         2|          -|          -|     9|        no|
        |- Autocorrelation_label5  |      320|      320|         2|          -|          -|   160|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 17 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 29 
28 --> 27 
29 --> 30 
30 --> 29 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%smax = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 31 'alloca' 'smax' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 32 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:22]   --->   Operation 34 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 35 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln41 = store i16 0, i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 36 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 37 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%k_5 = load i8 %k" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 38 'load' 'k_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%icmp_ln49 = icmp_eq  i8 %k_5, i8 160" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 39 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln49 = add i8 %k_5, i8 1" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 40 'add' 'add_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body.split, void %for.end" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %k_5" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 42 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln49" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 43 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 44 'load' 'indata_load' <Predicate = (!icmp_ln49)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln49, i8 %k" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 45 'store' 'store_ln39' <Predicate = (!icmp_ln49)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%smax_load = load i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 46 'load' 'smax_load' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 47 'getelementptr' 'L_ACF_addr' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i16 %smax_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 48 'icmp' 'icmp_ln57' <Predicate = (icmp_ln49)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.else, void %if.end10" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 49 'br' 'br_ln57' <Predicate = (icmp_ln49)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %smax_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i32 %shl_ln" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 51 'sext' 'sext_ln60' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.51ns)   --->   "%tmp_8 = call i6 @gsm_norm, i64 %sext_ln60, i4 %bitoff" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 52 'call' 'tmp_8' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%smax_load_1 = load i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 53 'load' 'smax_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:50]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/gsm/gsm_lpc.c:54]   --->   Operation 55 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 56 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_3 : Operation 57 [1/1] (1.02ns)   --->   "%temp = call i16 @gsm_abs, i16 %indata_load" [data/benchmarks/gsm/gsm_lpc.c:51]   --->   Operation 57 'call' 'temp' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i16 %temp, i16 %smax_load_1" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 58 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.24ns)   --->   "%smax_1 = select i1 %icmp_ln52, i16 %temp, i16 %smax_load_1" [data/benchmarks/gsm/gsm_lpc.c:52]   --->   Operation 59 'select' 'smax_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln41 = store i16 %smax_1, i16 %smax" [data/benchmarks/gsm/gsm_lpc.c:41]   --->   Operation 60 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body" [data/benchmarks/gsm/gsm_lpc.c:49]   --->   Operation 61 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.76>
ST_4 : Operation 62 [1/2] (1.87ns)   --->   "%tmp_8 = call i6 @gsm_norm, i64 %sext_ln60, i4 %bitoff" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 62 'call' 'tmp_8' <Predicate = (!icmp_ln57)> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i6 %tmp_8" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 63 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%scalauto = sub i7 4, i7 %sext_ln60_1" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 64 'sub' 'scalauto' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end10"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%scalauto_2 = phi i7 %scalauto, void %if.else, i7 0, void %for.end"   --->   Operation 66 'phi' 'scalauto_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln62 = icmp_sgt  i7 %scalauto_2, i7 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 67 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln62 = add i7 %scalauto_2, i7 127" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 68 'add' 'add_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln62, i32 2, i32 6" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 69 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.70ns)   --->   "%icmp_ln62_1 = icmp_eq  i5 %tmp_11, i5 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 70 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %if.end32, void %Autocorrelation_label1" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 71 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 72 'alloca' 'k_2' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sub24_cast = zext i7 %add_ln62" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 73 'zext' 'sub24_cast' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.84ns)   --->   "%shr = lshr i32 16384, i32 %sub24_cast" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 74 'lshr' 'shr' <Predicate = (icmp_ln62_1)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty = trunc i32 %shr" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 75 'trunc' 'empty' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 76 'store' 'store_ln39' <Predicate = (icmp_ln62_1)> <Delay = 0.38>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 77 'br' 'br_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.17>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%k_6 = load i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 78 'load' 'k_6' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_eq  i8 %k_6, i8 160" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 79 'icmp' 'icmp_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln65 = add i8 %k_6, i8 1" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 80 'add' 'add_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc29.split, void %if.end32.loopexit" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 81 'br' 'br_ln65' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %k_6" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 82 'zext' 'zext_ln65' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%indata_addr_1 = getelementptr i16 %indata, i64 0, i64 %zext_ln65" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 83 'getelementptr' 'indata_addr_1' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (1.17ns)   --->   "%indata_load_1 = load i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 84 'load' 'indata_load_1' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln65, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 85 'store' 'store_ln39' <Predicate = (icmp_ln62_1 & !icmp_ln65)> <Delay = 0.38>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end32"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln62_1 & icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 87 'alloca' 'k_3' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%indata_addr_2 = getelementptr i16 %indata, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 88 'getelementptr' 'indata_addr_2' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 89 'load' 'sl' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 90 'store' 'store_ln39' <Predicate = (icmp_ln65) | (!icmp_ln62_1)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.17>
ST_6 : Operation 91 [1/2] (1.17ns)   --->   "%indata_load_1 = load i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 91 'load' 'indata_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_6 : Operation 92 [2/2] (0.99ns)   --->   "%tmp_9 = call i16 @gsm_mult_r, i16 %indata_load_1, i16 %empty" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 92 'call' 'tmp_9' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 2.06>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:66]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/gsm/gsm_lpc.c:68]   --->   Operation 94 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (0.88ns)   --->   "%tmp_9 = call i16 @gsm_mult_r, i16 %indata_load_1, i16 %empty" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 95 'call' 'tmp_9' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 96 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %tmp_9, i8 %indata_addr_1" [data/benchmarks/gsm/gsm_lpc.c:67]   --->   Operation 96 'store' 'store_ln67' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 97 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.17>
ST_8 : Operation 98 [1/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 98 'load' 'sl' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc38" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 99 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.17>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%k_7 = load i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 100 'load' 'k_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_7, i32 4" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 101 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_12, void %for.inc38.split, void %for.end39" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 102 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %k_7" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 103 'zext' 'zext_ln79' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:80]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/gsm/gsm_lpc.c:82]   --->   Operation 105 'specloopname' 'specloopname_ln82' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%L_ACF_addr_2 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln79" [data/benchmarks/gsm/gsm_lpc.c:81]   --->   Operation 106 'getelementptr' 'L_ACF_addr_2' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.71ns)   --->   "%store_ln81 = store i64 0, i4 %L_ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:81]   --->   Operation 107 'store' 'store_ln81' <Predicate = (!tmp_12)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln79 = add i5 %k_7, i5 31" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 108 'add' 'add_ln79' <Predicate = (!tmp_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln79, i5 %k_3" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 109 'store' 'store_ln39' <Predicate = (!tmp_12)> <Delay = 0.38>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc38" [data/benchmarks/gsm/gsm_lpc.c:79]   --->   Operation 110 'br' 'br_ln79' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 111 'alloca' 'idx' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 112 'alloca' 'i' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%empty_67 = alloca i32 1"   --->   Operation 113 'alloca' 'empty_67' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_68 = alloca i32 1"   --->   Operation 114 'alloca' 'empty_68' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_69 = alloca i32 1"   --->   Operation 115 'alloca' 'empty_69' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty_70 = alloca i32 1"   --->   Operation 116 'alloca' 'empty_70' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 117 'alloca' 'empty_71' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 118 'alloca' 'empty_72' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%empty_73 = alloca i32 1"   --->   Operation 119 'alloca' 'empty_73' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%empty_74 = alloca i32 1"   --->   Operation 120 'alloca' 'empty_74' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%empty_75 = alloca i32 1"   --->   Operation 121 'alloca' 'empty_75' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%indata_addr_4 = getelementptr i16 %indata, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 122 'getelementptr' 'indata_addr_4' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 123 'load' 'sl_2' <Predicate = (tmp_12)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%indata_addr_5 = getelementptr i16 %indata, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 124 'getelementptr' 'indata_addr_5' <Predicate = (tmp_12)> <Delay = 0.00>
ST_9 : Operation 125 [2/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 125 'load' 'sl_3' <Predicate = (tmp_12)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 8, i8 %i" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 126 'store' 'store_ln39' <Predicate = (tmp_12)> <Delay = 0.38>
ST_9 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx"   --->   Operation 127 'store' 'store_ln0' <Predicate = (tmp_12)> <Delay = 0.38>

State 10 <SV = 6> <Delay = 1.17>
ST_10 : Operation 128 [1/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 128 'load' 'sl_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 129 [1/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 129 'load' 'sl_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%indata_addr_6 = getelementptr i16 %indata, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 130 'getelementptr' 'indata_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 131 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%indata_addr_7 = getelementptr i16 %indata, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 132 'getelementptr' 'indata_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [2/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 133 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 11 <SV = 7> <Delay = 1.17>
ST_11 : Operation 134 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 134 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 135 [1/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 135 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 136 [1/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 136 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%indata_addr_8 = getelementptr i16 %indata, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 137 'getelementptr' 'indata_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [2/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 138 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%indata_addr_9 = getelementptr i16 %indata, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 139 'getelementptr' 'indata_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [2/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr_9" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 140 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 12 <SV = 8> <Delay = 4.56>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 141 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 142 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%indata_addr_3 = getelementptr i16 %indata, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 143 'getelementptr' 'indata_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 144 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%L_ACF_addr_3 = getelementptr i64 %L_ACF, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 145 'getelementptr' 'L_ACF_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [2/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 146 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 147 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 148 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%L_ACF_addr_4 = getelementptr i64 %L_ACF, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 149 'getelementptr' 'L_ACF_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 150 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 151 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 152 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 153 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 154 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 155 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 156 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 157 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp = add i17 %sext_ln111, i17 %sext_ln98_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 158 'add' 'tmp' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp_cast = sext i17 %tmp" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 159 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 160 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 161 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23 = add i17 %sext_ln111, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 161 'add' 'tmp23' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23_cast = sext i17 %tmp23" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 162 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 163 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 164 [1/1] (2.39ns) (grouped into DSP with root node tmp28)   --->   "%tmp27 = add i17 %sext_ln111, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 164 'add' 'tmp27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node tmp28)   --->   "%tmp27_cast = sext i17 %tmp27" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 165 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 166 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 167 [1/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr_9" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 167 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 168 'sext' 'sext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 169 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 170 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 170 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 171 [3/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 171 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 9> <Delay = 3.86>
ST_13 : Operation 172 [1/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 172 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 173 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 174 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 175 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 176 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 177 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 177 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 178 [1/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 178 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%L_ACF_addr_5 = getelementptr i64 %L_ACF, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 179 'getelementptr' 'L_ACF_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [2/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 180 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 181 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 182 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%L_ACF_addr_6 = getelementptr i64 %L_ACF, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 183 'getelementptr' 'L_ACF_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [2/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 184 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 185 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln104_2 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 186 'sext' 'sext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 187 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 188 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 188 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 189 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 189 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 190 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19 = add i17 %sext_ln98_1, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 190 'add' 'tmp19' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19_cast = sext i17 %tmp19" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 191 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 192 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [1/1] (2.39ns) (grouped into DSP with root node tmp22)   --->   "%tmp21 = add i17 %sext_ln89, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 193 'add' 'tmp21' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node tmp22)   --->   "%tmp21_cast = sext i17 %tmp21" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 194 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 195 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 196 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 196 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25 = add i17 %sext_ln104, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 197 'add' 'tmp25' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25_cast = sext i17 %tmp25" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 198 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 199 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 200 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 200 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 201 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 202 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (1.69ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29 = add i17 %sext_ln119, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 203 'add' 'tmp29' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29_cast = sext i17 %tmp29" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 204 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [3/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 205 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 206 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 206 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 207 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 208 [3/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 208 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 10> <Delay = 2.58>
ST_14 : Operation 209 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 209 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 210 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 211 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 211 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 212 [1/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 212 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 213 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 214 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 214 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%L_ACF_addr_7 = getelementptr i64 %L_ACF, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 215 'getelementptr' 'L_ACF_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [2/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 216 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 217 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (1.94ns)   --->   "%mul_ln111 = mul i32 %sext_ln111_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 218 'mul' 'mul_ln111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%mul_ln111_cast = sext i32 %mul_ln111" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 219 'sext' 'mul_ln111_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 220 'mul' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 221 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 221 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 222 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 223 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 224 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 225 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 226 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i32 %sext_ln111_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 226 'mul' 'mul_ln115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %mul_ln115" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 227 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (1.94ns)   --->   "%mul_ln116 = mul i32 %sext_ln111_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 228 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i32 %mul_ln116" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 229 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%L_ACF_addr_8 = getelementptr i64 %L_ACF, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 230 'getelementptr' 'L_ACF_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [2/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 231 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 232 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 232 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%sext_ln119_2 = sext i32 %mul_ln119" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 233 'sext' 'sext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 234 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 235 [1/1] (1.94ns)   --->   "%mul_ln120 = mul i32 %sext_ln119_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 235 'mul' 'mul_ln120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i32 %mul_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 236 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 237 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 238 [1/1] (1.94ns)   --->   "%mul_ln121 = mul i32 %sext_ln119_1, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 238 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i32 %mul_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 239 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 240 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 241 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 242 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 243 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%sext_ln123 = sext i32 %mul_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 243 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 244 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 245 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%sext_ln124 = sext i32 %mul_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 246 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 247 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 248 [2/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 248 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 11> <Delay = 3.17>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 249 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (1.94ns)   --->   "%mul_ln84 = mul i32 %sext_ln84_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 250 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i32 %mul_ln84" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 251 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (1.94ns)   --->   "%mul_ln86 = mul i32 %sext_ln86_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 252 'mul' 'mul_ln86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %mul_ln86" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 253 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 254 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%sext_ln91 = sext i32 %mul_ln89" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 255 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.94ns)   --->   "%mul_ln91 = mul i32 %sext_ln89_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 256 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (1.94ns)   --->   "%mul_ln93 = mul i32 %sext_ln93_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 257 'mul' 'mul_ln93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %mul_ln93" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 258 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 259 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%sext_ln102 = sext i32 %mul_ln98" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 260 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.94ns)   --->   "%mul_ln102 = mul i32 %sext_ln98_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 261 'mul' 'mul_ln102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 262 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%sext_ln107 = sext i32 %mul_ln104" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 263 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (1.94ns)   --->   "%mul_ln107 = mul i32 %sext_ln104_2, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 264 'mul' 'mul_ln107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 265 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%sext_ln109 = sext i32 %mul_ln108" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 266 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln109 = mul i32 %sext_ln104_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 267 'mul' 'mul_ln109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i32 %mul_ln109" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 268 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 269 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 270 'mul' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 271 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20_cast = sext i33 %tmp20" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 271 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 272 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 273 'mul' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 274 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26_cast = sext i33 %tmp26" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 274 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 275 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i33 %tmp28" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 276 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (1.94ns)   --->   "%mul_ln117 = mul i32 %sext_ln111_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 277 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i32 %mul_ln117" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 278 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 279 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 280 [1/1] (1.14ns)   --->   "%add_ln119_1 = add i64 %L_ACF_load, i64 %sext_ln84_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 280 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 281 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 282 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 283 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 283 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 284 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 284 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 285 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 285 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i33 %add_ln120_2" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 286 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 287 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 288 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 288 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i33 %add_ln121_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 289 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 290 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 291 'mul' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 292 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%sext_ln122 = sext i33 %tmp30" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 292 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 293 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 294 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 295 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 295 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i64 %L_ACF_load_6, i64 %sext_ln109_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 296 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 297 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i33 %add_ln124_2" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 298 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i64 %sext_ln124_1, i64 %add_ln124_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 299 'add' 'add_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 300 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%sext_ln125 = sext i32 %mul_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 301 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 302 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 303 [1/1] (1.94ns)   --->   "%mul_ln126 = mul i32 %sext_ln119_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 303 'mul' 'mul_ln126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%L_ACF_addr_9 = getelementptr i64 %L_ACF, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 304 'getelementptr' 'L_ACF_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [2/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 305 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%L_ACF_addr_10 = getelementptr i64 %L_ACF, i64 0, i64 8"   --->   Operation 306 'getelementptr' 'L_ACF_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [2/2] (0.71ns)   --->   "%L_ACF_load_9 = load i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 307 'load' 'L_ACF_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 308 [1/1] (0.38ns)   --->   "%store_ln124 = store i64 %add_ln124, i64 %empty_72" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 308 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>

State 16 <SV = 12> <Delay = 2.76>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i32 %mul_ln91" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 309 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i32 %mul_ln102" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 310 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %mul_ln107" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 311 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 312 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i33 %tmp22" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 313 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 314 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln119_3 = sext i33 %add_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 315 'sext' 'sext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_3 = add i64 %sext_ln119_3, i64 %add_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 316 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 317 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 317 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln119_4 = sext i33 %add_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 318 'sext' 'sext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 319 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln119_5 = sext i33 %add_ln119_6" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 320 'sext' 'sext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.89ns)   --->   "%add_ln119_7 = add i34 %sext_ln119_5, i34 %sext_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 321 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln119_6 = sext i34 %add_ln119_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 322 'sext' 'sext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i64 %sext_ln119_6, i64 %add_ln119_3" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 323 'add' 'add_ln119' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_1 = add i64 %L_ACF_load_2, i64 %tmp22_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 324 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 325 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 325 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i34 %add_ln120_3" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 326 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i64 %sext_ln120_2, i64 %add_ln120_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 327 'add' 'add_ln120' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i64 %L_ACF_load_3, i64 %sext_ln91_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 328 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 329 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 329 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i34 %add_ln121_3" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 330 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i64 %sext_ln121_2, i64 %add_ln121_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 331 'add' 'add_ln121' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i64 %L_ACF_load_4, i64 %sext_ln108" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 332 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 333 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 333 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i34 %add_ln122_2" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 334 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i64 %sext_ln122_1, i64 %add_ln122_1" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 335 'add' 'add_ln122' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_1 = add i64 %L_ACF_load_5, i64 %sext_ln102_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 336 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 337 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 337 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i33 %add_ln123_3" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 338 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln123 = add i64 %sext_ln123_1, i64 %add_ln123_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 339 'add' 'add_ln123' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 340 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 340 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i33 %add_ln125_1" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 341 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (1.14ns)   --->   "%add_ln125 = add i64 %sext_ln125_1, i64 %L_ACF_load_7" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 342 'add' 'add_ln125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i32 %mul_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 343 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 344 [1/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 344 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 345 [1/1] (1.14ns)   --->   "%add_ln126 = add i64 %L_ACF_load_8, i64 %sext_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 345 'add' 'add_ln126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 346 [1/2] (0.71ns)   --->   "%L_ACF_load_9 = load i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 346 'load' 'L_ACF_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 347 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %L_ACF_load_9, i64 %empty_75" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 347 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 348 [1/1] (0.38ns)   --->   "%store_ln126 = store i64 %add_ln126, i64 %empty_74" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 348 'store' 'store_ln126' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 349 [1/1] (0.38ns)   --->   "%store_ln125 = store i64 %add_ln125, i64 %empty_73" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 349 'store' 'store_ln125' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 350 [1/1] (0.38ns)   --->   "%store_ln123 = store i64 %add_ln123, i64 %empty_71" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 350 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 351 [1/1] (0.38ns)   --->   "%store_ln122 = store i64 %add_ln122, i64 %empty_70" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 351 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 352 [1/1] (0.38ns)   --->   "%store_ln121 = store i64 %add_ln121, i64 %empty_69" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 352 'store' 'store_ln121' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 353 [1/1] (0.38ns)   --->   "%store_ln120 = store i64 %add_ln120, i64 %empty_68" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 353 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 354 [1/1] (0.38ns)   --->   "%store_ln119 = store i64 %add_ln119, i64 %empty_67" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 354 'store' 'store_ln119' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc318" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 355 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 1.88>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%idx_load = load i8 %idx" [data/benchmarks/gsm/gsm_lpc.c:43]   --->   Operation 356 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%i_10 = load i8 %i" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 357 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.70ns)   --->   "%icmp_ln129 = icmp_eq  i8 %i_10, i8 160" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 358 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.70ns)   --->   "%add_ln139 = add i8 %idx_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 359 'add' 'add_ln139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc318.split, void %Autocorrelation_label4" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 360 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.70ns)   --->   "%add_ln131 = add i8 %idx_load, i8 8" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 361 'add' 'add_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %add_ln131" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 362 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%indata_addr_10 = getelementptr i16 %indata, i64 0, i64 %zext_ln131" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 363 'getelementptr' 'indata_addr_10' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_17 : Operation 364 [2/2] (1.17ns)   --->   "%sl_8 = load i8 %indata_addr_10" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 364 'load' 'sl_8' <Predicate = (!icmp_ln129)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_17 : Operation 365 [1/1] (0.70ns)   --->   "%i_11 = add i8 %i_10, i8 1" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 365 'add' 'i_11' <Predicate = (!icmp_ln129)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %i_11, i8 %i" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 366 'store' 'store_ln39' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_17 : Operation 367 [1/1] (0.38ns)   --->   "%store_ln139 = store i8 %add_ln139, i8 %idx" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 367 'store' 'store_ln139' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 368 'alloca' 'k_4' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%p_load55 = load i64 %empty_67" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 369 'load' 'p_load55' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%p_load53 = load i64 %empty_68" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 370 'load' 'p_load53' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.71ns)   --->   "%store_ln132 = store i64 %p_load55, i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 371 'store' 'store_ln132' <Predicate = (icmp_ln129)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 372 [1/1] (0.71ns)   --->   "%store_ln133 = store i64 %p_load53, i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 372 'store' 'store_ln133' <Predicate = (icmp_ln129)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 373 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 373 'store' 'store_ln39' <Predicate = (icmp_ln129)> <Delay = 0.38>

State 18 <SV = 14> <Delay = 1.88>
ST_18 : Operation 374 [1/1] (0.70ns)   --->   "%add_ln43 = add i8 %idx_load, i8 7" [data/benchmarks/gsm/gsm_lpc.c:43]   --->   Operation 374 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %add_ln43" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 375 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/2] (1.17ns)   --->   "%sl_8 = load i8 %indata_addr_10" [data/benchmarks/gsm/gsm_lpc.c:131]   --->   Operation 376 'load' 'sl_8' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%indata_addr_11 = getelementptr i16 %indata, i64 0, i64 %zext_ln39" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 377 'getelementptr' 'indata_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 378 [2/2] (1.17ns)   --->   "%indata_load_11 = load i8 %indata_addr_11" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 378 'load' 'indata_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_18 : Operation 379 [1/1] (0.70ns)   --->   "%add_ln134 = add i8 %idx_load, i8 6" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 379 'add' 'add_ln134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %add_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 380 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%indata_addr_12 = getelementptr i16 %indata, i64 0, i64 %zext_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 381 'getelementptr' 'indata_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 382 [2/2] (1.17ns)   --->   "%indata_load_12 = load i8 %indata_addr_12" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 382 'load' 'indata_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 19 <SV = 15> <Delay = 4.65>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%p_load54 = load i64 %empty_67" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 383 'load' 'p_load54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%p_load52 = load i64 %empty_68" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 384 'load' 'p_load52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%p_load50 = load i64 %empty_69" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 385 'load' 'p_load50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i16 %sl_8" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 386 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (1.94ns)   --->   "%mul_ln132 = mul i32 %sext_ln132, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 387 'mul' 'mul_ln132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i32 %mul_ln132" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 388 'sext' 'sext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %sext_ln132_1, i64 %p_load54" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 389 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 390 [1/2] (1.17ns)   --->   "%indata_load_11 = load i8 %indata_addr_11" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 390 'load' 'indata_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %indata_load_11" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 391 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (1.94ns)   --->   "%mul_ln133 = mul i32 %sext_ln133, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 392 'mul' 'mul_ln133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i32 %mul_ln133" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 393 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (1.14ns)   --->   "%add_ln133 = add i64 %sext_ln133_1, i64 %p_load52" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 394 'add' 'add_ln133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 395 [1/2] (1.17ns)   --->   "%indata_load_12 = load i8 %indata_addr_12" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 395 'load' 'indata_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i16 %indata_load_12" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 396 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (1.94ns)   --->   "%mul_ln134 = mul i32 %sext_ln134, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 397 'mul' 'mul_ln134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i32 %mul_ln134" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 398 'sext' 'sext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (1.14ns)   --->   "%add_ln134_1 = add i64 %sext_ln134_1, i64 %p_load50" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 399 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/1] (0.70ns)   --->   "%add_ln135 = add i8 %idx_load, i8 5" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 400 'add' 'add_ln135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %add_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 401 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%indata_addr_13 = getelementptr i16 %indata, i64 0, i64 %zext_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 402 'getelementptr' 'indata_addr_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [2/2] (1.17ns)   --->   "%indata_load_13 = load i8 %indata_addr_13" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 403 'load' 'indata_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_19 : Operation 404 [1/1] (0.70ns)   --->   "%add_ln136 = add i8 %idx_load, i8 4" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 404 'add' 'add_ln136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %add_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 405 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%indata_addr_14 = getelementptr i16 %indata, i64 0, i64 %zext_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 406 'getelementptr' 'indata_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [2/2] (1.17ns)   --->   "%indata_load_14 = load i8 %indata_addr_14" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 407 'load' 'indata_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_19 : Operation 408 [1/1] (0.38ns)   --->   "%store_ln134 = store i64 %add_ln134_1, i64 %empty_69" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 408 'store' 'store_ln134' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 409 [1/1] (0.38ns)   --->   "%store_ln133 = store i64 %add_ln133, i64 %empty_68" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 409 'store' 'store_ln133' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 410 [1/1] (0.38ns)   --->   "%store_ln132 = store i64 %add_ln132, i64 %empty_67" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 410 'store' 'store_ln132' <Predicate = true> <Delay = 0.38>

State 20 <SV = 16> <Delay = 4.65>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%p_load48 = load i64 %empty_70" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 411 'load' 'p_load48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%p_load46 = load i64 %empty_71" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 412 'load' 'p_load46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 413 [1/2] (1.17ns)   --->   "%indata_load_13 = load i8 %indata_addr_13" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 413 'load' 'indata_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i16 %indata_load_13" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 414 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 415 [1/1] (1.94ns)   --->   "%mul_ln135 = mul i32 %sext_ln135, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 415 'mul' 'mul_ln135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i32 %mul_ln135" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 416 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (1.14ns)   --->   "%add_ln135_1 = add i64 %sext_ln135_1, i64 %p_load48" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 417 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 418 [1/2] (1.17ns)   --->   "%indata_load_14 = load i8 %indata_addr_14" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 418 'load' 'indata_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i16 %indata_load_14" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 419 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (1.94ns)   --->   "%mul_ln136 = mul i32 %sext_ln136, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 420 'mul' 'mul_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i32 %mul_ln136" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 421 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (1.14ns)   --->   "%add_ln136_1 = add i64 %sext_ln136_1, i64 %p_load46" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 422 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.70ns)   --->   "%add_ln137 = add i8 %idx_load, i8 3" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 423 'add' 'add_ln137' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %add_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 424 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%indata_addr_15 = getelementptr i16 %indata, i64 0, i64 %zext_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 425 'getelementptr' 'indata_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [2/2] (1.17ns)   --->   "%indata_load_15 = load i8 %indata_addr_15" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 426 'load' 'indata_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 427 [1/1] (0.70ns)   --->   "%add_ln138 = add i8 %idx_load, i8 2" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 427 'add' 'add_ln138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %add_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 428 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%indata_addr_16 = getelementptr i16 %indata, i64 0, i64 %zext_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 429 'getelementptr' 'indata_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 430 [2/2] (1.17ns)   --->   "%indata_load_16 = load i8 %indata_addr_16" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 430 'load' 'indata_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_20 : Operation 431 [1/1] (0.38ns)   --->   "%store_ln136 = store i64 %add_ln136_1, i64 %empty_71" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 431 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_20 : Operation 432 [1/1] (0.38ns)   --->   "%store_ln135 = store i64 %add_ln135_1, i64 %empty_70" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 432 'store' 'store_ln135' <Predicate = true> <Delay = 0.38>

State 21 <SV = 17> <Delay = 4.65>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "%p_load44 = load i64 %empty_72" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 433 'load' 'p_load44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%p_load42 = load i64 %empty_73" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 434 'load' 'p_load42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 435 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 436 [1/2] (1.17ns)   --->   "%indata_load_15 = load i8 %indata_addr_15" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 436 'load' 'indata_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i16 %indata_load_15" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 437 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 438 [1/1] (1.94ns)   --->   "%mul_ln137 = mul i32 %sext_ln137, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 438 'mul' 'mul_ln137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i32 %mul_ln137" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 439 'sext' 'sext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 440 [1/1] (1.14ns)   --->   "%add_ln137_1 = add i64 %sext_ln137_1, i64 %p_load44" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 440 'add' 'add_ln137_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 441 [1/2] (1.17ns)   --->   "%indata_load_16 = load i8 %indata_addr_16" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 441 'load' 'indata_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i16 %indata_load_16" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 442 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 443 [1/1] (1.94ns)   --->   "%mul_ln138 = mul i32 %sext_ln138, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 443 'mul' 'mul_ln138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i32 %mul_ln138" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 444 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 445 [1/1] (1.14ns)   --->   "%add_ln138_1 = add i64 %sext_ln138_1, i64 %p_load42" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 445 'add' 'add_ln138_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %add_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 446 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%indata_addr_17 = getelementptr i16 %indata, i64 0, i64 %zext_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 447 'getelementptr' 'indata_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 448 [2/2] (1.17ns)   --->   "%indata_load_17 = load i8 %indata_addr_17" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 448 'load' 'indata_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 449 [1/1] (0.00ns)   --->   "%indata_addr_18 = getelementptr i16 %indata, i64 0, i64 %zext_ln129" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 449 'getelementptr' 'indata_addr_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 450 [2/2] (1.17ns)   --->   "%indata_load_18 = load i8 %indata_addr_18" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 450 'load' 'indata_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_21 : Operation 451 [1/1] (0.38ns)   --->   "%store_ln138 = store i64 %add_ln138_1, i64 %empty_73" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 451 'store' 'store_ln138' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 452 [1/1] (0.38ns)   --->   "%store_ln137 = store i64 %add_ln137_1, i64 %empty_72" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 452 'store' 'store_ln137' <Predicate = true> <Delay = 0.38>

State 22 <SV = 18> <Delay = 4.65>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%p_load40 = load i64 %empty_74" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 453 'load' 'p_load40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_75" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 454 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 152, i64 152, i64 152" [data/benchmarks/gsm/gsm_lpc.c:130]   --->   Operation 455 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 456 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gsm/gsm_lpc.c:141]   --->   Operation 456 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 457 [1/2] (1.17ns)   --->   "%indata_load_17 = load i8 %indata_addr_17" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 457 'load' 'indata_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i16 %indata_load_17" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 458 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 459 [1/1] (1.94ns)   --->   "%mul_ln139 = mul i32 %sext_ln139, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 459 'mul' 'mul_ln139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i32 %mul_ln139" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 460 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 461 [1/1] (1.14ns)   --->   "%add_ln139_1 = add i64 %sext_ln139_1, i64 %p_load40" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 461 'add' 'add_ln139_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 462 [1/2] (1.17ns)   --->   "%indata_load_18 = load i8 %indata_addr_18" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 462 'load' 'indata_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i16 %indata_load_18" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 463 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (1.94ns)   --->   "%mul_ln140 = mul i32 %sext_ln140, i32 %sext_ln132" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 464 'mul' 'mul_ln140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i32 %mul_ln140" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 465 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (1.14ns)   --->   "%add_ln140 = add i64 %sext_ln140_1, i64 %p_load" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 466 'add' 'add_ln140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 467 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %add_ln140, i64 %empty_75" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 467 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 468 [1/1] (0.38ns)   --->   "%store_ln139 = store i64 %add_ln139_1, i64 %empty_74" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 468 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc318" [data/benchmarks/gsm/gsm_lpc.c:129]   --->   Operation 469 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 23 <SV = 14> <Delay = 0.71>
ST_23 : Operation 470 [1/1] (0.00ns)   --->   "%p_load51 = load i64 %empty_69" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 470 'load' 'p_load51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%p_load49 = load i64 %empty_70" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 471 'load' 'p_load49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 472 [1/1] (0.71ns)   --->   "%store_ln134 = store i64 %p_load51, i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 472 'store' 'store_ln134' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_23 : Operation 473 [1/1] (0.71ns)   --->   "%store_ln135 = store i64 %p_load49, i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 473 'store' 'store_ln135' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 24 <SV = 15> <Delay = 0.71>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%p_load47 = load i64 %empty_71" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 474 'load' 'p_load47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (0.00ns)   --->   "%p_load45 = load i64 %empty_72" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 475 'load' 'p_load45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 476 [1/1] (0.71ns)   --->   "%store_ln136 = store i64 %p_load47, i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 476 'store' 'store_ln136' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_24 : Operation 477 [1/1] (0.71ns)   --->   "%store_ln137 = store i64 %p_load45, i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 477 'store' 'store_ln137' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 25 <SV = 16> <Delay = 0.71>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%p_load43 = load i64 %empty_73" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 478 'load' 'p_load43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%p_load41 = load i64 %empty_74" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 479 'load' 'p_load41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.71ns)   --->   "%store_ln138 = store i64 %p_load43, i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 480 'store' 'store_ln138' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_25 : Operation 481 [1/1] (0.71ns)   --->   "%store_ln139 = store i64 %p_load41, i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 481 'store' 'store_ln139' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 26 <SV = 17> <Delay = 0.71>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%p_load39 = load i64 %empty_75" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 482 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 483 [1/1] (0.71ns)   --->   "%store_ln140 = store i64 %p_load39, i4 %L_ACF_addr_10" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 483 'store' 'store_ln140' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc327" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 484 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 27 <SV = 18> <Delay = 1.09>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%k_8 = load i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 485 'load' 'k_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_8, i32 4" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 486 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_13, void %for.inc327.split, void %for.end329" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 487 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %k_8" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 488 'zext' 'zext_ln144' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 489 [1/1] (0.00ns)   --->   "%L_ACF_addr_11 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln144" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 489 'getelementptr' 'L_ACF_addr_11' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 490 [2/2] (0.71ns)   --->   "%L_ACF_load_10 = load i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 490 'load' 'L_ACF_load_10' <Predicate = (!tmp_13)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_27 : Operation 491 [1/1] (0.70ns)   --->   "%add_ln144 = add i5 %k_8, i5 31" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 491 'add' 'add_ln144' <Predicate = (!tmp_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 492 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln144, i5 %k_4" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 492 'store' 'store_ln39' <Predicate = (!tmp_13)> <Delay = 0.38>
ST_27 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln62, void %if.end344, void %Autocorrelation_label5" [data/benchmarks/gsm/gsm_lpc.c:150]   --->   Operation 493 'br' 'br_ln150' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%idx68 = alloca i32 1"   --->   Operation 494 'alloca' 'idx68' <Predicate = (tmp_13 & icmp_ln62)> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx68"   --->   Operation 495 'store' 'store_ln0' <Predicate = (tmp_13 & icmp_ln62)> <Delay = 0.38>
ST_27 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 496 'br' 'br_ln152' <Predicate = (tmp_13 & icmp_ln62)> <Delay = 0.00>

State 28 <SV = 19> <Delay = 1.42>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:145]   --->   Operation 497 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/gsm/gsm_lpc.c:147]   --->   Operation 498 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/2] (0.71ns)   --->   "%L_ACF_load_10 = load i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 499 'load' 'L_ACF_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln146 = shl i64 %L_ACF_load_10, i64 1" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 500 'shl' 'shl_ln146' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (0.71ns)   --->   "%store_ln146 = store i64 %shl_ln146, i4 %L_ACF_addr_11" [data/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 501 'store' 'store_ln146' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc327" [data/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 502 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 1.17>
ST_29 : Operation 503 [1/1] (0.00ns)   --->   "%idx68_load = load i8 %idx68" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 503 'load' 'idx68_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_29 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln152 = icmp_eq  i8 %idx68_load, i8 160" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 504 'icmp' 'icmp_ln152' <Predicate = (icmp_ln62)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 505 [1/1] (0.70ns)   --->   "%add_ln152 = add i8 %idx68_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 505 'add' 'add_ln152' <Predicate = (icmp_ln62)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.inc341.split, void %if.end344.loopexit" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 506 'br' 'br_ln152' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %idx68_load" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 507 'zext' 'zext_ln152' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%indata_addr_19 = getelementptr i16 %indata, i64 0, i64 %zext_ln152" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 508 'getelementptr' 'indata_addr_19' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.00>
ST_29 : Operation 509 [2/2] (1.17ns)   --->   "%indata_load_19 = load i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 509 'load' 'indata_load_19' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_29 : Operation 510 [1/1] (0.38ns)   --->   "%store_ln152 = store i8 %add_ln152, i8 %idx68" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 510 'store' 'store_ln152' <Predicate = (icmp_ln62 & !icmp_ln152)> <Delay = 0.38>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end344"   --->   Operation 511 'br' 'br_ln0' <Predicate = (icmp_ln62 & icmp_ln152)> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [data/benchmarks/gsm/gsm_lpc.c:157]   --->   Operation 512 'ret' 'ret_ln157' <Predicate = (icmp_ln152) | (!icmp_ln62)> <Delay = 0.00>

State 30 <SV = 20> <Delay = 3.19>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:153]   --->   Operation 513 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gsm/gsm_lpc.c:155]   --->   Operation 514 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 515 [1/2] (1.17ns)   --->   "%indata_load_19 = load i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 515 'load' 'indata_load_19' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%scalauto_2cast = zext i7 %scalauto_2" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 516 'zext' 'scalauto_2cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.84ns)   --->   "%shl_ln154 = shl i16 %indata_load_19, i16 %scalauto_2cast" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 517 'shl' 'shl_ln154' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/1] (1.17ns)   --->   "%store_ln154 = store i16 %shl_ln154, i8 %indata_addr_19" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 518 'store' 'store_ln154' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 519 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('k', data/benchmarks/gsm/gsm_lpc.c:39) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 0 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [8]  (0.387 ns)

 <State 2>: 2.420ns
The critical path consists of the following:
	'load' operation 16 bit ('smax_load', data/benchmarks/gsm/gsm_lpc.c:57) on local variable 'smax', data/benchmarks/gsm/gsm_lpc.c:41 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', data/benchmarks/gsm/gsm_lpc.c:57) [32]  (0.785 ns)
	'call' operation 6 bit ('tmp_8', data/benchmarks/gsm/gsm_lpc.c:60) to 'gsm_norm' [37]  (1.513 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 3.620ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load', data/benchmarks/gsm/gsm_lpc.c:51) on array 'indata' [22]  (1.177 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:51) to 'gsm_abs' [23]  (1.028 ns)
	'icmp' operation 1 bit ('icmp_ln52', data/benchmarks/gsm/gsm_lpc.c:52) [24]  (0.785 ns)
	'select' operation 16 bit ('smax', data/benchmarks/gsm/gsm_lpc.c:52) [25]  (0.243 ns)
	'store' operation 0 bit ('store_ln41', data/benchmarks/gsm/gsm_lpc.c:41) of variable 'smax', data/benchmarks/gsm/gsm_lpc.c:52 on local variable 'smax', data/benchmarks/gsm/gsm_lpc.c:41 [27]  (0.387 ns)

 <State 4>: 4.768ns
The critical path consists of the following:
	'call' operation 6 bit ('tmp_8', data/benchmarks/gsm/gsm_lpc.c:60) to 'gsm_norm' [37]  (1.874 ns)
	'sub' operation 7 bit ('scalauto', data/benchmarks/gsm/gsm_lpc.c:60) [39]  (0.706 ns)
	multiplexor before 'phi' operation 7 bit ('scalauto') with incoming values : ('scalauto', data/benchmarks/gsm/gsm_lpc.c:60) [42]  (0.387 ns)
	'phi' operation 7 bit ('scalauto') with incoming values : ('scalauto', data/benchmarks/gsm/gsm_lpc.c:60) [42]  (0.000 ns)
	'add' operation 7 bit ('add_ln62', data/benchmarks/gsm/gsm_lpc.c:62) [44]  (0.706 ns)
	'icmp' operation 1 bit ('icmp_ln62_1', data/benchmarks/gsm/gsm_lpc.c:62) [46]  (0.707 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 0 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [53]  (0.387 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('indata_addr_2', data/benchmarks/gsm/gsm_lpc.c:73) [74]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [75]  (1.177 ns)

 <State 6>: 2.173ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_1', data/benchmarks/gsm/gsm_lpc.c:67) on array 'indata' [65]  (1.177 ns)
	'call' operation 16 bit ('tmp_9', data/benchmarks/gsm/gsm_lpc.c:67) to 'gsm_mult_r' [66]  (0.996 ns)

 <State 7>: 2.065ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_9', data/benchmarks/gsm/gsm_lpc.c:67) to 'gsm_mult_r' [66]  (0.888 ns)
	'store' operation 0 bit ('store_ln67', data/benchmarks/gsm/gsm_lpc.c:67) of variable 'tmp_9', data/benchmarks/gsm/gsm_lpc.c:67 on array 'indata' [67]  (1.177 ns)

 <State 8>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [75]  (1.177 ns)

 <State 9>: 1.177ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('indata_addr_4', data/benchmarks/gsm/gsm_lpc.c:88) [117]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:88) on array 'indata' [118]  (1.177 ns)

 <State 10>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:88) on array 'indata' [118]  (1.177 ns)

 <State 11>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:97) on array 'indata' [136]  (1.177 ns)

 <State 12>: 4.569ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:110) on array 'indata' [162]  (1.177 ns)
	'add' operation 17 bit of DSP[187] ('tmp27', data/benchmarks/gsm/gsm_lpc.c:111) [185]  (2.396 ns)
	'mul' operation 33 bit of DSP[187] ('tmp28', data/benchmarks/gsm/gsm_lpc.c:111) [187]  (0.996 ns)

 <State 13>: 3.869ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:85) on array 'indata' [109]  (1.177 ns)
	'add' operation 17 bit of DSP[228] ('tmp25', data/benchmarks/gsm/gsm_lpc.c:104) [181]  (1.696 ns)
	'mul' operation 33 bit of DSP[228] ('tmp26', data/benchmarks/gsm/gsm_lpc.c:104) [183]  (0.996 ns)

 <State 14>: 2.585ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln111', data/benchmarks/gsm/gsm_lpc.c:111) [165]  (1.940 ns)
	'add' operation 33 bit of DSP[209] ('add_ln119_5', data/benchmarks/gsm/gsm_lpc.c:119) [209]  (0.645 ns)

 <State 15>: 3.170ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln109', data/benchmarks/gsm/gsm_lpc.c:109) [157]  (1.940 ns)
	'add' operation 64 bit ('add_ln124_1', data/benchmarks/gsm/gsm_lpc.c:124) [248]  (0.000 ns)
	'add' operation 64 bit ('add_ln124', data/benchmarks/gsm/gsm_lpc.c:124) [251]  (0.843 ns)
	'store' operation 0 bit ('store_ln124', data/benchmarks/gsm/gsm_lpc.c:124) of variable 'add_ln124', data/benchmarks/gsm/gsm_lpc.c:124 on local variable 'empty_72' [267]  (0.387 ns)

 <State 16>: 2.765ns
The critical path consists of the following:
	'add' operation 33 bit of DSP[207] ('add_ln119_4', data/benchmarks/gsm/gsm_lpc.c:119) [207]  (0.645 ns)
	'add' operation 34 bit ('add_ln119_7', data/benchmarks/gsm/gsm_lpc.c:119) [212]  (0.890 ns)
	'add' operation 64 bit ('add_ln119', data/benchmarks/gsm/gsm_lpc.c:119) [214]  (0.843 ns)
	'store' operation 0 bit ('store_ln119', data/benchmarks/gsm/gsm_lpc.c:119) of variable 'add_ln119', data/benchmarks/gsm/gsm_lpc.c:119 on local variable 'empty_67' [272]  (0.387 ns)

 <State 17>: 1.882ns
The critical path consists of the following:
	'load' operation 8 bit ('idx_load', data/benchmarks/gsm/gsm_lpc.c:43) on local variable 'idx' [277]  (0.000 ns)
	'add' operation 8 bit ('add_ln131', data/benchmarks/gsm/gsm_lpc.c:131) [297]  (0.705 ns)
	'getelementptr' operation 8 bit ('indata_addr_10', data/benchmarks/gsm/gsm_lpc.c:131) [299]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:131) on array 'indata' [300]  (1.177 ns)

 <State 18>: 1.882ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln43', data/benchmarks/gsm/gsm_lpc.c:43) [295]  (0.705 ns)
	'getelementptr' operation 8 bit ('indata_addr_11', data/benchmarks/gsm/gsm_lpc.c:133) [305]  (0.000 ns)
	'load' operation 16 bit ('indata_load_11', data/benchmarks/gsm/gsm_lpc.c:133) on array 'indata' [306]  (1.177 ns)

 <State 19>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_12', data/benchmarks/gsm/gsm_lpc.c:134) on array 'indata' [314]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln134', data/benchmarks/gsm/gsm_lpc.c:134) [316]  (1.940 ns)
	'add' operation 64 bit ('add_ln134_1', data/benchmarks/gsm/gsm_lpc.c:134) [318]  (1.147 ns)
	'store' operation 0 bit ('store_ln134', data/benchmarks/gsm/gsm_lpc.c:134) of variable 'add_ln134_1', data/benchmarks/gsm/gsm_lpc.c:134 on local variable 'empty_69' [371]  (0.387 ns)

 <State 20>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_14', data/benchmarks/gsm/gsm_lpc.c:136) on array 'indata' [330]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln136', data/benchmarks/gsm/gsm_lpc.c:136) [332]  (1.940 ns)
	'add' operation 64 bit ('add_ln136_1', data/benchmarks/gsm/gsm_lpc.c:136) [334]  (1.147 ns)
	'store' operation 0 bit ('store_ln136', data/benchmarks/gsm/gsm_lpc.c:136) of variable 'add_ln136_1', data/benchmarks/gsm/gsm_lpc.c:136 on local variable 'empty_71' [369]  (0.387 ns)

 <State 21>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_16', data/benchmarks/gsm/gsm_lpc.c:138) on array 'indata' [346]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln138', data/benchmarks/gsm/gsm_lpc.c:138) [348]  (1.940 ns)
	'add' operation 64 bit ('add_ln138_1', data/benchmarks/gsm/gsm_lpc.c:138) [350]  (1.147 ns)
	'store' operation 0 bit ('store_ln138', data/benchmarks/gsm/gsm_lpc.c:138) of variable 'add_ln138_1', data/benchmarks/gsm/gsm_lpc.c:138 on local variable 'empty_73' [367]  (0.387 ns)

 <State 22>: 4.651ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_18', data/benchmarks/gsm/gsm_lpc.c:140) on array 'indata' [359]  (1.177 ns)
	'mul' operation 32 bit ('mul_ln140', data/benchmarks/gsm/gsm_lpc.c:140) [361]  (1.940 ns)
	'add' operation 64 bit ('add_ln140', data/benchmarks/gsm/gsm_lpc.c:140) [363]  (1.147 ns)
	'store' operation 0 bit ('store_ln140', data/benchmarks/gsm/gsm_lpc.c:140) of variable 'add_ln140', data/benchmarks/gsm/gsm_lpc.c:140 on local variable 'empty_75' [365]  (0.387 ns)

 <State 23>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load51', data/benchmarks/gsm/gsm_lpc.c:134) on local variable 'empty_69' [381]  (0.000 ns)
	'store' operation 0 bit ('store_ln134', data/benchmarks/gsm/gsm_lpc.c:134) of variable 'p_load51', data/benchmarks/gsm/gsm_lpc.c:134 on array 'L_ACF' [390]  (0.714 ns)

 <State 24>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load47', data/benchmarks/gsm/gsm_lpc.c:136) on local variable 'empty_71' [383]  (0.000 ns)
	'store' operation 0 bit ('store_ln136', data/benchmarks/gsm/gsm_lpc.c:136) of variable 'p_load47', data/benchmarks/gsm/gsm_lpc.c:136 on array 'L_ACF' [392]  (0.714 ns)

 <State 25>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load43', data/benchmarks/gsm/gsm_lpc.c:138) on local variable 'empty_73' [385]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', data/benchmarks/gsm/gsm_lpc.c:138) of variable 'p_load43', data/benchmarks/gsm/gsm_lpc.c:138 on array 'L_ACF' [394]  (0.714 ns)

 <State 26>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load39', data/benchmarks/gsm/gsm_lpc.c:140) on local variable 'empty_75' [387]  (0.000 ns)
	'store' operation 0 bit ('store_ln140', data/benchmarks/gsm/gsm_lpc.c:140) of variable 'p_load39', data/benchmarks/gsm/gsm_lpc.c:140 on array 'L_ACF' [396]  (0.714 ns)

 <State 27>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('k', data/benchmarks/gsm/gsm_lpc.c:144) on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [400]  (0.000 ns)
	'add' operation 5 bit ('add_ln144', data/benchmarks/gsm/gsm_lpc.c:144) [411]  (0.707 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of variable 'add_ln144', data/benchmarks/gsm/gsm_lpc.c:144 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [412]  (0.387 ns)

 <State 28>: 1.428ns
The critical path consists of the following:
	'load' operation 64 bit ('L_ACF_load_10', data/benchmarks/gsm/gsm_lpc.c:146) on array 'L_ACF' [408]  (0.714 ns)
	'shl' operation 64 bit ('shl_ln146', data/benchmarks/gsm/gsm_lpc.c:146) [409]  (0.000 ns)
	'store' operation 0 bit ('store_ln146', data/benchmarks/gsm/gsm_lpc.c:146) of variable 'shl_ln146', data/benchmarks/gsm/gsm_lpc.c:146 on array 'L_ACF' [410]  (0.714 ns)

 <State 29>: 1.177ns
The critical path consists of the following:
	'load' operation 8 bit ('idx68_load', data/benchmarks/gsm/gsm_lpc.c:152) on local variable 'idx68' [421]  (0.000 ns)
	'getelementptr' operation 8 bit ('indata_addr_19', data/benchmarks/gsm/gsm_lpc.c:154) [429]  (0.000 ns)
	'load' operation 16 bit ('indata_load_19', data/benchmarks/gsm/gsm_lpc.c:154) on array 'indata' [430]  (1.177 ns)

 <State 30>: 3.198ns
The critical path consists of the following:
	'load' operation 16 bit ('indata_load_19', data/benchmarks/gsm/gsm_lpc.c:154) on array 'indata' [430]  (1.177 ns)
	'shl' operation 16 bit ('shl_ln154', data/benchmarks/gsm/gsm_lpc.c:154) [432]  (0.844 ns)
	'store' operation 0 bit ('store_ln154', data/benchmarks/gsm/gsm_lpc.c:154) of variable 'shl_ln154', data/benchmarks/gsm/gsm_lpc.c:154 on array 'indata' [433]  (1.177 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
