{"vcs1":{"timestamp_begin":1708595128.520080874, "rt":3.09, "ut":0.22, "st":0.22}}
{"vcselab":{"timestamp_begin":1708595131.672576277, "rt":2.66, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1708595134.405388402, "rt":0.36, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708595128.043511540}
{"VCS_COMP_START_TIME": 1708595128.043511540}
{"VCS_COMP_END_TIME": 1708595136.954667993}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329956}}
{"stitch_vcselab": {"peak_mem": 231644}}
