config ARCH_ZYNQ
	bool "Xilinx Zynq ARM Cortex A9 Platform" if ARCH_MULTI_V7
	select ARM_AMBA
	select ARM_GIC
	select COMMON_CLK
	select CPU_V7
	select GENERIC_CLOCKEVENTS
	select ICST
	select MIGHT_HAVE_CACHE_L2X0
	select USE_OF
	select SPARSE_IRQ
	select HAVE_SMP
	select CACHE_L2X0
	select ARCH_REQUIRE_GPIOLIB
	select COMMON_CLK
	select ARCH_HAS_CPUFREQ
	select ARCH_HAS_OPP
	select MIGHT_HAVE_PCI
	select CADENCE_TTC_TIMER
	help
	  Support for Xilinx Zynq ARM Cortex A9 Platform

if ARCH_ZYNQ

menu "Xilinx Specific Options"

config XILINX_L1_PREFETCH
	bool "L1 Cache Prefetch"
	default y
	help
	  This option turns on L1 cache prefetching to get the best performance
	  in many cases. This may not always be the best performance depending on
	  the usage. There are some cases where this may cause issues when booting.

config XILINX_L2_PREFETCH
	bool "L2 Cache Prefetch"
	default y
	help
	  This option turns on L2 cache prefetching to get the best performance
	  in many cases. This may not always be the best performance depending on
	  the usage.

config XILINX_ZED
	bool "Using USB OTG on the Digilent ZED board"
	default n
	depends on USB_SUPPORT
	select USB_ULPI if USB_SUPPORT
	select USB_ULPI_VIEWPORT if USB_SUPPORT
	help
	  Select this option if using the USB OTG port on the Digilent ZED board
	  as a USB on-the-go port. This option is necessary to properly
	  initialize the TUSB1210 USB PHY used on the ZED board as an
	  on-the-go USB port that can supply power to a USB slave device. 

config DMA_ENGINE
	def_bool y

config XILINX_AXIPCIE
	bool "Xilinx AXI PCIe host bridge support"
	select PCI
	select ARCH_SUPPORTS_MSI
	help
	  Say 'Y' here if you want kernel to support the Xilinx AXI PCIe
	  Host Bridge. This supports Message Signal Interrupts (MSI), if you
	  want to use this feature select CONFIG_PCI_MSI from 'Bus Support ->'.

endmenu

endif
