#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa766b0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0xa95d90_0 .var "clk", 0 0;
v0xa95e50_0 .var "in1", 0 0;
v0xa95f20_0 .var "in2", 0 0;
v0xa96020_0 .var "in3", 0 0;
v0xa960f0_0 .var "in4", 0 0;
v0xa96190_0 .var "in5", 31 0;
v0xa96260_0 .var "in6", 31 0;
v0xa96330_0 .var "in7", 4 0;
v0xa96400_0 .net "out1", 0 0, v0xa95500_0;  1 drivers
v0xa96560_0 .net "out2", 0 0, v0xa95650_0;  1 drivers
v0xa96630_0 .net "out3", 0 0, v0xa95710_0;  1 drivers
v0xa96700_0 .net "out4", 0 0, v0xa957d0_0;  1 drivers
v0xa967d0_0 .net "out5", 31 0, v0xa95890_0;  1 drivers
v0xa968a0_0 .net "out6", 31 0, v0xa95970_0;  1 drivers
v0xa96970_0 .net "out7", 4 0, v0xa95a50_0;  1 drivers
S_0xa76830 .scope module, "reg4" "reg_m" 2 27, 3 24 0, S_0xa766b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /OUTPUT 1 "out1"
    .port_info 9 /OUTPUT 1 "out2"
    .port_info 10 /OUTPUT 1 "out3"
    .port_info 11 /OUTPUT 1 "out4"
    .port_info 12 /OUTPUT 32 "out5"
    .port_info 13 /OUTPUT 32 "out6"
    .port_info 14 /OUTPUT 5 "out7"
v0xa7a5e0_0 .net "clk", 0 0, v0xa95d90_0;  1 drivers
v0xa94f00_0 .net "in1", 0 0, v0xa95e50_0;  1 drivers
v0xa94fc0_0 .net "in2", 0 0, v0xa95f20_0;  1 drivers
v0xa95090_0 .net "in3", 0 0, v0xa96020_0;  1 drivers
v0xa95150_0 .net "in4", 0 0, v0xa960f0_0;  1 drivers
v0xa95260_0 .net "in5", 31 0, v0xa96190_0;  1 drivers
v0xa95340_0 .net "in6", 31 0, v0xa96260_0;  1 drivers
v0xa95420_0 .net "in7", 4 0, v0xa96330_0;  1 drivers
v0xa95500_0 .var "out1", 0 0;
v0xa95650_0 .var "out2", 0 0;
v0xa95710_0 .var "out3", 0 0;
v0xa957d0_0 .var "out4", 0 0;
v0xa95890_0 .var "out5", 31 0;
v0xa95970_0 .var "out6", 31 0;
v0xa95a50_0 .var "out7", 4 0;
E_0xa7ab90 .event posedge, v0xa7a5e0_0;
    .scope S_0xa76830;
T_0 ;
    %wait E_0xa7ab90;
    %load/vec4 v0xa94f00_0;
    %assign/vec4 v0xa95500_0, 0;
    %load/vec4 v0xa94fc0_0;
    %assign/vec4 v0xa95650_0, 0;
    %load/vec4 v0xa95090_0;
    %assign/vec4 v0xa95710_0, 0;
    %load/vec4 v0xa95150_0;
    %assign/vec4 v0xa957d0_0, 0;
    %load/vec4 v0xa95260_0;
    %assign/vec4 v0xa95890_0, 0;
    %load/vec4 v0xa95340_0;
    %assign/vec4 v0xa95970_0, 0;
    %load/vec4 v0xa95420_0;
    %assign/vec4 v0xa95a50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0xa766b0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0xa95d90_0;
    %inv;
    %store/vec4 v0xa95d90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa766b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa95d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa95e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa95f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa96020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa960f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0xa96190_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xa96260_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0xa96330_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 40 "$monitor", "clk is %d, input1 is %x, input2 is %x, input3 is %x, input4 is %x, input5 is %x , input6 is %x, input7 is %x, output1 is %x, output2 is %x, output3 is %x, output4 is %x, output5 is %x, output6 is %x, output7 is %x", v0xa95d90_0, v0xa95e50_0, v0xa95f20_0, v0xa96020_0, v0xa960f0_0, v0xa96190_0, v0xa96260_0, v0xa96330_0, v0xa96400_0, v0xa96560_0, v0xa96630_0, v0xa96700_0, v0xa967d0_0, v0xa968a0_0, v0xa96970_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa95e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa95f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa96020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa960f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 36962304, 0, 32;
    %store/vec4 v0xa96190_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 26512, 0, 32;
    %store/vec4 v0xa96260_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0xa96330_0, 0, 5;
    %delay 34, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_m_test.v";
    "./../src/reg_m.v";
