<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/lm32/include/rtems/score/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a047491bf62f7d50097b8c893e5536f4.html">lm32</a></li><li class="navelem"><a class="el" href="dir_56ae3ad500f11873cd6d6d0901c69756.html">include</a></li><li class="navelem"><a class="el" href="dir_1c636c62d1070d1c0cd6f462b4806b9b.html">rtems</a></li><li class="navelem"><a class="el" href="dir_7ad802f6babc02cbeb10512ff70302f6.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lm32_2include_2rtems_2score_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-2008.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="lm32_8h.html">rtems/score/lm32.h</a>&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* conditional compilation parameters */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a1eca01dbb1ef2873349cc4e222509f0a">   42</a></span>&#160;<span class="preprocessor">#define CPU_SIMPLE_VECTORED_INTERRUPTS TRUE</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a30c4d320f85b1383c5059da5b19b164a">   53</a></span>&#160;<span class="preprocessor">#define CPU_ISR_PASSES_FRAME_POINTER TRUE</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP FALSE</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CPU_SOFTWARE_FP FALSE</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a225de03a8647bf307a73cf907969778d">   83</a></span>&#160;<span class="preprocessor">#define CPU_ALL_TASKS_ARE_FP     FALSE</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#af1c906c8ee4c3d012dc456285e42d3ee">  100</a></span>&#160;<span class="preprocessor">#define CPU_IDLE_TASK_IS_FP      FALSE</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a155bcf88149016c6c58f30eeab9f1598">  131</a></span>&#160;<span class="preprocessor">#define CPU_USE_DEFERRED_FP_SWITCH       TRUE</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#ac40d98a563f63934a5775f1366ba1b67">  146</a></span>&#160;<span class="preprocessor">#define CPU_STACK_GROWS_UP               FALSE</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* L2 cache lines are 32 bytes in Milkymist SoC */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_BYTES 32</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_ALIGNMENT RTEMS_ALIGNED( CPU_CACHE_LINE_BYTES )</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define CPU_MODES_INTERRUPT_MASK   0x00000001</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define CPU_MAXIMUM_PROCESSORS 32</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *  Processor defined structures required for cpukit/score.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> *  Port Specific Information:</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *  XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* may need to put some structures here.  */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint32_t r11;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  uint32_t r12;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  uint32_t r13;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  uint32_t r14;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  uint32_t r15;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  uint32_t r16;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  uint32_t r17;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint32_t r18;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  uint32_t r19;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  uint32_t r20;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  uint32_t r21;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  uint32_t r22;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  uint32_t r23;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  uint32_t r24;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  uint32_t r25;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  uint32_t <a class="code" href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  uint32_t <a class="code" href="group__mips__regs.html#gae771351dd440a8640270282362e338d0">fp</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  uint32_t <a class="code" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  uint32_t <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  uint32_t <a class="code" href="sun4u_2tte_8h.html#ac7c826c104b2f496cf7e437589d47b74">ie</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  uint32_t epc;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="structContext__Control.html">Context_Control</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Context.html#ga896055157b72692a6141f7c0039eabdf">  259</a></span>&#160;<span class="preprocessor">#define _CPU_Context_Get_SP( _context ) \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">  (_context)-&gt;sp</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  uint32_t r1;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  uint32_t r2;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint32_t r3;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  uint32_t r4;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  uint32_t r5;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uint32_t r6;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  uint32_t r7;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  uint32_t r8;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uint32_t r9;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  uint32_t r10;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  uint32_t <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  uint32_t ba;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  uint32_t ea;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">extern</span> <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * Nothing prevents the porter from declaring more CPU specific variables.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Port Specific Information:</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* XXX: if needed, put more variables here */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_NUMBER_OF_VECTORS      32</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER  (CPU_INTERRUPT_NUMBER_OF_VECTORS - 1)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE          (1024*4)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 4</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">  377</a></span>&#160;<span class="preprocessor">#define CPU_ALIGNMENT              4</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">  402</a></span>&#160;<span class="preprocessor">#define CPU_HEAP_ALIGNMENT         CPU_ALIGNMENT</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">  414</a></span>&#160;<span class="preprocessor">#define CPU_STACK_ALIGNMENT        CPU_ALIGNMENT</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> *  ISR handler macros</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gad1ef5062849284d81496e1e6d33fb7ff">  434</a></span>&#160;<span class="preprocessor">#define _CPU_Initialize_vectors()</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gaca3fde6f372ee51fdd893c260e7d7146">  446</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Disable( _isr_cookie ) \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">  lm32_disable_interrupts( _isr_cookie );</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gae3b1e2cd1ea4020d229e759569459664">  460</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _isr_cookie ) \</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">  lm32_enable_interrupts( _isr_cookie );</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gac7e58e16c6b558daf31fe8f9dbec5a69">  475</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _isr_cookie ) \</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">  lm32_flash_interrupts( _isr_cookie );</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">bool</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( uint32_t level )</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">return</span> ( level &amp; 0x0001 ) != 0;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gaed8717a2f15938d954c7124cd11e899f">  498</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Set_level( new_level ) \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">  { \</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">    _CPU_ISR_Enable( ( new_level==0 ) ? 1 : 0 ); \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;uint32_t   <a class="code" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* Context handler macros */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">char</span> _gp[];</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define _CPU_Context_Initialize( _the_context, _stack_base, _size, \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                                 _isr, _entry_point, _is_fp, _tls_area ) \</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">   do { \</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">     uint32_t _stack = (uint32_t)(_stack_base) + (_size) - 4; \</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">     \</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">     (void) _is_fp; </span><span class="comment">/* avoid warning for being unused */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">     (void) _isr;  </span><span class="comment">/* avoid warning for being unused */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">     (_the_context)-&gt;gp = (uint32_t)_gp; \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">     (_the_context)-&gt;fp = (uint32_t)_stack; \</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">     (_the_context)-&gt;sp = (uint32_t)_stack; \</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">     (_the_context)-&gt;ra = (uint32_t)(_entry_point); \</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">   } while ( 0 )</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a3fb67e174d7b61251322cd32126acd1a">  582</a></span>&#160;<span class="preprocessor">#define _CPU_Context_Restart_self( _the_context ) \</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">   _CPU_Context_restore( (_the_context) );</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#ac34a28abe9b31559d4096b2c942860a6">  603</a></span>&#160;<span class="preprocessor">#define _CPU_Context_Initialize_fp( _destination )</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  { \</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;   *(*(_destination)) = <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>; \</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* end of Context handler macros */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* Fatal Error manager macros */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a4c07c0150ec7894dd128993e931ceee5">  623</a></span>&#160;<span class="preprocessor">#define _CPU_Fatal_halt( _source, _error ) \</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">  { \</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* end of Fatal Error manager macros */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_CODE TRUE</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/* functions */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_raw_handler )( void );</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">  649</a></span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a>(</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  uint32_t             vector,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  CPU_ISR_raw_handler  new_handler,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  CPU_ISR_raw_handler *old_handler</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;)</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;{</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">/* TODO */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;}</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_handler )( uint32_t );</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a>(</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  uint32_t         vector,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  CPU_ISR_handler  new_handler,</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  CPU_ISR_handler *old_handler</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a>( uintptr_t ignored );</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>(</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *run,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *heir</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>(</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *new_context</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* FIXME */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="keyword">typedef</span> <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a>( <span class="keyword">const</span> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame );</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t CPU_swap_u32(</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  uint32_t value</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  uint32_t byte1, byte2, byte3, byte4, swapped;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  byte4 = (value &gt;&gt; 24) &amp; 0xff;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  byte3 = (value &gt;&gt; 16) &amp; 0xff;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  byte2 = (value &gt;&gt; 8)  &amp; 0xff;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  byte1 =  value        &amp; 0xff;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  swapped = (byte1 &lt;&lt; 24) | (byte2 &lt;&lt; 16) | (byte3 &lt;&lt; 8) | byte4;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">return</span> swapped;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t <a class="code" href="group__RTEMSScoreCPUBfinCPUEndian.html#ga1936ecb0107e5875a7b538374c1f621d">CPU_swap_u16</a>(uint16_t <a class="code" href="sun4u_2tte_8h.html#a0b943bd7a9fc74d6635879a38dc16894">v</a>)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;{</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">return</span> v &lt;&lt; 8 | v &gt;&gt; 8;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;CPU_Counter_ticks <a class="code" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> CPU_Counter_ticks _CPU_Counter_difference(</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  CPU_Counter_ticks second,</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  CPU_Counter_ticks first</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;{</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">return</span> second - first;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="lm32_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">  793</a></span>&#160;<span class="keyword">typedef</span> uintptr_t <a class="code" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a>;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;}</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__mips__regs_html_ga8d40798874dab99986478ef00ff3e297"><div class="ttname"><a href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a></div><div class="ttdeci">#define sp</div><div class="ttdoc">stack-pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:64</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_gaa34a35de496258577c1454ba1ee07ce0"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a></div><div class="ttdeci">void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)</div><div class="ttdoc">Prints the exception frame via printk().</div><div class="ttdef"><b>Definition:</b> vectorexceptions.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gac016ae4ed92ed2607bd65408a36d908b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a></div><div class="ttdeci">CPU_Counter_ticks _CPU_Counter_read(void)</div><div class="ttdoc">Returns the current CPU counter value.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:117</div></div>
<div class="ttc" id="structContext__Control_html"><div class="ttname"><a href="structContext__Control.html">Context_Control</a></div><div class="ttdoc">Thread register context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga903a802003c95d6ef5206cb330424a1b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a></div><div class="ttdeci">void * _CPU_Thread_Idle_body(uintptr_t ignored)</div><div class="ttdef"><b>Definition:</b> idle-mcf5272.c:20</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_ac7c826c104b2f496cf7e437589d47b74"><div class="ttname"><a href="sun4u_2tte_8h.html#ac7c826c104b2f496cf7e437589d47b74">ie</a></div><div class="ttdeci">unsigned ie</div><div class="ttdef"><b>Definition:</b> tte.h:76</div></div>
<div class="ttc" id="lm32_8h_html"><div class="ttname"><a href="lm32_8h.html">lm32.h</a></div><div class="ttdoc">LM32 Set up Basic CPU Dependency Settings Based on Compiler Settings.</div></div>
<div class="ttc" id="structCPU__Interrupt__frame_html"><div class="ttname"><a href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></div><div class="ttdoc">Interrupt stack frame (ISF).</div><div class="ttdef"><b>Definition:</b> cpu.h:191</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gaa2f0ed67aa174f684bb31b7e8bdb386f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></div><div class="ttdeci">#define RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> basedefs.h:102</div></div>
<div class="ttc" id="group__mips__regs_html_gae771351dd440a8640270282362e338d0"><div class="ttname"><a href="group__mips__regs.html#gae771351dd440a8640270282362e338d0">fp</a></div><div class="ttdeci">#define fp</div><div class="ttdoc">frame-pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:65</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa9f8cc989454b28232e5375e30c90970"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a></div><div class="ttdeci">void _CPU_Context_switch(Context_Control *run, Context_Control *heir)</div><div class="ttdoc">CPU switch context.</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:91</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga869484e3d851b032fd826c69ff21fc72"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a></div><div class="ttdeci">void _CPU_Initialize(void)</div><div class="ttdoc">CPU initialization.</div><div class="ttdef"><b>Definition:</b> cpu.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUEndian_html_ga1936ecb0107e5875a7b538374c1f621d"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUEndian.html#ga1936ecb0107e5875a7b538374c1f621d">CPU_swap_u16</a></div><div class="ttdeci">#define CPU_swap_u16(value)</div><div class="ttdef"><b>Definition:</b> cpu.h:642</div></div>
<div class="ttc" id="structContext__Control__fp_html"><div class="ttname"><a href="structContext__Control__fp.html">Context_Control_fp</a></div><div class="ttdoc">SPARC basic context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_a67f8550aad58bccb6fcb4589894444ad"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></div><div class="ttdeci">uint32_t CPU_Counter_ticks</div><div class="ttdoc">Unsigned integer type for CPU counter values.</div><div class="ttdef"><b>Definition:</b> cpu.h:1210</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUInterrupt_html_ga1d9dcab9170d532b6634a5620385adbd"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a></div><div class="ttdeci">uint32_t _CPU_ISR_Get_level(void)</div><div class="ttdef"><b>Definition:</b> cpu.c:88</div></div>
<div class="ttc" id="group__RTEMSScoreCPUlm32Interrupt_html_gaa993b7752d5db306f85586ac400432ab"><div class="ttname"><a href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_raw_handler(uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)</div><div class="ttdoc">SPARC specific raw ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:649</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga5254669b54a06e96ebb585fd50a02c4d"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a></div><div class="ttdeci">bool _CPU_ISR_Is_enabled(uint32_t level)</div><div class="ttdoc">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.</div><div class="ttdef"><b>Definition:</b> cpu.h:375</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUContext_html_ga80726ebfe00f31a88b086cc4474c472f"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a></div><div class="ttdeci">void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:111</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga9fca17f81f850e128fcc8ed5b87ff2ab"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></div><div class="ttdeci">uintptr_t CPU_Uint32ptr</div><div class="ttdef"><b>Definition:</b> cpu.h:662</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa675150e5d00169c99410a82011b6117"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a></div><div class="ttdeci">uint32_t _CPU_Counter_frequency(void)</div><div class="ttdoc">Returns the current CPU counter frequency in Hz.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:112</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="group__mips__regs_html_ga6c3a7669c6bdfd66528633d977cdb6b8"><div class="ttname"><a href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a></div><div class="ttdeci">#define ra</div><div class="ttdoc">return address */</div><div class="ttdef"><b>Definition:</b> regs.h:66</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa3480454768ad843ce97909111a48a1f"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_vector(uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</div><div class="ttdoc">SPARC specific RTEMS ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:493</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a0b943bd7a9fc74d6635879a38dc16894"><div class="ttname"><a href="sun4u_2tte_8h.html#a0b943bd7a9fc74d6635879a38dc16894">v</a></div><div class="ttdeci">unsigned v</div><div class="ttdef"><b>Definition:</b> tte.h:73</div></div>
<div class="ttc" id="structCPU__Exception__frame_html"><div class="ttname"><a href="structCPU__Exception__frame.html">CPU_Exception_frame</a></div><div class="ttdoc">The set of registers that specifies the complete processor state.</div><div class="ttdef"><b>Definition:</b> cpu.h:629</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
<div class="ttc" id="group__mips__regs_html_gae9c24f3b396f6bdaacd0e52f68b9a314"><div class="ttname"><a href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a></div><div class="ttdeci">#define gp</div><div class="ttdoc">global data pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:63</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
