<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="estimate_ISI_encode" language="c" vlnv="xilinx.com:hls:estimate_ISI_encode:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="inputs" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="5" port="S_AXI_AXILITES" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="6" port="S_AXI_AXILITES" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="8" port="S_AXI_AXILITES" size="0x4" offset="0x120" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="9" port="S_AXI_AXILITES" size="0x4" offset="0x140" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="10" port="S_AXI_AXILITES" size="0x4" offset="0x160" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="inputs" addressQualifier="0" id="11" port="S_AXI_AXILITES" size="0x4" offset="0x180" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="12" port="S_AXI_AXILITES" size="0x4" offset="0x1A0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="13" port="S_AXI_AXILITES" size="0x4" offset="0x1C0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="14" port="S_AXI_AXILITES" size="0x4" offset="0x1E0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="15" port="S_AXI_AXILITES" size="0x4" offset="0x200" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="16" port="S_AXI_AXILITES" size="0x4" offset="0x220" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="17" port="S_AXI_AXILITES" size="0x4" offset="0x240" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="18" port="S_AXI_AXILITES" size="0x4" offset="0x260" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="19" port="S_AXI_AXILITES" size="0x4" offset="0x280" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="20" port="S_AXI_AXILITES" size="0x4" offset="0x2A0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="21" port="S_AXI_AXILITES" size="0x4" offset="0x2C0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="22" port="S_AXI_AXILITES" size="0x4" offset="0x2E0" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rem" addressQualifier="0" id="23" port="S_AXI_AXILITES" size="0x4" offset="0x300" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="output0" addressQualifier="0" id="24" port="S_AXI_AXILITES" size="0x4" offset="0x320" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output1" addressQualifier="0" id="25" port="S_AXI_AXILITES" size="0x4" offset="0x328" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output2" addressQualifier="0" id="26" port="S_AXI_AXILITES" size="0x4" offset="0x330" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output3" addressQualifier="0" id="27" port="S_AXI_AXILITES" size="0x4" offset="0x338" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output4" addressQualifier="0" id="28" port="S_AXI_AXILITES" size="0x4" offset="0x340" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output5" addressQualifier="0" id="29" port="S_AXI_AXILITES" size="0x4" offset="0x348" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output6" addressQualifier="0" id="30" port="S_AXI_AXILITES" size="0x4" offset="0x350" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output7" addressQualifier="0" id="31" port="S_AXI_AXILITES" size="0x4" offset="0x358" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output8" addressQualifier="0" id="32" port="S_AXI_AXILITES" size="0x4" offset="0x360" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output9" addressQualifier="0" id="33" port="S_AXI_AXILITES" size="0x4" offset="0x368" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output10" addressQualifier="0" id="34" port="S_AXI_AXILITES" size="0x4" offset="0x370" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output11" addressQualifier="0" id="35" port="S_AXI_AXILITES" size="0x4" offset="0x378" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
