Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 11 16:38:58 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.461        0.000                      0                  171        0.100        0.000                      0                  171        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.461        0.000                      0                  171        0.100        0.000                      0                  171        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.606ns (22.037%)  route 2.144ns (77.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          1.175     2.604    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.150     2.754 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0/O
                         net (fo=2, routed)           0.969     3.723    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.705    10.184    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.606ns (24.536%)  route 1.864ns (75.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          1.175     2.604    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.150     2.754 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0/O
                         net (fo=2, routed)           0.689     3.443    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/a_ce0
    DSP48_X2Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.705    10.184    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.938ns (29.645%)  route 2.226ns (70.355%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=13, routed)          1.346     2.775    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
    SLICE_X27Y66         LUT4 (Prop_lut4_I1_O)        0.150     2.925 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.880     3.805    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.332     4.137 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.137    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_18
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/j3_fu_66_reg[0]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/j3_fu_66_reg[1]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.938ns (32.080%)  route 1.986ns (67.920%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=13, routed)          1.346     2.775    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
    SLICE_X27Y66         LUT4 (Prop_lut4_I1_O)        0.150     2.925 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.640     3.565    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.332     3.897 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.897    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_19
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/add_ln43_4_reg_474[0]
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln37_reg_455_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln37_reg_455_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln37_reg_455_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/icmp_ln37_reg_455_reg[0]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/icmp_ln37_reg_455
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln37_reg_455_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln37_reg_455_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/icmp_ln37_reg_455_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/add_ln43_4_reg_474[3]
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.464%)  route 0.152ns (44.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/Q
                         net (fo=6, routed)           0.152     0.703    bd_0_i/hls_inst/inst/empty_reg_424[1]
    SLICE_X30Y66         LUT5 (Prop_lut5_I1_O)        0.048     0.751 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474[2]_i_1/O
                         net (fo=1, routed)           0.000     0.751    bd_0_i/hls_inst/inst/add_ln43_4_fu_327_p2[2]
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.068%)  route 0.152ns (44.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_reg_424_reg[1]/Q
                         net (fo=6, routed)           0.152     0.703    bd_0_i/hls_inst/inst/empty_reg_424[1]
    SLICE_X30Y66         LUT4 (Prop_lut4_I2_O)        0.045     0.748 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474[1]_i_1/O
                         net (fo=1, routed)           0.000     0.748    bd_0_i/hls_inst/inst/add_ln43_4_fu_327_p2[1]
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=7, routed)           0.133     0.684    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter2
    SLICE_X29Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.729 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_8
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.641%)  route 0.147ns (41.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[1]/Q
                         net (fo=7, routed)           0.147     0.722    bd_0_i/hls_inst/inst/select_ln37_reg_397[1]
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.767 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474[3]_i_1/O
                         net (fo=1, routed)           0.000     0.767    bd_0_i/hls_inst/inst/add_ln43_4_fu_327_p2[3]
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i2_fu_62_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_403_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/i2_fu_62_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i2_fu_62_reg[1]/Q
                         net (fo=2, routed)           0.156     0.707    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/i2_fu_62[1]
    SLICE_X27Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/i_reg_403[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    bd_0_i/hls_inst/inst/i_fu_198_p3[1]
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_403_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_403_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/i_reg_403_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln39_reg_450_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.402%)  route 0.137ns (39.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/inst/select_ln37_reg_397_reg[0]/Q
                         net (fo=10, routed)          0.137     0.711    bd_0_i/hls_inst/inst/select_ln37_reg_397[0]
    SLICE_X28Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/icmp_ln39_reg_450[0]_i_1/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/icmp_ln39_reg_450[0]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln39_reg_450_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln39_reg_450_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/icmp_ln39_reg_450_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/Q
                         net (fo=1, routed)           0.119     0.677    bd_0_i/hls_inst/inst/add_ln43_4_reg_474[2]
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.011     0.443    bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y28   bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y66  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_pp0_iter2_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y67  bd_0_i/hls_inst/inst/add_ln43_4_reg_474_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.431ns  (logic 0.482ns (14.047%)  route 2.949ns (85.953%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          1.003     2.126    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.332     2.458 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[1]_INST_0/O
                         net (fo=0)                   0.973     3.431    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.482ns (14.055%)  route 2.947ns (85.945%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          1.001     2.124    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.332     2.456 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[2]_INST_0/O
                         net (fo=0)                   0.973     3.429    b_address0[2]
                                                                      r  b_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.255ns  (logic 0.482ns (14.809%)  route 2.773ns (85.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.827     1.950    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.332     2.282 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0/O
                         net (fo=0)                   0.973     3.255    b_address0[3]
                                                                      r  b_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 0.482ns (15.727%)  route 2.583ns (84.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.637     1.760    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.332     2.092 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[0]_INST_0/O
                         net (fo=0)                   0.973     3.065    b_address0[0]
                                                                      r  b_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X28Y66         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X30Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[0]_INST_0/O
                         net (fo=1, unset)            0.973     2.070    b_address1[0]
                                                                      r  b_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[1]_INST_0/O
                         net (fo=1, unset)            0.973     2.070    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_ce0_INST_0/O
                         net (fo=0)                   0.973     2.070    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_ce1_INST_0/O
                         net (fo=0)                   0.973     2.070    b_ce1
                                                                      r  b_ce1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X28Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X30Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[0]_INST_0/O
                         net (fo=1, unset)            0.410     0.865    b_address1[0]
                                                                      r  b_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[1]_INST_0/O
                         net (fo=1, unset)            0.410     0.865    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_ce0_INST_0/O
                         net (fo=0)                   0.410     0.865    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_ce1_INST_0/O
                         net (fo=0)                   0.410     0.865    b_ce1
                                                                      r  b_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.157ns (13.283%)  route 1.025ns (86.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.455 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.205     0.660    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.112     0.772 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[0]_INST_0/O
                         net (fo=0)                   0.410     1.182    b_address0[0]
                                                                      r  b_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.280ns  (logic 0.157ns (12.266%)  route 1.123ns (87.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.455 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.303     0.758    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.112     0.870 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0/O
                         net (fo=0)                   0.410     1.280    b_address0[3]
                                                                      r  b_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.157ns (11.746%)  route 1.180ns (88.254%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.359     0.815    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.112     0.927 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[1]_INST_0/O
                         net (fo=0)                   0.410     1.337    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.157ns (11.746%)  route 1.180ns (88.254%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.359     0.815    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.112     0.927 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[2]_INST_0/O
                         net (fo=0)                   0.410     1.337    b_address0[2]
                                                                      r  b_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.906ns  (logic 0.704ns (18.025%)  route 3.202ns (81.975%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/Q
                         net (fo=8, routed)           1.090     2.519    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_2/O
                         net (fo=10, routed)          1.139     3.782    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_2_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.906 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[0]_INST_0/O
                         net (fo=1, unset)            0.973     4.879    b_address1[0]
                                                                      r  b_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.842ns  (logic 0.940ns (24.469%)  route 2.902ns (75.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          1.003     3.510    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.332     3.842 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[1]_INST_0/O
                         net (fo=0)                   0.973     4.815    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.840ns  (logic 0.940ns (24.482%)  route 2.900ns (75.518%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          1.001     3.508    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.332     3.840 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[2]_INST_0/O
                         net (fo=0)                   0.973     4.813    b_address0[2]
                                                                      r  b_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.665ns  (logic 0.940ns (25.648%)  route 2.725ns (74.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.827     3.333    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.332     3.665 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0/O
                         net (fo=0)                   0.973     4.638    b_address0[3]
                                                                      r  b_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.475ns  (logic 0.940ns (27.051%)  route 2.535ns (72.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.637     3.143    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.332     3.475 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[0]_INST_0/O
                         net (fo=0)                   0.973     4.448    b_address0[0]
                                                                      r  b_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.414ns  (logic 0.704ns (20.623%)  route 2.710ns (79.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/Q
                         net (fo=8, routed)           1.090     2.519    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.643 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.647     3.290    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_2_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.414 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address1[1]_INST_0/O
                         net (fo=1, unset)            0.973     4.387    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.250ns  (logic 0.704ns (21.659%)  route 2.546ns (78.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.893     2.322    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/Q[0]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124     2.446 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/a_address0[3]_INST_0_i_1/O
                         net (fo=3, routed)           0.681     3.126    bd_0_i/hls_inst/inst/a_load_reg_4640
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.124     3.250 r  bd_0_i/hls_inst/inst/a_address0[2]_INST_0/O
                         net (fo=0)                   0.973     4.223    a_address0[2]
                                                                      r  a_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.704ns (22.134%)  route 2.477ns (77.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.893     2.322    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/Q[0]
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124     2.446 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/a_address0[3]_INST_0_i_1/O
                         net (fo=3, routed)           0.611     3.057    bd_0_i/hls_inst/inst/a_load_reg_4640
    SLICE_X30Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  bd_0_i/hls_inst/inst/a_address0[3]_INST_0/O
                         net (fo=0)                   0.973     4.154    a_address0[3]
                                                                      r  a_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.580ns (20.004%)  route 2.319ns (79.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=13, routed)          1.346     2.775    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
    SLICE_X27Y66         LUT5 (Prop_lut5_I2_O)        0.124     2.899 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_ce0_INST_0/O
                         net (fo=0)                   0.973     3.872    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.789ns  (logic 0.608ns (21.803%)  route 2.181ns (78.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          1.208     2.637    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X29Y67         LUT4 (Prop_lut4_I1_O)        0.152     2.789 r  bd_0_i/hls_inst/inst/a_address0[0]_INST_0/O
                         net (fo=0)                   0.973     3.762    a_address0[0]
                                                                      r  a_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[0]
                         net (fo=0)                   0.410     0.946    res_d0[0]
                                                                      r  res_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[10]
                         net (fo=0)                   0.410     0.946    res_d0[10]
                                                                      r  res_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    res_d0[11]
                                                                      r  res_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[12]
                         net (fo=0)                   0.410     0.946    res_d0[12]
                                                                      r  res_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[13]
                         net (fo=0)                   0.410     0.946    res_d0[13]
                                                                      r  res_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[14]
                         net (fo=0)                   0.410     0.946    res_d0[14]
                                                                      r  res_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[15]
                         net (fo=0)                   0.410     0.946    res_d0[15]
                                                                      r  res_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[1]
                         net (fo=0)                   0.410     0.946    res_d0[1]
                                                                      r  res_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[2]
                         net (fo=0)                   0.410     0.946    res_d0[2]
                                                                      r  res_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[3]
                         net (fo=0)                   0.410     0.946    res_d0[3]
                                                                      r  res_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.481ns (20.612%)  route 1.853ns (79.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT4 (Prop_lut4_I0_O)        0.149     1.122 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.880     2.002    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.332     2.334 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_i_1/O
                         net (fo=1, routed)           0.000     2.334    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_18
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_reg_403_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.482ns (21.037%)  route 1.809ns (78.963%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.836     1.959    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_sig_allocacmp_i2_load1
    SLICE_X27Y65         LUT4 (Prop_lut4_I2_O)        0.332     2.291 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/i_reg_403[1]_i_1/O
                         net (fo=1, routed)           0.000     2.291    bd_0_i/hls_inst/inst/i_fu_198_p3[1]
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_403_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_403_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.094ns  (logic 0.481ns (22.976%)  route 1.613ns (77.024%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT4 (Prop_lut4_I0_O)        0.149     1.122 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.640     1.762    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.332     2.094 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.094    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_19
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.481ns (24.647%)  route 1.471ns (75.353%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT4 (Prop_lut4_I0_O)        0.149     1.122 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.498     1.620    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.332     1.952 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.952    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_8
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.481ns (24.661%)  route 1.469ns (75.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y66         LUT4 (Prop_lut4_I0_O)        0.149     1.122 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.496     1.618    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X27Y66         LUT6 (Prop_lut6_I1_O)        0.332     1.950 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_exit_ready_pp0_iter3_reg_i_1/O
                         net (fo=1, routed)           0.000     1.950    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_17
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 0.248ns (12.807%)  route 1.688ns (87.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X28Y66         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           0.715     1.812    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm[1]_i_2_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.936 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.150ns (7.922%)  route 1.743ns (92.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     1.893    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.150ns (7.922%)  route 1.743ns (92.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     1.893    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.150ns (7.922%)  route 1.743ns (92.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     1.893    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.150ns (7.922%)  route 1.743ns (92.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=12, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     1.893    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_rst
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C

Slack:                    inf
  Source:                 b_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/b_q0[0]
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[7] (IN)
                         net (fo=45, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/b_q0[7]
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[7] (IN)
                         net (fo=45, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/b_q0[7]
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[7] (IN)
                         net (fo=45, unset)           0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/b_q0[7]
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK





