============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 18:21:58 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.032292s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (99.9%)

RUN-1004 : used memory is 213 MB, reserved memory is 191 MB, peak memory is 216 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7299 instances
RUN-0007 : 2791 luts, 2832 seqs, 1003 mslices, 476 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9398 nets
RUN-6004 WARNING: There are 39 nets with only 1 pin.
RUN-1001 : 6483 nets have 2 pins
RUN-1001 : 1968 nets have [3 - 5] pins
RUN-1001 : 730 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     283     
RUN-1001 :   No   |  No   |  Yes  |    1622     
RUN-1001 :   No   |  Yes  |  No   |     201     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     670     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  39   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 202
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7296 instances, 2791 luts, 2832 seqs, 1479 slices, 250 macros(1479 instances: 1003 mslices 476 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2093 pins
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 35721, tnet num: 9395, tinst num: 7296, tnode num: 44669, tedge num: 68320.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.281716s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 310 MB, reserved memory is 289 MB, peak memory is 310 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9395 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.469982s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.4499e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7296.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.72054e+06, overlap = 94.5
PHY-3002 : Step(2): len = 1.45163e+06, overlap = 97.75
PHY-3002 : Step(3): len = 937685, overlap = 93.75
PHY-3002 : Step(4): len = 789132, overlap = 105.438
PHY-3002 : Step(5): len = 678567, overlap = 116.125
PHY-3002 : Step(6): len = 598287, overlap = 121.094
PHY-3002 : Step(7): len = 531598, overlap = 149.344
PHY-3002 : Step(8): len = 461800, overlap = 167.75
PHY-3002 : Step(9): len = 403963, overlap = 189.281
PHY-3002 : Step(10): len = 368415, overlap = 202.562
PHY-3002 : Step(11): len = 338526, overlap = 214.094
PHY-3002 : Step(12): len = 312229, overlap = 236.438
PHY-3002 : Step(13): len = 282754, overlap = 243.812
PHY-3002 : Step(14): len = 264556, overlap = 253.188
PHY-3002 : Step(15): len = 251675, overlap = 262.562
PHY-3002 : Step(16): len = 232475, overlap = 276.375
PHY-3002 : Step(17): len = 219041, overlap = 282.656
PHY-3002 : Step(18): len = 214105, overlap = 290.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.75401e-06
PHY-3002 : Step(19): len = 219823, overlap = 275.281
PHY-3002 : Step(20): len = 223458, overlap = 273.125
PHY-3002 : Step(21): len = 226842, overlap = 268.375
PHY-3002 : Step(22): len = 223564, overlap = 237.688
PHY-3002 : Step(23): len = 226373, overlap = 213.375
PHY-3002 : Step(24): len = 220185, overlap = 202.125
PHY-3002 : Step(25): len = 220673, overlap = 198.75
PHY-3002 : Step(26): len = 222135, overlap = 190.781
PHY-3002 : Step(27): len = 223550, overlap = 171.781
PHY-3002 : Step(28): len = 217221, overlap = 178.688
PHY-3002 : Step(29): len = 216743, overlap = 177.219
PHY-3002 : Step(30): len = 214584, overlap = 167.281
PHY-3002 : Step(31): len = 214266, overlap = 150.375
PHY-3002 : Step(32): len = 213401, overlap = 131.188
PHY-3002 : Step(33): len = 205916, overlap = 137.781
PHY-3002 : Step(34): len = 203453, overlap = 136.094
PHY-3002 : Step(35): len = 203739, overlap = 127.125
PHY-3002 : Step(36): len = 197967, overlap = 127.375
PHY-3002 : Step(37): len = 195221, overlap = 124.375
PHY-3002 : Step(38): len = 191548, overlap = 126.312
PHY-3002 : Step(39): len = 190010, overlap = 125.438
PHY-3002 : Step(40): len = 184555, overlap = 125.125
PHY-3002 : Step(41): len = 182623, overlap = 128.719
PHY-3002 : Step(42): len = 183042, overlap = 126.75
PHY-3002 : Step(43): len = 180592, overlap = 115.188
PHY-3002 : Step(44): len = 180129, overlap = 123.375
PHY-3002 : Step(45): len = 176165, overlap = 116.688
PHY-3002 : Step(46): len = 174503, overlap = 117.594
PHY-3002 : Step(47): len = 174010, overlap = 118
PHY-3002 : Step(48): len = 171108, overlap = 117.031
PHY-3002 : Step(49): len = 170029, overlap = 115.188
PHY-3002 : Step(50): len = 168473, overlap = 118.156
PHY-3002 : Step(51): len = 164908, overlap = 117.094
PHY-3002 : Step(52): len = 162578, overlap = 116.875
PHY-3002 : Step(53): len = 161871, overlap = 127.812
PHY-3002 : Step(54): len = 159572, overlap = 138.781
PHY-3002 : Step(55): len = 159655, overlap = 138.75
PHY-3002 : Step(56): len = 154857, overlap = 136.656
PHY-3002 : Step(57): len = 153080, overlap = 133.969
PHY-3002 : Step(58): len = 151800, overlap = 134.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.3508e-05
PHY-3002 : Step(59): len = 152569, overlap = 131.75
PHY-3002 : Step(60): len = 152908, overlap = 131.375
PHY-3002 : Step(61): len = 153604, overlap = 131.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7016e-05
PHY-3002 : Step(62): len = 155822, overlap = 129.438
PHY-3002 : Step(63): len = 156406, overlap = 129.25
PHY-3002 : Step(64): len = 162400, overlap = 117.812
PHY-3002 : Step(65): len = 166541, overlap = 117.219
PHY-3002 : Step(66): len = 169509, overlap = 117.25
PHY-3002 : Step(67): len = 172033, overlap = 120.719
PHY-3002 : Step(68): len = 172191, overlap = 116.406
PHY-3002 : Step(69): len = 172756, overlap = 111.656
PHY-3002 : Step(70): len = 172403, overlap = 108.688
PHY-3002 : Step(71): len = 172254, overlap = 111
PHY-3002 : Step(72): len = 172797, overlap = 113
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.40321e-05
PHY-3002 : Step(73): len = 174527, overlap = 105.75
PHY-3002 : Step(74): len = 174703, overlap = 105.688
PHY-3002 : Step(75): len = 175660, overlap = 107.781
PHY-3002 : Step(76): len = 175752, overlap = 107.531
PHY-3002 : Step(77): len = 177201, overlap = 106.219
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9398.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317984, over cnt = 1069(3%), over = 5672, worst = 60
PHY-1001 : End global iterations;  0.443093s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (179.8%)

PHY-1001 : Congestion index: top1 = 75.37, top5 = 53.96, top10 = 42.64, top15 = 35.93.
PHY-3001 : End congestion estimation;  0.583400s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (158.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9395 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.221898s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.8205e-06
PHY-3002 : Step(78): len = 276794, overlap = 83.9375
PHY-3002 : Step(79): len = 277707, overlap = 79.9062
PHY-3002 : Step(80): len = 266485, overlap = 89.5938
PHY-3002 : Step(81): len = 267266, overlap = 96.7188
PHY-3002 : Step(82): len = 256294, overlap = 107.75
PHY-3002 : Step(83): len = 256574, overlap = 104.125
PHY-3002 : Step(84): len = 248928, overlap = 100.969
PHY-3002 : Step(85): len = 248627, overlap = 100.625
PHY-3002 : Step(86): len = 247792, overlap = 105.156
PHY-3002 : Step(87): len = 242044, overlap = 103.312
PHY-3002 : Step(88): len = 242429, overlap = 100.375
PHY-3002 : Step(89): len = 243256, overlap = 96.4688
PHY-3002 : Step(90): len = 239158, overlap = 99.375
PHY-3002 : Step(91): len = 239158, overlap = 99.375
PHY-3002 : Step(92): len = 238338, overlap = 98.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.641e-06
PHY-3002 : Step(93): len = 238268, overlap = 97.9375
PHY-3002 : Step(94): len = 238416, overlap = 97.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.5282e-05
PHY-3002 : Step(95): len = 243539, overlap = 89.2188
PHY-3002 : Step(96): len = 243539, overlap = 89.2188
PHY-3002 : Step(97): len = 243539, overlap = 85.0312
PHY-3002 : Step(98): len = 243715, overlap = 86.7188
PHY-3002 : Step(99): len = 244206, overlap = 85.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 551/9398.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 265864, over cnt = 993(2%), over = 4961, worst = 48
PHY-1001 : End global iterations;  0.364849s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 75.39, top5 = 50.67, top10 = 39.75, top15 = 33.15.
PHY-3001 : End congestion estimation;  0.487089s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (141.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9395 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215555s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35313e-05
PHY-3002 : Step(100): len = 244391, overlap = 353.156
PHY-3002 : Step(101): len = 244724, overlap = 354.094
PHY-3002 : Step(102): len = 248883, overlap = 325.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70626e-05
PHY-3002 : Step(103): len = 251446, overlap = 312.719
PHY-3002 : Step(104): len = 252513, overlap = 308.844
PHY-3002 : Step(105): len = 259508, overlap = 268.875
PHY-3002 : Step(106): len = 271197, overlap = 207
PHY-3002 : Step(107): len = 265771, overlap = 212.062
PHY-3002 : Step(108): len = 265475, overlap = 214.5
PHY-3002 : Step(109): len = 263831, overlap = 212.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.41252e-05
PHY-3002 : Step(110): len = 272115, overlap = 180.875
PHY-3002 : Step(111): len = 274757, overlap = 162.281
PHY-3002 : Step(112): len = 287628, overlap = 115.906
PHY-3002 : Step(113): len = 287315, overlap = 106.188
PHY-3002 : Step(114): len = 287396, overlap = 105.094
PHY-3002 : Step(115): len = 287212, overlap = 99.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00010825
PHY-3002 : Step(116): len = 292662, overlap = 90.5938
PHY-3002 : Step(117): len = 294919, overlap = 89.1875
PHY-3002 : Step(118): len = 301171, overlap = 81.2188
PHY-3002 : Step(119): len = 308337, overlap = 68.6562
PHY-3002 : Step(120): len = 302629, overlap = 63.0625
PHY-3002 : Step(121): len = 301734, overlap = 63.3125
PHY-3002 : Step(122): len = 300191, overlap = 68.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000216501
PHY-3002 : Step(123): len = 306854, overlap = 58.7188
PHY-3002 : Step(124): len = 314829, overlap = 53.125
PHY-3002 : Step(125): len = 321395, overlap = 44.5625
PHY-3002 : Step(126): len = 326202, overlap = 38.5312
PHY-3002 : Step(127): len = 323980, overlap = 42.7812
PHY-3002 : Step(128): len = 322565, overlap = 42.2188
PHY-3002 : Step(129): len = 320778, overlap = 41.8125
PHY-3002 : Step(130): len = 320456, overlap = 44.8125
PHY-3002 : Step(131): len = 320777, overlap = 45.4375
PHY-3002 : Step(132): len = 321263, overlap = 44.5312
PHY-3002 : Step(133): len = 320273, overlap = 41.4688
PHY-3002 : Step(134): len = 319620, overlap = 38.8125
PHY-3002 : Step(135): len = 318543, overlap = 32.4375
PHY-3002 : Step(136): len = 317852, overlap = 33.1562
PHY-3002 : Step(137): len = 317674, overlap = 34.2812
PHY-3002 : Step(138): len = 317787, overlap = 33.5938
PHY-3002 : Step(139): len = 317060, overlap = 33.4688
PHY-3002 : Step(140): len = 315051, overlap = 34.875
PHY-3002 : Step(141): len = 314853, overlap = 34.8438
PHY-3002 : Step(142): len = 314432, overlap = 34.4062
PHY-3002 : Step(143): len = 314199, overlap = 34.9062
PHY-3002 : Step(144): len = 313963, overlap = 34.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000433001
PHY-3002 : Step(145): len = 316330, overlap = 33.3125
PHY-3002 : Step(146): len = 320492, overlap = 31.1875
PHY-3002 : Step(147): len = 324170, overlap = 30.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000810433
PHY-3002 : Step(148): len = 325545, overlap = 29.7188
PHY-3002 : Step(149): len = 329026, overlap = 26.625
PHY-3002 : Step(150): len = 336012, overlap = 21.6875
PHY-3002 : Step(151): len = 342395, overlap = 24.9062
PHY-3002 : Step(152): len = 344694, overlap = 24.5312
PHY-3002 : Step(153): len = 345342, overlap = 21.1875
PHY-3002 : Step(154): len = 346445, overlap = 25.3438
PHY-3002 : Step(155): len = 347927, overlap = 24.5312
PHY-3002 : Step(156): len = 349010, overlap = 24.4688
PHY-3002 : Step(157): len = 349137, overlap = 24.375
PHY-3002 : Step(158): len = 348936, overlap = 24.7188
PHY-3002 : Step(159): len = 349321, overlap = 24.5312
PHY-3002 : Step(160): len = 349699, overlap = 23.5
PHY-3002 : Step(161): len = 348909, overlap = 23.5938
PHY-3002 : Step(162): len = 347458, overlap = 23.7188
PHY-3002 : Step(163): len = 346841, overlap = 24.0312
PHY-3002 : Step(164): len = 346610, overlap = 24
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00162087
PHY-3002 : Step(165): len = 348101, overlap = 24.5312
PHY-3002 : Step(166): len = 349552, overlap = 23.0312
PHY-3002 : Step(167): len = 350711, overlap = 21.9375
PHY-3002 : Step(168): len = 351341, overlap = 21.3125
PHY-3002 : Step(169): len = 352207, overlap = 21.6562
PHY-3002 : Step(170): len = 353562, overlap = 20.9375
PHY-3002 : Step(171): len = 355992, overlap = 20.125
PHY-3002 : Step(172): len = 357569, overlap = 19.5938
PHY-3002 : Step(173): len = 359087, overlap = 19.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00324173
PHY-3002 : Step(174): len = 359640, overlap = 19.1875
PHY-3002 : Step(175): len = 360969, overlap = 18.3125
PHY-3002 : Step(176): len = 363660, overlap = 18.125
PHY-3002 : Step(177): len = 366033, overlap = 17.125
PHY-3002 : Step(178): len = 368082, overlap = 18.625
PHY-3002 : Step(179): len = 369630, overlap = 19.125
PHY-3002 : Step(180): len = 371054, overlap = 17.8438
PHY-3002 : Step(181): len = 373041, overlap = 20.4062
PHY-3002 : Step(182): len = 374492, overlap = 20.5
PHY-3002 : Step(183): len = 375827, overlap = 21.0312
PHY-3002 : Step(184): len = 376737, overlap = 20.8438
PHY-3002 : Step(185): len = 377448, overlap = 21.7188
PHY-3002 : Step(186): len = 377706, overlap = 23.2188
PHY-3002 : Step(187): len = 377726, overlap = 23.2812
PHY-3002 : Step(188): len = 377864, overlap = 21.7188
PHY-3002 : Step(189): len = 377761, overlap = 21.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00648346
PHY-3002 : Step(190): len = 378133, overlap = 19.9375
PHY-3002 : Step(191): len = 379073, overlap = 19.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 35721, tnet num: 9395, tinst num: 7296, tnode num: 44669, tedge num: 68320.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.357538s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (100.1%)

RUN-1004 : used memory is 350 MB, reserved memory is 332 MB, peak memory is 366 MB
OPT-1001 : Total overflow 189.75 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/9398.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 438200, over cnt = 1350(3%), over = 4156, worst = 18
PHY-1001 : End global iterations;  0.638440s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 58.66, top5 = 42.56, top10 = 36.49, top15 = 32.78.
PHY-1001 : End incremental global routing;  0.770338s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (152.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9395 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.255998s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.199622s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (132.9%)

OPT-1001 : Current memory(MB): used = 361, reserve = 343, peak = 366.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8096/9398.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 438200, over cnt = 1350(3%), over = 4156, worst = 18
PHY-1002 : len = 453952, over cnt = 817(2%), over = 1724, worst = 12
PHY-1002 : len = 461752, over cnt = 399(1%), over = 777, worst = 11
PHY-1002 : len = 465584, over cnt = 143(0%), over = 262, worst = 11
PHY-1002 : len = 468368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.526989s wall, 0.765625s user + 0.093750s system = 0.859375s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 37.67, top10 = 33.00, top15 = 30.30.
OPT-1001 : End congestion update;  0.657643s wall, 0.906250s user + 0.093750s system = 1.000000s CPU (152.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9395 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.180106s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.837888s wall, 1.078125s user + 0.093750s system = 1.171875s CPU (139.9%)

OPT-1001 : Current memory(MB): used = 365, reserve = 347, peak = 366.
OPT-1001 : End physical optimization;  3.465570s wall, 4.265625s user + 0.156250s system = 4.421875s CPU (127.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2791 LUT to BLE ...
SYN-4008 : Packed 2791 LUT and 1541 SEQ to BLE.
SYN-4003 : Packing 1291 remaining SEQ's ...
SYN-4005 : Packed 635 SEQ with LUT/SLICE
SYN-4006 : 833 single LUT's are left
SYN-4006 : 656 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3447/7095 primitive instances ...
PHY-3001 : End packing;  0.418198s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3662 instances
RUN-1001 : 1733 mslices, 1732 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 7928 nets
RUN-6004 WARNING: There are 39 nets with only 1 pin.
RUN-1001 : 4942 nets have 2 pins
RUN-1001 : 2022 nets have [3 - 5] pins
RUN-1001 : 753 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3659 instances, 3465 slices, 250 macros(1479 instances: 1003 mslices 476 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1231 pins
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 371479, Over = 49
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4308/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 446040, over cnt = 443(1%), over = 650, worst = 7
PHY-1002 : len = 447472, over cnt = 279(0%), over = 382, worst = 6
PHY-1002 : len = 449496, over cnt = 107(0%), over = 146, worst = 4
PHY-1002 : len = 450816, over cnt = 29(0%), over = 40, worst = 4
PHY-1002 : len = 451024, over cnt = 4(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.676823s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (133.9%)

PHY-1001 : Congestion index: top1 = 43.53, top5 = 35.14, top10 = 31.21, top15 = 28.65.
PHY-3001 : End congestion estimation;  0.856482s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (127.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30930, tnet num: 7925, tinst num: 3659, tnode num: 37511, tedge num: 62909.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.458569s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.6%)

RUN-1004 : used memory is 371 MB, reserved memory is 354 MB, peak memory is 371 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.686213s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.5779e-05
PHY-3002 : Step(192): len = 346495, overlap = 51.75
PHY-3002 : Step(193): len = 335983, overlap = 56.5
PHY-3002 : Step(194): len = 327468, overlap = 60.75
PHY-3002 : Step(195): len = 322932, overlap = 66.25
PHY-3002 : Step(196): len = 319412, overlap = 68.25
PHY-3002 : Step(197): len = 317459, overlap = 69.5
PHY-3002 : Step(198): len = 316812, overlap = 63.75
PHY-3002 : Step(199): len = 315831, overlap = 67.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1558e-05
PHY-3002 : Step(200): len = 320029, overlap = 62
PHY-3002 : Step(201): len = 322691, overlap = 56.75
PHY-3002 : Step(202): len = 329592, overlap = 49.25
PHY-3002 : Step(203): len = 328233, overlap = 48.75
PHY-3002 : Step(204): len = 328085, overlap = 47.75
PHY-3002 : Step(205): len = 325225, overlap = 49.25
PHY-3002 : Step(206): len = 324086, overlap = 48.25
PHY-3002 : Step(207): len = 323048, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149882
PHY-3002 : Step(208): len = 330838, overlap = 48.25
PHY-3002 : Step(209): len = 334585, overlap = 47
PHY-3002 : Step(210): len = 337048, overlap = 47
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000299765
PHY-3002 : Step(211): len = 345815, overlap = 42.5
PHY-3002 : Step(212): len = 352103, overlap = 37
PHY-3002 : Step(213): len = 354760, overlap = 34.75
PHY-3002 : Step(214): len = 355299, overlap = 33.5
PHY-3002 : Step(215): len = 355807, overlap = 29.75
PHY-3002 : Step(216): len = 356012, overlap = 29.25
PHY-3002 : Step(217): len = 356793, overlap = 31.25
PHY-3002 : Step(218): len = 357543, overlap = 30.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00059953
PHY-3002 : Step(219): len = 361055, overlap = 29
PHY-3002 : Step(220): len = 364599, overlap = 27.25
PHY-3002 : Step(221): len = 366878, overlap = 27
PHY-3002 : Step(222): len = 367672, overlap = 27.5
PHY-3002 : Step(223): len = 368287, overlap = 27.25
PHY-3002 : Step(224): len = 369327, overlap = 25
PHY-3002 : Step(225): len = 370369, overlap = 26.25
PHY-3002 : Step(226): len = 371065, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00119906
PHY-3002 : Step(227): len = 373358, overlap = 26.75
PHY-3002 : Step(228): len = 376228, overlap = 25.5
PHY-3002 : Step(229): len = 378803, overlap = 23.75
PHY-3002 : Step(230): len = 381556, overlap = 22
PHY-3002 : Step(231): len = 383625, overlap = 21.75
PHY-3002 : Step(232): len = 383993, overlap = 20.5
PHY-3002 : Step(233): len = 384020, overlap = 20.75
PHY-3002 : Step(234): len = 383452, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.982758s wall, 0.718750s user + 1.859375s system = 2.578125s CPU (262.3%)

PHY-3001 : Trial Legalized: Len = 400979
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 260/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 467168, over cnt = 608(1%), over = 975, worst = 7
PHY-1002 : len = 470648, over cnt = 317(0%), over = 410, worst = 5
PHY-1002 : len = 472928, over cnt = 130(0%), over = 170, worst = 4
PHY-1002 : len = 474264, over cnt = 17(0%), over = 29, worst = 4
PHY-1002 : len = 474456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.120693s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (158.9%)

PHY-1001 : Congestion index: top1 = 42.63, top5 = 35.15, top10 = 31.42, top15 = 28.99.
PHY-3001 : End congestion estimation;  1.305003s wall, 1.843750s user + 0.125000s system = 1.968750s CPU (150.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.219122s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112658
PHY-3002 : Step(235): len = 378200, overlap = 6.25
PHY-3002 : Step(236): len = 367655, overlap = 13.25
PHY-3002 : Step(237): len = 364536, overlap = 13
PHY-3002 : Step(238): len = 363950, overlap = 13.5
PHY-3002 : Step(239): len = 363044, overlap = 13.25
PHY-3002 : Step(240): len = 362691, overlap = 12.75
PHY-3002 : Step(241): len = 362160, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 367999, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026622s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.4%)

PHY-3001 : 30 instances has been re-located, deltaX = 5, deltaY = 13, maxDist = 2.
PHY-3001 : Final: Len = 368457, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30930, tnet num: 7925, tinst num: 3659, tnode num: 37511, tedge num: 62909.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.505237s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.7%)

RUN-1004 : used memory is 373 MB, reserved memory is 358 MB, peak memory is 383 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2317/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 438160, over cnt = 504(1%), over = 742, worst = 7
PHY-1002 : len = 440432, over cnt = 255(0%), over = 323, worst = 7
PHY-1002 : len = 442728, over cnt = 89(0%), over = 111, worst = 4
PHY-1002 : len = 443528, over cnt = 34(0%), over = 40, worst = 2
PHY-1002 : len = 443960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.914441s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (153.8%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 33.38, top10 = 29.71, top15 = 27.49.
PHY-1001 : End incremental global routing;  1.095862s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (144.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.231193s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.480315s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (133.0%)

OPT-1001 : Current memory(MB): used = 378, reserve = 363, peak = 383.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6904/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049941s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.9%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 33.38, top10 = 29.71, top15 = 27.49.
OPT-1001 : End congestion update;  0.195595s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164955s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.360698s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 379, reserve = 363, peak = 383.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160314s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6904/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050842s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (122.9%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 33.38, top10 = 29.71, top15 = 27.49.
PHY-1001 : End incremental global routing;  0.196143s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214574s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6904/7928.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052365s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.5%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 33.38, top10 = 29.71, top15 = 27.49.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.161300s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.342279s wall, 4.765625s user + 0.062500s system = 4.828125s CPU (111.2%)

RUN-1003 : finish command "place" in  26.834521s wall, 51.734375s user + 12.500000s system = 64.234375s CPU (239.4%)

RUN-1004 : used memory is 346 MB, reserved memory is 329 MB, peak memory is 383 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3662 instances
RUN-1001 : 1733 mslices, 1732 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 7928 nets
RUN-6004 WARNING: There are 39 nets with only 1 pin.
RUN-1001 : 4942 nets have 2 pins
RUN-1001 : 2022 nets have [3 - 5] pins
RUN-1001 : 753 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30930, tnet num: 7925, tinst num: 3659, tnode num: 37511, tedge num: 62909.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.445287s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.5%)

RUN-1004 : used memory is 359 MB, reserved memory is 342 MB, peak memory is 399 MB
PHY-1001 : 1733 mslices, 1732 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427536, over cnt = 624(1%), over = 994, worst = 7
PHY-1002 : len = 431432, over cnt = 346(0%), over = 459, worst = 7
PHY-1002 : len = 434408, over cnt = 121(0%), over = 163, worst = 5
PHY-1002 : len = 435944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976821s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (140.8%)

PHY-1001 : Congestion index: top1 = 41.92, top5 = 33.85, top10 = 29.86, top15 = 27.49.
PHY-1001 : End global routing;  1.142390s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (135.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 398, reserve = 383, peak = 400.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End build detailed router design. 3.987934s wall, 3.953125s user + 0.031250s system = 3.984375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 106136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.195556s wall, 4.187500s user + 0.000000s system = 4.187500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 686, reserve = 674, peak = 686.
PHY-1001 : End phase 1; 4.201626s wall, 4.203125s user + 0.000000s system = 4.203125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 3163 net; 5.227123s wall, 5.218750s user + 0.000000s system = 5.218750s CPU (99.8%)

PHY-1022 : len = 1.05121e+06, over cnt = 184(0%), over = 184, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End initial routed; 20.947749s wall, 31.437500s user + 0.218750s system = 31.656250s CPU (151.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6590(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.838     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.905589s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 701, reserve = 689, peak = 701.
PHY-1001 : End phase 2; 22.853406s wall, 33.343750s user + 0.218750s system = 33.562500s CPU (146.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.05121e+06, over cnt = 184(0%), over = 184, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.028074s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.04898e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.275553s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (141.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.04901e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.092564s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (135.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.04904e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.068465s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.049e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.064702s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6590(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.838     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.868275s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 54 feed throughs used by 34 nets
PHY-1001 : End commit to database; 0.944964s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 745, reserve = 735, peak = 745.
PHY-1001 : End phase 3; 3.531071s wall, 3.609375s user + 0.093750s system = 3.703125s CPU (104.9%)

PHY-1003 : Routed, final wirelength = 1.049e+06
PHY-1001 : Current memory(MB): used = 747, reserve = 737, peak = 747.
PHY-1001 : End export database. 0.026210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.2%)

PHY-1001 : End detail routing;  34.897271s wall, 45.437500s user + 0.343750s system = 45.781250s CPU (131.2%)

RUN-1003 : finish command "route" in  37.806861s wall, 48.687500s user + 0.406250s system = 49.093750s CPU (129.9%)

RUN-1004 : used memory is 708 MB, reserved memory is 699 MB, peak memory is 747 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5898   out of  19600   30.09%
#reg                     2840   out of  19600   14.49%
#le                      6554
  #lut only              3714   out of   6554   56.67%
  #reg only               656   out of   6554   10.01%
  #lut&reg               2184   out of   6554   33.32%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                     1385
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                  193
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                  45
#4        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q0                                          23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                  23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add0_syn_50.q0                                          17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/wr_en1_reg_syn_8.f0    13
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f0                             10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                      7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                  0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                  0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6554   |4419    |1479    |2840    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |691    |465     |119     |379     |2       |0       |
|    command1                          |command                                    |57     |55      |0       |44      |0       |0       |
|    control1                          |control_interface                          |102    |68      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |70      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |70      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |22      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |28      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |119    |54      |18      |91      |1       |0       |
|      dcfifo_component                |softfifo                                   |119    |54      |18      |91      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |22      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |23     |11      |0       |23      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |14     |14      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |86      |64      |33      |0       |0       |
|  u_camera_init                       |camera_init                                |624    |614     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |195    |194     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |47      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4633   |2928    |1191    |2169    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |117     |45      |69      |2       |0       |
|      u_three_martix_4                |three_martix                               |159    |108     |45      |60      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |166    |108     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |101     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1775   |1114    |410     |958     |0       |27      |
|      u_Divider_1                     |Divider                                    |156    |93      |32      |89      |0       |0       |
|      u_Divider_2                     |Divider                                    |110    |65      |32      |43      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |283    |139     |46      |185     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |173    |100     |46      |72      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |196    |106     |46      |95      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |158    |106     |45      |69      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |4       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |154    |102     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |769    |489     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |538    |348     |190     |138     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |101    |71      |30      |36      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |95     |65      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |96     |66      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |55     |35      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |141     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |742    |455     |235     |281     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |511    |321     |190     |139     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |37      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |96     |66      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |231    |134     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |192    |142     |50      |74      |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |112    |28      |14      |86      |0       |2       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |217     |92      |159     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |141    |94      |47      |42      |0       |0       |
|      u_three_martix_2                |three_martix                               |218    |123     |45      |117     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |187    |144     |39      |66      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |116    |92      |24      |34      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4873  
    #2          2       1088  
    #3          3       541   
    #4          4       345   
    #5        5-10      769   
    #6        11-50     124   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.71            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.131390s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (157.4%)

RUN-1004 : used memory is 709 MB, reserved memory is 699 MB, peak memory is 761 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3659
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7928, pip num: 74393
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 54
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3149 valid insts, and 216172 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.204816s wall, 78.375000s user + 0.671875s system = 79.046875s CPU (1274.0%)

RUN-1004 : used memory is 706 MB, reserved memory is 700 MB, peak memory is 891 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_182158.log"
