<profile>

<section name = "Vivado HLS Report for 'AddWeighted'" level="0">
<item name = "Date">Wed Jun  3 20:20:45 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">sobel_edge</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.334, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2099521, 1, 2099521, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 2099520, 3 ~ 1944, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">0, 1941, 23, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1492, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 28, 2008, 2798, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">0, -, 667, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="sobel_accel_dadd_udo_U87">sobel_accel_dadd_udo, 0, 3, 445, 781, 0</column>
<column name="sobel_accel_dadd_udo_U88">sobel_accel_dadd_udo, 0, 3, 445, 781, 0</column>
<column name="sobel_accel_dmul_vdy_U89">sobel_accel_dmul_vdy, 0, 11, 299, 203, 0</column>
<column name="sobel_accel_dmul_vdy_U90">sobel_accel_dmul_vdy, 0, 11, 299, 203, 0</column>
<column name="sobel_accel_uitodwdI_U91">sobel_accel_uitodwdI, 0, 0, 260, 415, 0</column>
<column name="sobel_accel_uitodwdI_U92">sobel_accel_uitodwdI, 0, 0, 260, 415, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln591_fu_529_p2">+, 0, 0, 19, 2, 12</column>
<column name="i_V_fu_311_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_322_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_24_fu_567_p2">+, 0, 0, 15, 8, 8</column>
<column name="pos1_fu_691_p2">+, 0, 0, 19, 4, 12</column>
<column name="pos2_fu_701_p2">+, 0, 0, 19, 4, 12</column>
<column name="F2_fu_413_p2">-, 0, 0, 19, 11, 12</column>
<column name="man_V_1_fu_393_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln581_fu_425_p2">-, 0, 0, 19, 1, 12</column>
<column name="Range1_all_ones_3_fu_759_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_827_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln340_1_fu_1059_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln340_fu_992_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln403_3_fu_627_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln403_fu_607_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln428_3_fu_1015_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln428_fu_983_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln557_fu_957_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln571_fu_1025_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln581_fu_601_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_5_fu_679_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_6_fu_685_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_fu_653_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_4_fu_945_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_5_fu_951_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_fu_753_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln631_fu_785_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln639_fu_821_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln641_fu_845_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln642_fu_881_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln654_fu_927_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage0_iter22">and, 0, 0, 2, 1, 1</column>
<column name="ashr_ln586_fu_483_p2">ashr, 0, 0, 167, 54, 54</column>
<column name="ashr_ln623_fu_743_p2">ashr, 0, 0, 167, 54, 54</column>
<column name="Range1_all_zeros_3_fu_857_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="Range2_all_ones_fu_807_p2">icmp, 0, 0, 29, 54, 54</column>
<column name="icmp_ln354_fu_306_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln355_fu_317_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln571_fu_407_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="icmp_ln581_fu_419_p2">icmp, 0, 0, 13, 12, 1</column>
<column name="icmp_ln582_fu_447_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln585_fu_457_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln591_fu_523_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln603_fu_473_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln621_fu_719_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln631_fu_779_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln641_fu_833_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="icmp_ln642_fu_851_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln833_fu_353_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="icmp_ln837_fu_359_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="Range2_V_3_fu_795_p2">lshr, 0, 0, 167, 54, 54</column>
<column name="r_V_fu_801_p2">lshr, 0, 0, 167, 2, 54</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_1002_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_3_fu_1048_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_4_fu_1036_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_fu_1030_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln581_fu_641_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_fu_673_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln639_fu_875_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln645_fu_863_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln658_1_fu_977_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln658_fu_971_p2">or, 0, 0, 2, 1, 1</column>
<column name="F2_6_fu_431_p3">select, 0, 0, 12, 1, 12</column>
<column name="deleted_zeros_fu_919_p3">select, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_23_fu_515_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_25_fu_659_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_s_fu_399_p3">select, 0, 0, 55, 1, 54</column>
<column name="qb_fu_547_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln340_fu_1008_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln403_3_fu_633_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln403_fu_613_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln571_fu_1041_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln582_fu_587_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln588_fu_501_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln631_fu_813_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln639_3_fu_911_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln639_fu_895_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln642_3_fu_903_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln642_fu_887_p3">select, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_963_p3">select, 0, 0, 2, 1, 1</column>
<column name="shl_ln604_fu_509_p2">shl, 0, 0, 18, 8, 8</column>
<column name="Range1_all_zeros_fu_839_p2">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="empty_111_fu_933_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln340_1_fu_997_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_fu_987_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln403_fu_621_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_fu_581_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln428_fu_1019_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln571_fu_1053_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln581_fu_647_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln582_fu_595_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln603_fu_667_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln621_3_fu_733_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln621_fu_939_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln631_fu_773_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln639_3_fu_869_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter22">9, 2, 1, 2</column>
<column name="dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_4_reg_262">9, 2, 32, 64</column>
<column name="t_V_reg_251">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="cols_V_reg_1079">32, 0, 32, 0</column>
<column name="i_V_reg_1088">32, 0, 32, 0</column>
<column name="icmp_ln355_reg_1093">1, 0, 1, 0</column>
<column name="icmp_ln571_reg_1164">1, 0, 1, 0</column>
<column name="icmp_ln833_reg_1152">1, 0, 1, 0</column>
<column name="icmp_ln837_reg_1158">1, 0, 1, 0</column>
<column name="or_ln658_1_reg_1182">1, 0, 1, 0</column>
<column name="p_Val2_25_reg_1170">8, 0, 8, 0</column>
<column name="rows_V_reg_1074">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sum_reg_1147">64, 0, 64, 0</column>
<column name="t1_reg_1132">64, 0, 64, 0</column>
<column name="t2_reg_1137">64, 0, 64, 0</column>
<column name="t_V_4_reg_262">32, 0, 32, 0</column>
<column name="t_V_reg_251">32, 0, 32, 0</column>
<column name="tmp_62_reg_1107">8, 0, 8, 0</column>
<column name="tmp_8_i_i_reg_1127">64, 0, 64, 0</column>
<column name="tmp_9_i_i_reg_1142">64, 0, 64, 0</column>
<column name="tmp_i_i_reg_1122">64, 0, 64, 0</column>
<column name="tmp_reg_1102">8, 0, 8, 0</column>
<column name="underflow_reg_1176">1, 0, 1, 0</column>
<column name="icmp_ln355_reg_1093">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="src1_data_stream_V_dout">in, 8, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 8, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 12, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 12, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_rows_V_out_din">out, 12, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 12, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
