X86_64 WW+WW+RW+RR+mfence+mfence+mfence+mfences
"MFencedWW Coe MFencedWW Rfe MFencedRW Rfe MFencesRR Fre"
Cycle=Rfe MFencesRR Fre MFencedWW Coe MFencedWW Rfe MFencedRW
Relax=
Safe=Rfe Fre Coe MFencesRR MFencedWW MFencedRW
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Co Rf Rf Fr
Orig=MFencedWW Coe MFencedWW Rfe MFencedRW Rfe MFencesRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rbx; uint64_t 3:rax; uint64_t 2:rax;

}
 P0          | P1          | P2            | P3            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax | movq (x),%rax ;
 mfence      | mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(z) | movq $1,(x)   | movq (x),%rbx ;
exists (x=2 /\ y=2 /\ 2:rax=1 /\ 3:rax=1 /\ 3:rbx=1)
