#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 29 18:44:28 2020
# Process ID: 14528
# Current directory: E:/00_Project/working_zone/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17204 E:\00_Project\working_zone\vivado\project_1.xpr
# Log file: E:/00_Project/working_zone/vivado/vivado.log
# Journal file: E:/00_Project/working_zone/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/00_Project/working_zone/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 833.551 ; gain = 183.184
update_compile_order -fileset sources_1
set_property part xc7a200tfbg484-1 [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/00_Project/working_zone/Test_Bench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.working_zone [working_zone_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 904.063 ; gain = 42.242
run all
Failure: TEST FALLITO. Expected  42  found 0
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 101
save_wave_config {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg}
run 10 us
Failure: Simulation Ended!, TEST PASSATO
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 103
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 904.855 ; gain = 0.000
run all
Failure: TEST FALLITO. Expected  42  found 0
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 101
current_wave_config {working_zone_behav.wcfg}
working_zone_behav.wcfg
add_wave {{/project_tb/UUT/i_clk}} {{/project_tb/UUT/i_start}} {{/project_tb/UUT/i_rst}} {{/project_tb/UUT/i_data}} {{/project_tb/UUT/o_address}} {{/project_tb/UUT/o_done}} {{/project_tb/UUT/o_en}} {{/project_tb/UUT/o_we}} {{/project_tb/UUT/o_data}} {{/project_tb/UUT/o_address_dly}} {{/project_tb/UUT/o_en_dly}} {{/project_tb/UUT/o_we_dly}} {{/project_tb/UUT/data0}} {{/project_tb/UUT/data1}} {{/project_tb/UUT/data2}} {{/project_tb/UUT/data3}} {{/project_tb/UUT/data4}} {{/project_tb/UUT/data5}} {{/project_tb/UUT/data6}} {{/project_tb/UUT/data7}} {{/project_tb/UUT/i_addr}} {{/project_tb/UUT/i_data_en}} {{/project_tb/UUT/WZ_BIT}} {{/project_tb/UUT/WZ_NUM}} {{/project_tb/UUT/WZ_OFFSET}} {{/project_tb/UUT/WZ_OFFSET_ONE_HOT}} {{/project_tb/UUT/wz0}} {{/project_tb/UUT/wz1}} {{/project_tb/UUT/wz2}} {{/project_tb/UUT/wz3}} {{/project_tb/UUT/wz4}} {{/project_tb/UUT/wz5}} {{/project_tb/UUT/wz6}} {{/project_tb/UUT/wz7}} {{/project_tb/UUT/wz}} {{/project_tb/UUT/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 904.855 ; gain = 0.000
run all
Failure: TEST FALLITO. Expected  42  found 0
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 101
save_wave_config {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/00_Project/working_zone/working_zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'working_zone'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.working_zone [working_zone_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 917.340 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 103
current_wave_config {working_zone_behav.wcfg}
working_zone_behav.wcfg
add_wave {{/project_tb/tb_done}} {{/project_tb/mem_address}} {{/project_tb/tb_rst}} {{/project_tb/tb_start}} {{/project_tb/tb_clk}} {{/project_tb/mem_o_data}} {{/project_tb/mem_i_data}} {{/project_tb/enable_wire}} {{/project_tb/mem_we}} {{/project_tb/RAM}} {{/project_tb/c_CLOCK_PERIOD}} 
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: E:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "E:/00_Project/working_zone/Test_Bench.vhdl" Line 103
save_wave_config {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg}
save_wave_config {E:/00_Project/working_zone/vivado/working_zone_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 18:59:02 2020...
