// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_67 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_354_p2;
reg   [0:0] icmp_ln86_reg_1335;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1335_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1335_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1335_pp0_iter3_reg;
wire   [0:0] icmp_ln86_918_fu_360_p2;
reg   [0:0] icmp_ln86_918_reg_1346;
wire   [0:0] icmp_ln86_919_fu_366_p2;
reg   [0:0] icmp_ln86_919_reg_1351;
reg   [0:0] icmp_ln86_919_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_919_reg_1351_pp0_iter2_reg;
wire   [0:0] icmp_ln86_920_fu_372_p2;
reg   [0:0] icmp_ln86_920_reg_1357;
wire   [0:0] icmp_ln86_921_fu_378_p2;
reg   [0:0] icmp_ln86_921_reg_1363;
reg   [0:0] icmp_ln86_921_reg_1363_pp0_iter1_reg;
wire   [0:0] icmp_ln86_922_fu_384_p2;
reg   [0:0] icmp_ln86_922_reg_1369;
reg   [0:0] icmp_ln86_922_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_922_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_922_reg_1369_pp0_iter3_reg;
wire   [0:0] icmp_ln86_923_fu_390_p2;
reg   [0:0] icmp_ln86_923_reg_1375;
reg   [0:0] icmp_ln86_923_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_923_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_923_reg_1375_pp0_iter3_reg;
wire   [0:0] icmp_ln86_924_fu_396_p2;
reg   [0:0] icmp_ln86_924_reg_1381;
reg   [0:0] icmp_ln86_924_reg_1381_pp0_iter1_reg;
wire   [0:0] icmp_ln86_925_fu_402_p2;
reg   [0:0] icmp_ln86_925_reg_1387;
reg   [0:0] icmp_ln86_925_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_926_fu_408_p2;
reg   [0:0] icmp_ln86_926_reg_1393;
reg   [0:0] icmp_ln86_926_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_926_reg_1393_pp0_iter2_reg;
wire   [0:0] icmp_ln86_927_fu_414_p2;
reg   [0:0] icmp_ln86_927_reg_1399;
reg   [0:0] icmp_ln86_927_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_927_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_927_reg_1399_pp0_iter3_reg;
wire   [0:0] icmp_ln86_928_fu_420_p2;
reg   [0:0] icmp_ln86_928_reg_1405;
reg   [0:0] icmp_ln86_928_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_928_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_928_reg_1405_pp0_iter3_reg;
wire   [0:0] icmp_ln86_929_fu_426_p2;
reg   [0:0] icmp_ln86_929_reg_1411;
reg   [0:0] icmp_ln86_929_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_929_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_929_reg_1411_pp0_iter3_reg;
reg   [0:0] icmp_ln86_929_reg_1411_pp0_iter4_reg;
wire   [0:0] icmp_ln86_930_fu_432_p2;
reg   [0:0] icmp_ln86_930_reg_1417;
reg   [0:0] icmp_ln86_930_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_930_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_930_reg_1417_pp0_iter3_reg;
reg   [0:0] icmp_ln86_930_reg_1417_pp0_iter4_reg;
reg   [0:0] icmp_ln86_930_reg_1417_pp0_iter5_reg;
wire   [0:0] icmp_ln86_931_fu_438_p2;
reg   [0:0] icmp_ln86_931_reg_1423;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter3_reg;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter4_reg;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter5_reg;
reg   [0:0] icmp_ln86_931_reg_1423_pp0_iter6_reg;
wire   [0:0] icmp_ln86_932_fu_454_p2;
reg   [0:0] icmp_ln86_932_reg_1429;
reg   [0:0] icmp_ln86_932_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_933_fu_460_p2;
reg   [0:0] icmp_ln86_933_reg_1434;
reg   [0:0] icmp_ln86_933_reg_1434_pp0_iter1_reg;
wire   [0:0] icmp_ln86_934_fu_466_p2;
reg   [0:0] icmp_ln86_934_reg_1439;
reg   [0:0] icmp_ln86_934_reg_1439_pp0_iter1_reg;
wire   [0:0] icmp_ln86_935_fu_472_p2;
reg   [0:0] icmp_ln86_935_reg_1444;
reg   [0:0] icmp_ln86_935_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_935_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_936_fu_478_p2;
reg   [0:0] icmp_ln86_936_reg_1449;
reg   [0:0] icmp_ln86_936_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_936_reg_1449_pp0_iter2_reg;
wire   [0:0] icmp_ln86_937_fu_484_p2;
reg   [0:0] icmp_ln86_937_reg_1454;
reg   [0:0] icmp_ln86_937_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_937_reg_1454_pp0_iter2_reg;
wire   [0:0] icmp_ln86_938_fu_490_p2;
reg   [0:0] icmp_ln86_938_reg_1459;
reg   [0:0] icmp_ln86_938_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_938_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_938_reg_1459_pp0_iter3_reg;
wire   [0:0] icmp_ln86_939_fu_496_p2;
reg   [0:0] icmp_ln86_939_reg_1464;
reg   [0:0] icmp_ln86_939_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_939_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_939_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_940_fu_502_p2;
reg   [0:0] icmp_ln86_940_reg_1469;
reg   [0:0] icmp_ln86_940_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_940_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_940_reg_1469_pp0_iter3_reg;
wire   [0:0] icmp_ln86_941_fu_508_p2;
reg   [0:0] icmp_ln86_941_reg_1474;
reg   [0:0] icmp_ln86_941_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_941_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_941_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_941_reg_1474_pp0_iter4_reg;
wire   [0:0] icmp_ln86_942_fu_514_p2;
reg   [0:0] icmp_ln86_942_reg_1479;
reg   [0:0] icmp_ln86_942_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_942_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_942_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_942_reg_1479_pp0_iter4_reg;
wire   [0:0] icmp_ln86_943_fu_520_p2;
reg   [0:0] icmp_ln86_943_reg_1484;
reg   [0:0] icmp_ln86_943_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_943_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_943_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_943_reg_1484_pp0_iter4_reg;
wire   [0:0] icmp_ln86_944_fu_526_p2;
reg   [0:0] icmp_ln86_944_reg_1489;
reg   [0:0] icmp_ln86_944_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_944_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_944_reg_1489_pp0_iter3_reg;
reg   [0:0] icmp_ln86_944_reg_1489_pp0_iter4_reg;
reg   [0:0] icmp_ln86_944_reg_1489_pp0_iter5_reg;
wire   [0:0] icmp_ln86_945_fu_532_p2;
reg   [0:0] icmp_ln86_945_reg_1494;
reg   [0:0] icmp_ln86_945_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_945_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_945_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_945_reg_1494_pp0_iter4_reg;
reg   [0:0] icmp_ln86_945_reg_1494_pp0_iter5_reg;
wire   [0:0] icmp_ln86_946_fu_538_p2;
reg   [0:0] icmp_ln86_946_reg_1499;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter3_reg;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter4_reg;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter5_reg;
reg   [0:0] icmp_ln86_946_reg_1499_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_544_p2;
reg   [0:0] and_ln102_reg_1504;
reg   [0:0] and_ln102_reg_1504_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1504_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_555_p2;
reg   [0:0] and_ln104_reg_1514;
wire   [0:0] and_ln102_1126_fu_560_p2;
reg   [0:0] and_ln102_1126_reg_1520;
wire   [0:0] and_ln104_167_fu_569_p2;
reg   [0:0] and_ln104_167_reg_1526;
wire   [0:0] and_ln102_1130_fu_574_p2;
reg   [0:0] and_ln102_1130_reg_1531;
wire   [0:0] and_ln102_1131_fu_579_p2;
reg   [0:0] and_ln102_1131_reg_1536;
wire   [0:0] or_ln117_812_fu_584_p2;
reg   [0:0] or_ln117_812_reg_1543;
wire   [0:0] xor_ln104_fu_590_p2;
reg   [0:0] xor_ln104_reg_1549;
wire   [0:0] and_ln102_1127_fu_595_p2;
reg   [0:0] and_ln102_1127_reg_1555;
wire   [0:0] and_ln104_168_fu_604_p2;
reg   [0:0] and_ln104_168_reg_1561;
reg   [0:0] and_ln104_168_reg_1561_pp0_iter3_reg;
wire   [0:0] and_ln102_1132_fu_619_p2;
reg   [0:0] and_ln102_1132_reg_1567;
wire   [2:0] select_ln117_894_fu_720_p3;
reg   [2:0] select_ln117_894_reg_1572;
wire   [0:0] or_ln117_817_fu_727_p2;
reg   [0:0] or_ln117_817_reg_1577;
wire   [0:0] and_ln102_1125_fu_732_p2;
reg   [0:0] and_ln102_1125_reg_1583;
wire   [0:0] and_ln104_166_fu_741_p2;
reg   [0:0] and_ln104_166_reg_1589;
wire   [0:0] and_ln102_1128_fu_746_p2;
reg   [0:0] and_ln102_1128_reg_1595;
wire   [0:0] and_ln102_1134_fu_760_p2;
reg   [0:0] and_ln102_1134_reg_1601;
wire   [0:0] or_ln117_821_fu_838_p2;
reg   [0:0] or_ln117_821_reg_1607;
wire   [3:0] select_ln117_900_fu_852_p3;
reg   [3:0] select_ln117_900_reg_1612;
wire   [0:0] and_ln104_169_fu_865_p2;
reg   [0:0] and_ln104_169_reg_1617;
wire   [0:0] and_ln102_1129_fu_870_p2;
reg   [0:0] and_ln102_1129_reg_1622;
reg   [0:0] and_ln102_1129_reg_1622_pp0_iter5_reg;
wire   [0:0] and_ln104_170_fu_879_p2;
reg   [0:0] and_ln104_170_reg_1629;
reg   [0:0] and_ln104_170_reg_1629_pp0_iter5_reg;
reg   [0:0] and_ln104_170_reg_1629_pp0_iter6_reg;
wire   [0:0] and_ln102_1135_fu_894_p2;
reg   [0:0] and_ln102_1135_reg_1635;
wire   [0:0] or_ln117_826_fu_977_p2;
reg   [0:0] or_ln117_826_reg_1640;
wire   [4:0] select_ln117_906_fu_989_p3;
reg   [4:0] select_ln117_906_reg_1645;
wire   [0:0] or_ln117_828_fu_997_p2;
reg   [0:0] or_ln117_828_reg_1650;
wire   [0:0] or_ln117_830_fu_1003_p2;
reg   [0:0] or_ln117_830_reg_1656;
reg   [0:0] or_ln117_830_reg_1656_pp0_iter5_reg;
wire   [0:0] or_ln117_832_fu_1079_p2;
reg   [0:0] or_ln117_832_reg_1664;
wire   [4:0] select_ln117_912_fu_1092_p3;
reg   [4:0] select_ln117_912_reg_1669;
wire   [0:0] or_ln117_836_fu_1154_p2;
reg   [0:0] or_ln117_836_reg_1674;
wire   [4:0] select_ln117_916_fu_1168_p3;
reg   [4:0] select_ln117_916_reg_1679;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_444_p4;
wire   [0:0] xor_ln104_435_fu_550_p2;
wire   [0:0] xor_ln104_437_fu_564_p2;
wire   [0:0] xor_ln104_438_fu_599_p2;
wire   [0:0] xor_ln104_441_fu_609_p2;
wire   [0:0] and_ln102_1139_fu_628_p2;
wire   [0:0] xor_ln104_442_fu_614_p2;
wire   [0:0] and_ln102_1141_fu_638_p2;
wire   [0:0] and_ln102_1138_fu_624_p2;
wire   [0:0] xor_ln117_fu_653_p2;
wire   [0:0] or_ln117_fu_648_p2;
wire   [1:0] zext_ln117_fu_658_p1;
wire   [0:0] and_ln102_1140_fu_633_p2;
wire   [1:0] select_ln117_fu_662_p3;
wire   [1:0] select_ln117_890_fu_675_p3;
wire   [0:0] or_ln117_813_fu_670_p2;
wire   [2:0] zext_ln117_97_fu_682_p1;
wire   [0:0] or_ln117_814_fu_686_p2;
wire   [0:0] and_ln102_1142_fu_643_p2;
wire   [2:0] select_ln117_891_fu_690_p3;
wire   [0:0] or_ln117_815_fu_698_p2;
wire   [2:0] select_ln117_892_fu_704_p3;
wire   [2:0] select_ln117_893_fu_712_p3;
wire   [0:0] xor_ln104_436_fu_736_p2;
wire   [0:0] xor_ln104_443_fu_751_p2;
wire   [0:0] and_ln102_1144_fu_769_p2;
wire   [0:0] and_ln102_1133_fu_756_p2;
wire   [0:0] and_ln102_1143_fu_765_p2;
wire   [0:0] or_ln117_816_fu_784_p2;
wire   [3:0] zext_ln117_98_fu_789_p1;
wire   [0:0] and_ln102_1145_fu_774_p2;
wire   [3:0] select_ln117_895_fu_792_p3;
wire   [0:0] or_ln117_818_fu_800_p2;
wire   [3:0] select_ln117_896_fu_805_p3;
wire   [0:0] or_ln117_819_fu_812_p2;
wire   [0:0] and_ln102_1146_fu_779_p2;
wire   [3:0] select_ln117_897_fu_816_p3;
wire   [0:0] or_ln117_820_fu_824_p2;
wire   [3:0] select_ln117_898_fu_830_p3;
wire   [3:0] select_ln117_899_fu_844_p3;
wire   [0:0] xor_ln104_439_fu_860_p2;
wire   [0:0] xor_ln104_440_fu_874_p2;
wire   [0:0] xor_ln104_444_fu_884_p2;
wire   [0:0] and_ln102_1147_fu_899_p2;
wire   [0:0] xor_ln104_445_fu_889_p2;
wire   [0:0] and_ln102_1150_fu_913_p2;
wire   [0:0] and_ln102_1148_fu_904_p2;
wire   [0:0] or_ln117_822_fu_923_p2;
wire   [0:0] and_ln102_1149_fu_909_p2;
wire   [3:0] select_ln117_901_fu_928_p3;
wire   [3:0] select_ln117_902_fu_940_p3;
wire   [0:0] or_ln117_823_fu_935_p2;
wire   [4:0] zext_ln117_99_fu_947_p1;
wire   [0:0] or_ln117_824_fu_951_p2;
wire   [0:0] and_ln102_1151_fu_918_p2;
wire   [4:0] select_ln117_903_fu_955_p3;
wire   [0:0] or_ln117_825_fu_963_p2;
wire   [4:0] select_ln117_904_fu_969_p3;
wire   [4:0] select_ln117_905_fu_981_p3;
wire   [0:0] xor_ln104_446_fu_1007_p2;
wire   [0:0] and_ln102_1153_fu_1020_p2;
wire   [0:0] and_ln102_1136_fu_1012_p2;
wire   [0:0] and_ln102_1152_fu_1016_p2;
wire   [0:0] or_ln117_827_fu_1035_p2;
wire   [0:0] and_ln102_1154_fu_1025_p2;
wire   [4:0] select_ln117_907_fu_1040_p3;
wire   [0:0] or_ln117_829_fu_1047_p2;
wire   [4:0] select_ln117_908_fu_1052_p3;
wire   [0:0] and_ln102_1155_fu_1030_p2;
wire   [4:0] select_ln117_909_fu_1059_p3;
wire   [0:0] or_ln117_831_fu_1067_p2;
wire   [4:0] select_ln117_910_fu_1072_p3;
wire   [4:0] select_ln117_911_fu_1084_p3;
wire   [0:0] xor_ln104_447_fu_1100_p2;
wire   [0:0] and_ln102_1156_fu_1109_p2;
wire   [0:0] and_ln102_1137_fu_1105_p2;
wire   [0:0] and_ln102_1157_fu_1114_p2;
wire   [0:0] or_ln117_833_fu_1124_p2;
wire   [0:0] or_ln117_834_fu_1129_p2;
wire   [0:0] and_ln102_1158_fu_1119_p2;
wire   [4:0] select_ln117_913_fu_1133_p3;
wire   [0:0] or_ln117_835_fu_1140_p2;
wire   [4:0] select_ln117_914_fu_1146_p3;
wire   [4:0] select_ln117_915_fu_1160_p3;
wire   [0:0] xor_ln104_448_fu_1176_p2;
wire   [0:0] and_ln102_1159_fu_1181_p2;
wire   [0:0] and_ln102_1160_fu_1186_p2;
wire   [0:0] or_ln117_837_fu_1191_p2;
wire   [12:0] agg_result_fu_1203_p63;
wire   [4:0] agg_result_fu_1203_p64;
wire   [12:0] agg_result_fu_1203_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] agg_result_fu_1203_p1;
wire   [4:0] agg_result_fu_1203_p3;
wire   [4:0] agg_result_fu_1203_p5;
wire   [4:0] agg_result_fu_1203_p7;
wire   [4:0] agg_result_fu_1203_p9;
wire   [4:0] agg_result_fu_1203_p11;
wire   [4:0] agg_result_fu_1203_p13;
wire   [4:0] agg_result_fu_1203_p15;
wire   [4:0] agg_result_fu_1203_p17;
wire   [4:0] agg_result_fu_1203_p19;
wire   [4:0] agg_result_fu_1203_p21;
wire   [4:0] agg_result_fu_1203_p23;
wire   [4:0] agg_result_fu_1203_p25;
wire   [4:0] agg_result_fu_1203_p27;
wire   [4:0] agg_result_fu_1203_p29;
wire   [4:0] agg_result_fu_1203_p31;
wire  signed [4:0] agg_result_fu_1203_p33;
wire  signed [4:0] agg_result_fu_1203_p35;
wire  signed [4:0] agg_result_fu_1203_p37;
wire  signed [4:0] agg_result_fu_1203_p39;
wire  signed [4:0] agg_result_fu_1203_p41;
wire  signed [4:0] agg_result_fu_1203_p43;
wire  signed [4:0] agg_result_fu_1203_p45;
wire  signed [4:0] agg_result_fu_1203_p47;
wire  signed [4:0] agg_result_fu_1203_p49;
wire  signed [4:0] agg_result_fu_1203_p51;
wire  signed [4:0] agg_result_fu_1203_p53;
wire  signed [4:0] agg_result_fu_1203_p55;
wire  signed [4:0] agg_result_fu_1203_p57;
wire  signed [4:0] agg_result_fu_1203_p59;
wire  signed [4:0] agg_result_fu_1203_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x0_U942(
    .din0(13'd860),
    .din1(13'd7873),
    .din2(13'd433),
    .din3(13'd7504),
    .din4(13'd66),
    .din5(13'd322),
    .din6(13'd7839),
    .din7(13'd17),
    .din8(13'd222),
    .din9(13'd7875),
    .din10(13'd8150),
    .din11(13'd7669),
    .din12(13'd8178),
    .din13(13'd0),
    .din14(13'd312),
    .din15(13'd7880),
    .din16(13'd145),
    .din17(13'd2062),
    .din18(13'd170),
    .din19(13'd7745),
    .din20(13'd8071),
    .din21(13'd8084),
    .din22(13'd7666),
    .din23(13'd7898),
    .din24(13'd51),
    .din25(13'd48),
    .din26(13'd7921),
    .din27(13'd7956),
    .din28(13'd240),
    .din29(13'd272),
    .din30(13'd8152),
    .def(agg_result_fu_1203_p63),
    .sel(agg_result_fu_1203_p64),
    .dout(agg_result_fu_1203_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1125_reg_1583 <= and_ln102_1125_fu_732_p2;
        and_ln102_1126_reg_1520 <= and_ln102_1126_fu_560_p2;
        and_ln102_1127_reg_1555 <= and_ln102_1127_fu_595_p2;
        and_ln102_1128_reg_1595 <= and_ln102_1128_fu_746_p2;
        and_ln102_1129_reg_1622 <= and_ln102_1129_fu_870_p2;
        and_ln102_1129_reg_1622_pp0_iter5_reg <= and_ln102_1129_reg_1622;
        and_ln102_1130_reg_1531 <= and_ln102_1130_fu_574_p2;
        and_ln102_1131_reg_1536 <= and_ln102_1131_fu_579_p2;
        and_ln102_1132_reg_1567 <= and_ln102_1132_fu_619_p2;
        and_ln102_1134_reg_1601 <= and_ln102_1134_fu_760_p2;
        and_ln102_1135_reg_1635 <= and_ln102_1135_fu_894_p2;
        and_ln102_reg_1504 <= and_ln102_fu_544_p2;
        and_ln102_reg_1504_pp0_iter1_reg <= and_ln102_reg_1504;
        and_ln102_reg_1504_pp0_iter2_reg <= and_ln102_reg_1504_pp0_iter1_reg;
        and_ln104_166_reg_1589 <= and_ln104_166_fu_741_p2;
        and_ln104_167_reg_1526 <= and_ln104_167_fu_569_p2;
        and_ln104_168_reg_1561 <= and_ln104_168_fu_604_p2;
        and_ln104_168_reg_1561_pp0_iter3_reg <= and_ln104_168_reg_1561;
        and_ln104_169_reg_1617 <= and_ln104_169_fu_865_p2;
        and_ln104_170_reg_1629 <= and_ln104_170_fu_879_p2;
        and_ln104_170_reg_1629_pp0_iter5_reg <= and_ln104_170_reg_1629;
        and_ln104_170_reg_1629_pp0_iter6_reg <= and_ln104_170_reg_1629_pp0_iter5_reg;
        and_ln104_reg_1514 <= and_ln104_fu_555_p2;
        icmp_ln86_918_reg_1346 <= icmp_ln86_918_fu_360_p2;
        icmp_ln86_919_reg_1351 <= icmp_ln86_919_fu_366_p2;
        icmp_ln86_919_reg_1351_pp0_iter1_reg <= icmp_ln86_919_reg_1351;
        icmp_ln86_919_reg_1351_pp0_iter2_reg <= icmp_ln86_919_reg_1351_pp0_iter1_reg;
        icmp_ln86_920_reg_1357 <= icmp_ln86_920_fu_372_p2;
        icmp_ln86_921_reg_1363 <= icmp_ln86_921_fu_378_p2;
        icmp_ln86_921_reg_1363_pp0_iter1_reg <= icmp_ln86_921_reg_1363;
        icmp_ln86_922_reg_1369 <= icmp_ln86_922_fu_384_p2;
        icmp_ln86_922_reg_1369_pp0_iter1_reg <= icmp_ln86_922_reg_1369;
        icmp_ln86_922_reg_1369_pp0_iter2_reg <= icmp_ln86_922_reg_1369_pp0_iter1_reg;
        icmp_ln86_922_reg_1369_pp0_iter3_reg <= icmp_ln86_922_reg_1369_pp0_iter2_reg;
        icmp_ln86_923_reg_1375 <= icmp_ln86_923_fu_390_p2;
        icmp_ln86_923_reg_1375_pp0_iter1_reg <= icmp_ln86_923_reg_1375;
        icmp_ln86_923_reg_1375_pp0_iter2_reg <= icmp_ln86_923_reg_1375_pp0_iter1_reg;
        icmp_ln86_923_reg_1375_pp0_iter3_reg <= icmp_ln86_923_reg_1375_pp0_iter2_reg;
        icmp_ln86_924_reg_1381 <= icmp_ln86_924_fu_396_p2;
        icmp_ln86_924_reg_1381_pp0_iter1_reg <= icmp_ln86_924_reg_1381;
        icmp_ln86_925_reg_1387 <= icmp_ln86_925_fu_402_p2;
        icmp_ln86_925_reg_1387_pp0_iter1_reg <= icmp_ln86_925_reg_1387;
        icmp_ln86_926_reg_1393 <= icmp_ln86_926_fu_408_p2;
        icmp_ln86_926_reg_1393_pp0_iter1_reg <= icmp_ln86_926_reg_1393;
        icmp_ln86_926_reg_1393_pp0_iter2_reg <= icmp_ln86_926_reg_1393_pp0_iter1_reg;
        icmp_ln86_927_reg_1399 <= icmp_ln86_927_fu_414_p2;
        icmp_ln86_927_reg_1399_pp0_iter1_reg <= icmp_ln86_927_reg_1399;
        icmp_ln86_927_reg_1399_pp0_iter2_reg <= icmp_ln86_927_reg_1399_pp0_iter1_reg;
        icmp_ln86_927_reg_1399_pp0_iter3_reg <= icmp_ln86_927_reg_1399_pp0_iter2_reg;
        icmp_ln86_928_reg_1405 <= icmp_ln86_928_fu_420_p2;
        icmp_ln86_928_reg_1405_pp0_iter1_reg <= icmp_ln86_928_reg_1405;
        icmp_ln86_928_reg_1405_pp0_iter2_reg <= icmp_ln86_928_reg_1405_pp0_iter1_reg;
        icmp_ln86_928_reg_1405_pp0_iter3_reg <= icmp_ln86_928_reg_1405_pp0_iter2_reg;
        icmp_ln86_929_reg_1411 <= icmp_ln86_929_fu_426_p2;
        icmp_ln86_929_reg_1411_pp0_iter1_reg <= icmp_ln86_929_reg_1411;
        icmp_ln86_929_reg_1411_pp0_iter2_reg <= icmp_ln86_929_reg_1411_pp0_iter1_reg;
        icmp_ln86_929_reg_1411_pp0_iter3_reg <= icmp_ln86_929_reg_1411_pp0_iter2_reg;
        icmp_ln86_929_reg_1411_pp0_iter4_reg <= icmp_ln86_929_reg_1411_pp0_iter3_reg;
        icmp_ln86_930_reg_1417 <= icmp_ln86_930_fu_432_p2;
        icmp_ln86_930_reg_1417_pp0_iter1_reg <= icmp_ln86_930_reg_1417;
        icmp_ln86_930_reg_1417_pp0_iter2_reg <= icmp_ln86_930_reg_1417_pp0_iter1_reg;
        icmp_ln86_930_reg_1417_pp0_iter3_reg <= icmp_ln86_930_reg_1417_pp0_iter2_reg;
        icmp_ln86_930_reg_1417_pp0_iter4_reg <= icmp_ln86_930_reg_1417_pp0_iter3_reg;
        icmp_ln86_930_reg_1417_pp0_iter5_reg <= icmp_ln86_930_reg_1417_pp0_iter4_reg;
        icmp_ln86_931_reg_1423 <= icmp_ln86_931_fu_438_p2;
        icmp_ln86_931_reg_1423_pp0_iter1_reg <= icmp_ln86_931_reg_1423;
        icmp_ln86_931_reg_1423_pp0_iter2_reg <= icmp_ln86_931_reg_1423_pp0_iter1_reg;
        icmp_ln86_931_reg_1423_pp0_iter3_reg <= icmp_ln86_931_reg_1423_pp0_iter2_reg;
        icmp_ln86_931_reg_1423_pp0_iter4_reg <= icmp_ln86_931_reg_1423_pp0_iter3_reg;
        icmp_ln86_931_reg_1423_pp0_iter5_reg <= icmp_ln86_931_reg_1423_pp0_iter4_reg;
        icmp_ln86_931_reg_1423_pp0_iter6_reg <= icmp_ln86_931_reg_1423_pp0_iter5_reg;
        icmp_ln86_932_reg_1429 <= icmp_ln86_932_fu_454_p2;
        icmp_ln86_932_reg_1429_pp0_iter1_reg <= icmp_ln86_932_reg_1429;
        icmp_ln86_933_reg_1434 <= icmp_ln86_933_fu_460_p2;
        icmp_ln86_933_reg_1434_pp0_iter1_reg <= icmp_ln86_933_reg_1434;
        icmp_ln86_934_reg_1439 <= icmp_ln86_934_fu_466_p2;
        icmp_ln86_934_reg_1439_pp0_iter1_reg <= icmp_ln86_934_reg_1439;
        icmp_ln86_935_reg_1444 <= icmp_ln86_935_fu_472_p2;
        icmp_ln86_935_reg_1444_pp0_iter1_reg <= icmp_ln86_935_reg_1444;
        icmp_ln86_935_reg_1444_pp0_iter2_reg <= icmp_ln86_935_reg_1444_pp0_iter1_reg;
        icmp_ln86_936_reg_1449 <= icmp_ln86_936_fu_478_p2;
        icmp_ln86_936_reg_1449_pp0_iter1_reg <= icmp_ln86_936_reg_1449;
        icmp_ln86_936_reg_1449_pp0_iter2_reg <= icmp_ln86_936_reg_1449_pp0_iter1_reg;
        icmp_ln86_937_reg_1454 <= icmp_ln86_937_fu_484_p2;
        icmp_ln86_937_reg_1454_pp0_iter1_reg <= icmp_ln86_937_reg_1454;
        icmp_ln86_937_reg_1454_pp0_iter2_reg <= icmp_ln86_937_reg_1454_pp0_iter1_reg;
        icmp_ln86_938_reg_1459 <= icmp_ln86_938_fu_490_p2;
        icmp_ln86_938_reg_1459_pp0_iter1_reg <= icmp_ln86_938_reg_1459;
        icmp_ln86_938_reg_1459_pp0_iter2_reg <= icmp_ln86_938_reg_1459_pp0_iter1_reg;
        icmp_ln86_938_reg_1459_pp0_iter3_reg <= icmp_ln86_938_reg_1459_pp0_iter2_reg;
        icmp_ln86_939_reg_1464 <= icmp_ln86_939_fu_496_p2;
        icmp_ln86_939_reg_1464_pp0_iter1_reg <= icmp_ln86_939_reg_1464;
        icmp_ln86_939_reg_1464_pp0_iter2_reg <= icmp_ln86_939_reg_1464_pp0_iter1_reg;
        icmp_ln86_939_reg_1464_pp0_iter3_reg <= icmp_ln86_939_reg_1464_pp0_iter2_reg;
        icmp_ln86_940_reg_1469 <= icmp_ln86_940_fu_502_p2;
        icmp_ln86_940_reg_1469_pp0_iter1_reg <= icmp_ln86_940_reg_1469;
        icmp_ln86_940_reg_1469_pp0_iter2_reg <= icmp_ln86_940_reg_1469_pp0_iter1_reg;
        icmp_ln86_940_reg_1469_pp0_iter3_reg <= icmp_ln86_940_reg_1469_pp0_iter2_reg;
        icmp_ln86_941_reg_1474 <= icmp_ln86_941_fu_508_p2;
        icmp_ln86_941_reg_1474_pp0_iter1_reg <= icmp_ln86_941_reg_1474;
        icmp_ln86_941_reg_1474_pp0_iter2_reg <= icmp_ln86_941_reg_1474_pp0_iter1_reg;
        icmp_ln86_941_reg_1474_pp0_iter3_reg <= icmp_ln86_941_reg_1474_pp0_iter2_reg;
        icmp_ln86_941_reg_1474_pp0_iter4_reg <= icmp_ln86_941_reg_1474_pp0_iter3_reg;
        icmp_ln86_942_reg_1479 <= icmp_ln86_942_fu_514_p2;
        icmp_ln86_942_reg_1479_pp0_iter1_reg <= icmp_ln86_942_reg_1479;
        icmp_ln86_942_reg_1479_pp0_iter2_reg <= icmp_ln86_942_reg_1479_pp0_iter1_reg;
        icmp_ln86_942_reg_1479_pp0_iter3_reg <= icmp_ln86_942_reg_1479_pp0_iter2_reg;
        icmp_ln86_942_reg_1479_pp0_iter4_reg <= icmp_ln86_942_reg_1479_pp0_iter3_reg;
        icmp_ln86_943_reg_1484 <= icmp_ln86_943_fu_520_p2;
        icmp_ln86_943_reg_1484_pp0_iter1_reg <= icmp_ln86_943_reg_1484;
        icmp_ln86_943_reg_1484_pp0_iter2_reg <= icmp_ln86_943_reg_1484_pp0_iter1_reg;
        icmp_ln86_943_reg_1484_pp0_iter3_reg <= icmp_ln86_943_reg_1484_pp0_iter2_reg;
        icmp_ln86_943_reg_1484_pp0_iter4_reg <= icmp_ln86_943_reg_1484_pp0_iter3_reg;
        icmp_ln86_944_reg_1489 <= icmp_ln86_944_fu_526_p2;
        icmp_ln86_944_reg_1489_pp0_iter1_reg <= icmp_ln86_944_reg_1489;
        icmp_ln86_944_reg_1489_pp0_iter2_reg <= icmp_ln86_944_reg_1489_pp0_iter1_reg;
        icmp_ln86_944_reg_1489_pp0_iter3_reg <= icmp_ln86_944_reg_1489_pp0_iter2_reg;
        icmp_ln86_944_reg_1489_pp0_iter4_reg <= icmp_ln86_944_reg_1489_pp0_iter3_reg;
        icmp_ln86_944_reg_1489_pp0_iter5_reg <= icmp_ln86_944_reg_1489_pp0_iter4_reg;
        icmp_ln86_945_reg_1494 <= icmp_ln86_945_fu_532_p2;
        icmp_ln86_945_reg_1494_pp0_iter1_reg <= icmp_ln86_945_reg_1494;
        icmp_ln86_945_reg_1494_pp0_iter2_reg <= icmp_ln86_945_reg_1494_pp0_iter1_reg;
        icmp_ln86_945_reg_1494_pp0_iter3_reg <= icmp_ln86_945_reg_1494_pp0_iter2_reg;
        icmp_ln86_945_reg_1494_pp0_iter4_reg <= icmp_ln86_945_reg_1494_pp0_iter3_reg;
        icmp_ln86_945_reg_1494_pp0_iter5_reg <= icmp_ln86_945_reg_1494_pp0_iter4_reg;
        icmp_ln86_946_reg_1499 <= icmp_ln86_946_fu_538_p2;
        icmp_ln86_946_reg_1499_pp0_iter1_reg <= icmp_ln86_946_reg_1499;
        icmp_ln86_946_reg_1499_pp0_iter2_reg <= icmp_ln86_946_reg_1499_pp0_iter1_reg;
        icmp_ln86_946_reg_1499_pp0_iter3_reg <= icmp_ln86_946_reg_1499_pp0_iter2_reg;
        icmp_ln86_946_reg_1499_pp0_iter4_reg <= icmp_ln86_946_reg_1499_pp0_iter3_reg;
        icmp_ln86_946_reg_1499_pp0_iter5_reg <= icmp_ln86_946_reg_1499_pp0_iter4_reg;
        icmp_ln86_946_reg_1499_pp0_iter6_reg <= icmp_ln86_946_reg_1499_pp0_iter5_reg;
        icmp_ln86_reg_1335 <= icmp_ln86_fu_354_p2;
        icmp_ln86_reg_1335_pp0_iter1_reg <= icmp_ln86_reg_1335;
        icmp_ln86_reg_1335_pp0_iter2_reg <= icmp_ln86_reg_1335_pp0_iter1_reg;
        icmp_ln86_reg_1335_pp0_iter3_reg <= icmp_ln86_reg_1335_pp0_iter2_reg;
        or_ln117_812_reg_1543 <= or_ln117_812_fu_584_p2;
        or_ln117_817_reg_1577 <= or_ln117_817_fu_727_p2;
        or_ln117_821_reg_1607 <= or_ln117_821_fu_838_p2;
        or_ln117_826_reg_1640 <= or_ln117_826_fu_977_p2;
        or_ln117_828_reg_1650 <= or_ln117_828_fu_997_p2;
        or_ln117_830_reg_1656 <= or_ln117_830_fu_1003_p2;
        or_ln117_830_reg_1656_pp0_iter5_reg <= or_ln117_830_reg_1656;
        or_ln117_832_reg_1664 <= or_ln117_832_fu_1079_p2;
        or_ln117_836_reg_1674 <= or_ln117_836_fu_1154_p2;
        select_ln117_894_reg_1572 <= select_ln117_894_fu_720_p3;
        select_ln117_900_reg_1612 <= select_ln117_900_fu_852_p3;
        select_ln117_906_reg_1645 <= select_ln117_906_fu_989_p3;
        select_ln117_912_reg_1669 <= select_ln117_912_fu_1092_p3;
        select_ln117_916_reg_1679 <= select_ln117_916_fu_1168_p3;
        xor_ln104_reg_1549 <= xor_ln104_fu_590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1203_p63 = 'bx;

assign agg_result_fu_1203_p64 = ((or_ln117_837_fu_1191_p2[0:0] == 1'b1) ? select_ln117_916_reg_1679 : 5'd30);

assign and_ln102_1125_fu_732_p2 = (xor_ln104_reg_1549 & icmp_ln86_919_reg_1351_pp0_iter2_reg);

assign and_ln102_1126_fu_560_p2 = (icmp_ln86_920_reg_1357 & and_ln102_reg_1504);

assign and_ln102_1127_fu_595_p2 = (icmp_ln86_921_reg_1363_pp0_iter1_reg & and_ln104_reg_1514);

assign and_ln102_1128_fu_746_p2 = (icmp_ln86_922_reg_1369_pp0_iter2_reg & and_ln102_1125_fu_732_p2);

assign and_ln102_1129_fu_870_p2 = (icmp_ln86_923_reg_1375_pp0_iter3_reg & and_ln104_166_reg_1589);

assign and_ln102_1130_fu_574_p2 = (icmp_ln86_924_reg_1381 & and_ln102_1126_fu_560_p2);

assign and_ln102_1131_fu_579_p2 = (icmp_ln86_925_reg_1387 & and_ln104_167_fu_569_p2);

assign and_ln102_1132_fu_619_p2 = (icmp_ln86_926_reg_1393_pp0_iter1_reg & and_ln102_1127_fu_595_p2);

assign and_ln102_1133_fu_756_p2 = (icmp_ln86_927_reg_1399_pp0_iter2_reg & and_ln104_168_reg_1561);

assign and_ln102_1134_fu_760_p2 = (icmp_ln86_928_reg_1405_pp0_iter2_reg & and_ln102_1128_fu_746_p2);

assign and_ln102_1135_fu_894_p2 = (icmp_ln86_929_reg_1411_pp0_iter3_reg & and_ln104_169_fu_865_p2);

assign and_ln102_1136_fu_1012_p2 = (icmp_ln86_930_reg_1417_pp0_iter4_reg & and_ln102_1129_reg_1622);

assign and_ln102_1137_fu_1105_p2 = (icmp_ln86_931_reg_1423_pp0_iter5_reg & and_ln104_170_reg_1629_pp0_iter5_reg);

assign and_ln102_1138_fu_624_p2 = (icmp_ln86_932_reg_1429_pp0_iter1_reg & and_ln102_1130_reg_1531);

assign and_ln102_1139_fu_628_p2 = (xor_ln104_441_fu_609_p2 & icmp_ln86_933_reg_1434_pp0_iter1_reg);

assign and_ln102_1140_fu_633_p2 = (and_ln102_1139_fu_628_p2 & and_ln102_1126_reg_1520);

assign and_ln102_1141_fu_638_p2 = (xor_ln104_442_fu_614_p2 & icmp_ln86_934_reg_1439_pp0_iter1_reg);

assign and_ln102_1142_fu_643_p2 = (and_ln104_167_reg_1526 & and_ln102_1141_fu_638_p2);

assign and_ln102_1143_fu_765_p2 = (icmp_ln86_935_reg_1444_pp0_iter2_reg & and_ln102_1132_reg_1567);

assign and_ln102_1144_fu_769_p2 = (xor_ln104_443_fu_751_p2 & icmp_ln86_936_reg_1449_pp0_iter2_reg);

assign and_ln102_1145_fu_774_p2 = (and_ln102_1144_fu_769_p2 & and_ln102_1127_reg_1555);

assign and_ln102_1146_fu_779_p2 = (icmp_ln86_937_reg_1454_pp0_iter2_reg & and_ln102_1133_fu_756_p2);

assign and_ln102_1147_fu_899_p2 = (xor_ln104_444_fu_884_p2 & icmp_ln86_938_reg_1459_pp0_iter3_reg);

assign and_ln102_1148_fu_904_p2 = (and_ln104_168_reg_1561_pp0_iter3_reg & and_ln102_1147_fu_899_p2);

assign and_ln102_1149_fu_909_p2 = (icmp_ln86_939_reg_1464_pp0_iter3_reg & and_ln102_1134_reg_1601);

assign and_ln102_1150_fu_913_p2 = (xor_ln104_445_fu_889_p2 & icmp_ln86_940_reg_1469_pp0_iter3_reg);

assign and_ln102_1151_fu_918_p2 = (and_ln102_1150_fu_913_p2 & and_ln102_1128_reg_1595);

assign and_ln102_1152_fu_1016_p2 = (icmp_ln86_941_reg_1474_pp0_iter4_reg & and_ln102_1135_reg_1635);

assign and_ln102_1153_fu_1020_p2 = (xor_ln104_446_fu_1007_p2 & icmp_ln86_942_reg_1479_pp0_iter4_reg);

assign and_ln102_1154_fu_1025_p2 = (and_ln104_169_reg_1617 & and_ln102_1153_fu_1020_p2);

assign and_ln102_1155_fu_1030_p2 = (icmp_ln86_943_reg_1484_pp0_iter4_reg & and_ln102_1136_fu_1012_p2);

assign and_ln102_1156_fu_1109_p2 = (xor_ln104_447_fu_1100_p2 & icmp_ln86_944_reg_1489_pp0_iter5_reg);

assign and_ln102_1157_fu_1114_p2 = (and_ln102_1156_fu_1109_p2 & and_ln102_1129_reg_1622_pp0_iter5_reg);

assign and_ln102_1158_fu_1119_p2 = (icmp_ln86_945_reg_1494_pp0_iter5_reg & and_ln102_1137_fu_1105_p2);

assign and_ln102_1159_fu_1181_p2 = (xor_ln104_448_fu_1176_p2 & icmp_ln86_946_reg_1499_pp0_iter6_reg);

assign and_ln102_1160_fu_1186_p2 = (and_ln104_170_reg_1629_pp0_iter6_reg & and_ln102_1159_fu_1181_p2);

assign and_ln102_fu_544_p2 = (icmp_ln86_fu_354_p2 & icmp_ln86_918_fu_360_p2);

assign and_ln104_166_fu_741_p2 = (xor_ln104_reg_1549 & xor_ln104_436_fu_736_p2);

assign and_ln104_167_fu_569_p2 = (xor_ln104_437_fu_564_p2 & and_ln102_reg_1504);

assign and_ln104_168_fu_604_p2 = (xor_ln104_438_fu_599_p2 & and_ln104_reg_1514);

assign and_ln104_169_fu_865_p2 = (xor_ln104_439_fu_860_p2 & and_ln102_1125_reg_1583);

assign and_ln104_170_fu_879_p2 = (xor_ln104_440_fu_874_p2 & and_ln104_166_reg_1589);

assign and_ln104_fu_555_p2 = (xor_ln104_435_fu_550_p2 & icmp_ln86_reg_1335);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1203_p65;

assign icmp_ln86_918_fu_360_p2 = (($signed(p_read1_int_reg) < $signed(18'd185071)) ? 1'b1 : 1'b0);

assign icmp_ln86_919_fu_366_p2 = (($signed(p_read1_int_reg) < $signed(18'd219622)) ? 1'b1 : 1'b0);

assign icmp_ln86_920_fu_372_p2 = (($signed(p_read9_int_reg) < $signed(18'd1620)) ? 1'b1 : 1'b0);

assign icmp_ln86_921_fu_378_p2 = (($signed(p_read5_int_reg) < $signed(18'd1423)) ? 1'b1 : 1'b0);

assign icmp_ln86_922_fu_384_p2 = (($signed(p_read5_int_reg) < $signed(18'd1252)) ? 1'b1 : 1'b0);

assign icmp_ln86_923_fu_390_p2 = (($signed(p_read10_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign icmp_ln86_924_fu_396_p2 = (($signed(p_read14_int_reg) < $signed(18'd87730)) ? 1'b1 : 1'b0);

assign icmp_ln86_925_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_926_fu_408_p2 = (($signed(p_read3_int_reg) < $signed(18'd8855)) ? 1'b1 : 1'b0);

assign icmp_ln86_927_fu_414_p2 = (($signed(p_read10_int_reg) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_928_fu_420_p2 = (($signed(p_read6_int_reg) < $signed(18'd259292)) ? 1'b1 : 1'b0);

assign icmp_ln86_929_fu_426_p2 = (($signed(p_read8_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_930_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd94143)) ? 1'b1 : 1'b0);

assign icmp_ln86_931_fu_438_p2 = (($signed(p_read14_int_reg) < $signed(18'd82660)) ? 1'b1 : 1'b0);

assign icmp_ln86_932_fu_454_p2 = (($signed(tmp_fu_444_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_933_fu_460_p2 = (($signed(p_read3_int_reg) < $signed(18'd8517)) ? 1'b1 : 1'b0);

assign icmp_ln86_934_fu_466_p2 = (($signed(p_read10_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_935_fu_472_p2 = (($signed(p_read11_int_reg) < $signed(18'd7890)) ? 1'b1 : 1'b0);

assign icmp_ln86_936_fu_478_p2 = (($signed(p_read12_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_937_fu_484_p2 = (($signed(p_read1_int_reg) < $signed(18'd220973)) ? 1'b1 : 1'b0);

assign icmp_ln86_938_fu_490_p2 = (($signed(p_read1_int_reg) < $signed(18'd228301)) ? 1'b1 : 1'b0);

assign icmp_ln86_939_fu_496_p2 = (($signed(p_read5_int_reg) < $signed(18'd1157)) ? 1'b1 : 1'b0);

assign icmp_ln86_940_fu_502_p2 = (($signed(p_read6_int_reg) < $signed(18'd259361)) ? 1'b1 : 1'b0);

assign icmp_ln86_941_fu_508_p2 = (($signed(p_read13_int_reg) < $signed(18'd1278)) ? 1'b1 : 1'b0);

assign icmp_ln86_942_fu_514_p2 = (($signed(p_read4_int_reg) < $signed(18'd1836)) ? 1'b1 : 1'b0);

assign icmp_ln86_943_fu_520_p2 = (($signed(p_read3_int_reg) < $signed(18'd4963)) ? 1'b1 : 1'b0);

assign icmp_ln86_944_fu_526_p2 = (($signed(p_read5_int_reg) < $signed(18'd908)) ? 1'b1 : 1'b0);

assign icmp_ln86_945_fu_532_p2 = (($signed(p_read6_int_reg) < $signed(18'd259038)) ? 1'b1 : 1'b0);

assign icmp_ln86_946_fu_538_p2 = (($signed(p_read2_int_reg) < $signed(18'd94075)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_354_p2 = (($signed(p_read15_int_reg) < $signed(18'd59905)) ? 1'b1 : 1'b0);

assign or_ln117_812_fu_584_p2 = (and_ln102_1131_fu_579_p2 | and_ln102_1130_fu_574_p2);

assign or_ln117_813_fu_670_p2 = (or_ln117_812_reg_1543 | and_ln102_1140_fu_633_p2);

assign or_ln117_814_fu_686_p2 = (and_ln102_1131_reg_1536 | and_ln102_1126_reg_1520);

assign or_ln117_815_fu_698_p2 = (or_ln117_814_fu_686_p2 | and_ln102_1142_fu_643_p2);

assign or_ln117_816_fu_784_p2 = (and_ln102_reg_1504_pp0_iter2_reg | and_ln102_1143_fu_765_p2);

assign or_ln117_817_fu_727_p2 = (and_ln102_reg_1504_pp0_iter1_reg | and_ln102_1132_fu_619_p2);

assign or_ln117_818_fu_800_p2 = (or_ln117_817_reg_1577 | and_ln102_1145_fu_774_p2);

assign or_ln117_819_fu_812_p2 = (and_ln102_reg_1504_pp0_iter2_reg | and_ln102_1127_reg_1555);

assign or_ln117_820_fu_824_p2 = (or_ln117_819_fu_812_p2 | and_ln102_1146_fu_779_p2);

assign or_ln117_821_fu_838_p2 = (or_ln117_819_fu_812_p2 | and_ln102_1133_fu_756_p2);

assign or_ln117_822_fu_923_p2 = (or_ln117_821_reg_1607 | and_ln102_1148_fu_904_p2);

assign or_ln117_823_fu_935_p2 = (icmp_ln86_reg_1335_pp0_iter3_reg | and_ln102_1149_fu_909_p2);

assign or_ln117_824_fu_951_p2 = (icmp_ln86_reg_1335_pp0_iter3_reg | and_ln102_1134_reg_1601);

assign or_ln117_825_fu_963_p2 = (or_ln117_824_fu_951_p2 | and_ln102_1151_fu_918_p2);

assign or_ln117_826_fu_977_p2 = (icmp_ln86_reg_1335_pp0_iter3_reg | and_ln102_1128_reg_1595);

assign or_ln117_827_fu_1035_p2 = (or_ln117_826_reg_1640 | and_ln102_1152_fu_1016_p2);

assign or_ln117_828_fu_997_p2 = (or_ln117_826_fu_977_p2 | and_ln102_1135_fu_894_p2);

assign or_ln117_829_fu_1047_p2 = (or_ln117_828_reg_1650 | and_ln102_1154_fu_1025_p2);

assign or_ln117_830_fu_1003_p2 = (icmp_ln86_reg_1335_pp0_iter3_reg | and_ln102_1125_reg_1583);

assign or_ln117_831_fu_1067_p2 = (or_ln117_830_reg_1656 | and_ln102_1155_fu_1030_p2);

assign or_ln117_832_fu_1079_p2 = (or_ln117_830_reg_1656 | and_ln102_1136_fu_1012_p2);

assign or_ln117_833_fu_1124_p2 = (or_ln117_832_reg_1664 | and_ln102_1157_fu_1114_p2);

assign or_ln117_834_fu_1129_p2 = (or_ln117_830_reg_1656_pp0_iter5_reg | and_ln102_1129_reg_1622_pp0_iter5_reg);

assign or_ln117_835_fu_1140_p2 = (or_ln117_834_fu_1129_p2 | and_ln102_1158_fu_1119_p2);

assign or_ln117_836_fu_1154_p2 = (or_ln117_834_fu_1129_p2 | and_ln102_1137_fu_1105_p2);

assign or_ln117_837_fu_1191_p2 = (or_ln117_836_reg_1674 | and_ln102_1160_fu_1186_p2);

assign or_ln117_fu_648_p2 = (and_ln102_1138_fu_624_p2 | and_ln102_1131_reg_1536);

assign select_ln117_890_fu_675_p3 = ((or_ln117_812_reg_1543[0:0] == 1'b1) ? select_ln117_fu_662_p3 : 2'd3);

assign select_ln117_891_fu_690_p3 = ((or_ln117_813_fu_670_p2[0:0] == 1'b1) ? zext_ln117_97_fu_682_p1 : 3'd4);

assign select_ln117_892_fu_704_p3 = ((or_ln117_814_fu_686_p2[0:0] == 1'b1) ? select_ln117_891_fu_690_p3 : 3'd5);

assign select_ln117_893_fu_712_p3 = ((or_ln117_815_fu_698_p2[0:0] == 1'b1) ? select_ln117_892_fu_704_p3 : 3'd6);

assign select_ln117_894_fu_720_p3 = ((and_ln102_reg_1504_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_893_fu_712_p3 : 3'd7);

assign select_ln117_895_fu_792_p3 = ((or_ln117_816_fu_784_p2[0:0] == 1'b1) ? zext_ln117_98_fu_789_p1 : 4'd8);

assign select_ln117_896_fu_805_p3 = ((or_ln117_817_reg_1577[0:0] == 1'b1) ? select_ln117_895_fu_792_p3 : 4'd9);

assign select_ln117_897_fu_816_p3 = ((or_ln117_818_fu_800_p2[0:0] == 1'b1) ? select_ln117_896_fu_805_p3 : 4'd10);

assign select_ln117_898_fu_830_p3 = ((or_ln117_819_fu_812_p2[0:0] == 1'b1) ? select_ln117_897_fu_816_p3 : 4'd11);

assign select_ln117_899_fu_844_p3 = ((or_ln117_820_fu_824_p2[0:0] == 1'b1) ? select_ln117_898_fu_830_p3 : 4'd12);

assign select_ln117_900_fu_852_p3 = ((or_ln117_821_fu_838_p2[0:0] == 1'b1) ? select_ln117_899_fu_844_p3 : 4'd13);

assign select_ln117_901_fu_928_p3 = ((or_ln117_822_fu_923_p2[0:0] == 1'b1) ? select_ln117_900_reg_1612 : 4'd14);

assign select_ln117_902_fu_940_p3 = ((icmp_ln86_reg_1335_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_901_fu_928_p3 : 4'd15);

assign select_ln117_903_fu_955_p3 = ((or_ln117_823_fu_935_p2[0:0] == 1'b1) ? zext_ln117_99_fu_947_p1 : 5'd16);

assign select_ln117_904_fu_969_p3 = ((or_ln117_824_fu_951_p2[0:0] == 1'b1) ? select_ln117_903_fu_955_p3 : 5'd17);

assign select_ln117_905_fu_981_p3 = ((or_ln117_825_fu_963_p2[0:0] == 1'b1) ? select_ln117_904_fu_969_p3 : 5'd18);

assign select_ln117_906_fu_989_p3 = ((or_ln117_826_fu_977_p2[0:0] == 1'b1) ? select_ln117_905_fu_981_p3 : 5'd19);

assign select_ln117_907_fu_1040_p3 = ((or_ln117_827_fu_1035_p2[0:0] == 1'b1) ? select_ln117_906_reg_1645 : 5'd20);

assign select_ln117_908_fu_1052_p3 = ((or_ln117_828_reg_1650[0:0] == 1'b1) ? select_ln117_907_fu_1040_p3 : 5'd21);

assign select_ln117_909_fu_1059_p3 = ((or_ln117_829_fu_1047_p2[0:0] == 1'b1) ? select_ln117_908_fu_1052_p3 : 5'd22);

assign select_ln117_910_fu_1072_p3 = ((or_ln117_830_reg_1656[0:0] == 1'b1) ? select_ln117_909_fu_1059_p3 : 5'd23);

assign select_ln117_911_fu_1084_p3 = ((or_ln117_831_fu_1067_p2[0:0] == 1'b1) ? select_ln117_910_fu_1072_p3 : 5'd24);

assign select_ln117_912_fu_1092_p3 = ((or_ln117_832_fu_1079_p2[0:0] == 1'b1) ? select_ln117_911_fu_1084_p3 : 5'd25);

assign select_ln117_913_fu_1133_p3 = ((or_ln117_833_fu_1124_p2[0:0] == 1'b1) ? select_ln117_912_reg_1669 : 5'd26);

assign select_ln117_914_fu_1146_p3 = ((or_ln117_834_fu_1129_p2[0:0] == 1'b1) ? select_ln117_913_fu_1133_p3 : 5'd27);

assign select_ln117_915_fu_1160_p3 = ((or_ln117_835_fu_1140_p2[0:0] == 1'b1) ? select_ln117_914_fu_1146_p3 : 5'd28);

assign select_ln117_916_fu_1168_p3 = ((or_ln117_836_fu_1154_p2[0:0] == 1'b1) ? select_ln117_915_fu_1160_p3 : 5'd29);

assign select_ln117_fu_662_p3 = ((or_ln117_fu_648_p2[0:0] == 1'b1) ? zext_ln117_fu_658_p1 : 2'd2);

assign tmp_fu_444_p4 = {{p_read7_int_reg[17:3]}};

assign xor_ln104_435_fu_550_p2 = (icmp_ln86_918_reg_1346 ^ 1'd1);

assign xor_ln104_436_fu_736_p2 = (icmp_ln86_919_reg_1351_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_437_fu_564_p2 = (icmp_ln86_920_reg_1357 ^ 1'd1);

assign xor_ln104_438_fu_599_p2 = (icmp_ln86_921_reg_1363_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_439_fu_860_p2 = (icmp_ln86_922_reg_1369_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_440_fu_874_p2 = (icmp_ln86_923_reg_1375_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_441_fu_609_p2 = (icmp_ln86_924_reg_1381_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_442_fu_614_p2 = (icmp_ln86_925_reg_1387_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_443_fu_751_p2 = (icmp_ln86_926_reg_1393_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_444_fu_884_p2 = (icmp_ln86_927_reg_1399_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_445_fu_889_p2 = (icmp_ln86_928_reg_1405_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_446_fu_1007_p2 = (icmp_ln86_929_reg_1411_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_447_fu_1100_p2 = (icmp_ln86_930_reg_1417_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_448_fu_1176_p2 = (icmp_ln86_931_reg_1423_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_590_p2 = (icmp_ln86_reg_1335_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_653_p2 = (1'd1 ^ and_ln102_1131_reg_1536);

assign zext_ln117_97_fu_682_p1 = select_ln117_890_fu_675_p3;

assign zext_ln117_98_fu_789_p1 = select_ln117_894_reg_1572;

assign zext_ln117_99_fu_947_p1 = select_ln117_902_fu_940_p3;

assign zext_ln117_fu_658_p1 = xor_ln117_fu_653_p2;

endmodule //conifer_jettag_accelerator_decision_function_67
