#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jan  9 14:46:34 2025
# Process ID: 14912
# Current directory: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1
# Command line: vivado.exe -log SVM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SVM.tcl
# Log file: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1/SVM.vds
# Journal file: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1\vivado.jou
# Running On: DESKTOP-R2MU3CQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 34294 MB
#-----------------------------------------------------------
Sourcing tcl script 'E:/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source SVM.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.008 ; gain = 161.551
Command: synth_design -top SVM -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1338.555 ; gain = 409.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SVM' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVM.sv:2]
INFO: [Synth 8-226] default block is never used [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVM.sv:525]
INFO: [Synth 8-6157] synthesizing module 'fix2float_inputs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/fix2float_inputs.sv:2]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fix2float_input' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/fix2float_input/synth/fix2float_input.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_input' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/fix2float_input/synth/fix2float_input.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_inputs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/fix2float_inputs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SVs_ROM_1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_1.v:2]
INFO: [Synth 8-638] synthesizing module 'SVs_ROM1' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM1/synth/SVs_ROM1.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: SVs_ROM1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 244890 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 244890 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 244890 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 244890 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 60 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.353601 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM1/synth/SVs_ROM1.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'SVs_ROM1' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM1/synth/SVs_ROM1.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'SVs_ROM_1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'SVs_ROM_2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_2.v:2]
INFO: [Synth 8-638] synthesizing module 'SVs_ROM2' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM2/synth/SVs_ROM2.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: SVs_ROM2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 74115 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 74115 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 74115 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 74115 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 18 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.34782 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM2/synth/SVs_ROM2.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'SVs_ROM2' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM2/synth/SVs_ROM2.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'SVs_ROM_2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'SVs_ROM_3' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_3.v:2]
INFO: [Synth 8-638] synthesizing module 'SVs_ROM3' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM3/synth/SVs_ROM3.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: SVs_ROM3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 701325 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 701325 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 20 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 701325 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 701325 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 20 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 171 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.352161 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM3/synth/SVs_ROM3.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'SVs_ROM3' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/SVs_ROM3/synth/SVs_ROM3.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'SVs_ROM_3' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVs_ROM_3.v:2]
INFO: [Synth 8-6157] synthesizing module 'fix2float_parameters' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/fix2float_parameters.v:2]
INFO: [Synth 8-6157] synthesizing module 'fix2float_parameter' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/fix2float_parameter/synth/fix2float_parameter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_parameter' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/fix2float_parameter/synth/fix2float_parameter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_parameters' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/fix2float_parameters.v:2]
INFO: [Synth 8-6157] synthesizing module 'sub_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/sub_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'sub' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/sub/synth/sub.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sub' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/sub/synth/sub.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sub_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/sub_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/mult_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/mult/synth/mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mult' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/mult/synth/mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mult_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/mult_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'accu_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/accu_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'accu' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/synth/accu.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'accu' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/synth/accu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'accu_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/accu_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'div_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/div_inst.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/div/synth/div.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/div/synth/div.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/div_inst.v:1]
INFO: [Synth 8-6157] synthesizing module 'exp_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/exp_inst.v:1]
INFO: [Synth 8-6157] synthesizing module 'exp' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/exp/synth/exp.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'exp' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/exp/synth/exp.v:53]
INFO: [Synth 8-6155] done synthesizing module 'exp_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/exp_inst.v:1]
INFO: [Synth 8-6157] synthesizing module 'a_ROM_1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_1.v:2]
INFO: [Synth 8-638] synthesizing module 'a_ROM1' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM1/synth/a_ROM1.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: a_ROM1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1814 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1814 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1814 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1814 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.8711 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM1/synth/a_ROM1.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'a_ROM1' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM1/synth/a_ROM1.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'a_ROM_1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'a_ROM_2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_2.v:2]
INFO: [Synth 8-638] synthesizing module 'a_ROM2' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM2/synth/a_ROM2.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: a_ROM2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 549 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 549 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 549 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 549 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.622 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM2/synth/a_ROM2.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'a_ROM2' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM2/synth/a_ROM2.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'a_ROM_2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'a_ROM_3' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_3.v:2]
INFO: [Synth 8-638] synthesizing module 'a_ROM3' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM3/synth/a_ROM3.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: a_ROM3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 5195 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 5195 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 5195 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 5195 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 3 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     7.919827 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM3/synth/a_ROM3.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'a_ROM3' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/a_ROM3/synth/a_ROM3.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'a_ROM_3' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/a_ROM_3.v:2]
INFO: [Synth 8-6157] synthesizing module 'b_ROM' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/b_ROM.v:2]
INFO: [Synth 8-638] synthesizing module 'b_ROM0' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/synth/b_ROM0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: b_ROM0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 3 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 3 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 3 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 3 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.375199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/synth/b_ROM0.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'b_ROM0' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/b_ROM0/synth/b_ROM0.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'b_ROM' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/b_ROM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SVM' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/SVM/SVM.sv:2]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized186 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized186 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized186 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized184 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized184 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized184 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized182 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized182 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized182 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized178 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized178 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized178 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized176 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized176 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized176 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized174 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized168 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized162 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized162 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized162 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized162 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized162 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized29 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:02:00 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:01 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:02:01 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2705.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: square_3/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: square_2/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: square_1/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_a_3/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_a_2/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_a_1/mult_inst1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 2705.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4911 instances were transformed.
  FDE => FDRE: 3048 instances
  MULT_AND => LUT2: 1863 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for accu_x_1/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_x_2/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_x_3/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_1/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_2/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_3/accu_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for b_ROM_inst/b_ROM_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for square_1/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for square_2/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for square_3/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_a_1/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_a_2/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_a_3/mult_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for a_ROM_3_inst/a_ROM3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for a_ROM_2_inst/a_ROM2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for a_ROM_1_inst/a_ROM1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_inst_1/exp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_inst_2/exp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_inst_3/exp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_y_1/div_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_y_2/div_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_y_3/div_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_x_1/sub_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_x_2/sub_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_x_3/sub_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_SVs_1/fix2float_parameter_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_SVs_2/fix2float_parameter_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_SVs_3/fix2float_parameter_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SVs_ROM_3_inst/SVs_ROM3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SVs_ROM_2_inst/SVs_ROM2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SVs_ROM_1_inst/SVs_ROM1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:29 ; elapsed = 00:02:45 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:43 ; elapsed = 00:03:00 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_15:/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'floating_point_v7_1_15:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sub:/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'sub:/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'sub:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'sub:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized10) to 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'mult:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'mult:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized10) to 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized10) to 'div:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'exp:/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized9__3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized9__3.
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[5].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[7].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[7].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[7].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[7].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[7].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[4].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[6].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[8].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__6.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__8.
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '65' to '24' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'i_result_mag_recomb/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '23' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].g_fabric_split.i_reg/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'g_accum_split[2].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.gen/sources_1/ip/accu/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__10.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__10.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__10.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__10.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__10.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__9.
DSP Report: Generating DSP addrSVs_23, operation Mode is: (D+(A:0x1))*(B:0x87).
DSP Report: operator addrSVs_23 is absorbed into DSP addrSVs_23.
DSP Report: operator addrSVs_24 is absorbed into DSP addrSVs_23.
DSP Report: Generating DSP addrSVs_20, operation Mode is: (0 or C)+(A*(B:0x87) or 0)+CarryIn.
DSP Report: operator addrSVs_20 is absorbed into DSP addrSVs_20.
DSP Report: operator addrSVs_21 is absorbed into DSP addrSVs_20.
DSP Report: Generating DSP addrSVs_21, operation Mode is: A*(B:0x87).
DSP Report: operator addrSVs_21 is absorbed into DSP addrSVs_21.
DSP Report: Generating DSP addrSVs_33, operation Mode is: (D+(A:0x1))*(B:0x87).
DSP Report: operator addrSVs_33 is absorbed into DSP addrSVs_33.
DSP Report: operator addrSVs_34 is absorbed into DSP addrSVs_33.
DSP Report: Generating DSP addrSVs_30, operation Mode is: (0 or C)+(A*(B:0x87) or 0)+CarryIn.
DSP Report: operator addrSVs_30 is absorbed into DSP addrSVs_30.
DSP Report: operator addrSVs_31 is absorbed into DSP addrSVs_30.
DSP Report: Generating DSP addrSVs_31, operation Mode is: A*(B:0x87).
DSP Report: operator addrSVs_31 is absorbed into DSP addrSVs_31.
DSP Report: Generating DSP addrSVs_13, operation Mode is: (D+(A:0x1))*(B:0x87).
DSP Report: operator addrSVs_13 is absorbed into DSP addrSVs_13.
DSP Report: operator addrSVs_14 is absorbed into DSP addrSVs_13.
DSP Report: Generating DSP addrSVs_10, operation Mode is: (0 or C)+(A*(B:0x87) or 0)+CarryIn.
DSP Report: operator addrSVs_10 is absorbed into DSP addrSVs_10.
DSP Report: operator addrSVs_11 is absorbed into DSP addrSVs_10.
DSP Report: Generating DSP addrSVs_11, operation Mode is: A*(B:0x87).
DSP Report: operator addrSVs_11 is absorbed into DSP addrSVs_11.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:24 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:36 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:48 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:37 ; elapsed = 00:03:58 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:03:58 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:42 ; elapsed = 00:04:03 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:43 ; elapsed = 00:04:03 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:04:05 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:04:05 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SVM         | D+A*B       | 1      | 8      | -      | 10     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|SVM         | Dynamic     | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|SVM         | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SVM         | D+A*B       | 1      | 8      | -      | 13     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|SVM         | Dynamic     | -      | -      | -      | -      | 20     | -    | -    | -    | -    | -     | 0    | 1    | 
|SVM         | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SVM         | D+A*B       | 1      | 8      | -      | 11     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|SVM         | Dynamic     | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 0    | 1    | 
|SVM         | A*B         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   340|
|3     |DSP48E1  |     9|
|6     |LUT1     |   564|
|7     |LUT2     |  4441|
|8     |LUT3     |  4047|
|9     |LUT4     |  7600|
|10    |LUT5     |  1356|
|11    |LUT6     |  7097|
|12    |MULT_AND |  1767|
|13    |MUXCY    | 13153|
|14    |MUXF7    |  1351|
|15    |MUXF8    |   356|
|16    |RAMB18E1 |     6|
|19    |RAMB36E1 |   256|
|22    |SRL16E   |  1362|
|23    |SRLC32E  |    71|
|24    |XORCY    | 11031|
|25    |FDCE     |   458|
|26    |FDE      |  2992|
|27    |FDRE     | 28973|
|28    |FDSE     |    41|
|29    |IBUF     |  1083|
|30    |OBUF     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:04:06 . Memory (MB): peak = 2705.992 ; gain = 1777.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 400 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:03:32 . Memory (MB): peak = 2705.992 ; gain = 1777.203
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:04:08 . Memory (MB): peak = 2705.992 ; gain = 1777.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2705.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8860 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4101 instances
  FDE => FDRE: 2992 instances
  MULT_AND => LUT2: 1767 instances

Synth Design complete | Checksum: ed4bcec6
INFO: [Common 17-83] Releasing license: Synthesis
538 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:21 ; elapsed = 00:04:45 . Memory (MB): peak = 2705.992 ; gain = 2216.727
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/SVM/SVM.runs/synth_1/SVM.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2705.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SVM_utilization_synth.rpt -pb SVM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 14:51:49 2025...
