Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,10725
design__instance__area,126685
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0025495495647192
power__switching__total,0.00047267694026231766
power__leakage__total,0.000002338236754440004
power__total,0.0030245648231357336
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26501640521098735
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2679702646738459
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12031337378023957
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.624880942455029
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120313
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.155048
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2752830541436911
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2783727493974542
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6266226048741679
timing__setup__ws__corner:nom_slow_1p08V_125C,11.087816312263113
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626623
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.087816
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2680520881130749
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2714396839683458
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2986517229163028
timing__setup__ws__corner:nom_typ_1p20V_25C,11.557224837599346
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298652
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.320426
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26501640521098735
clock__skew__worst_setup,0.2679702646738459
timing__hold__ws,0.12031337378023957
timing__setup__ws,11.087816312263113
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120313
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.087816
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6852
design__instance__area__stdcell,107721
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.850305
design__instance__utilization__stdcell,0.850305
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,206
design__instance__area__class:inverter,1248.31
design__instance__count__class:sequential_cell,738
design__instance__area__class:sequential_cell,36692.6
design__instance__count__class:multi_input_combinational_cell,4150
design__instance__area__class:multi_input_combinational_cell,38505.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1638
design__instance__area__class:timing_repair_buffer,28556.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,159101
design__violations,0
design__instance__count__class:clock_buffer,113
design__instance__area__class:clock_buffer,2665.35
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1230
global_route__vias,45175
global_route__wirelength,268676
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,6866
route__net__special,2
route__drc_errors__iter:0,1981
route__wirelength__iter:0,177350
route__drc_errors__iter:1,577
route__wirelength__iter:1,176245
route__drc_errors__iter:2,592
route__wirelength__iter:2,175992
route__drc_errors__iter:3,21
route__wirelength__iter:3,175789
route__drc_errors__iter:4,0
route__wirelength__iter:4,175788
route__drc_errors,0
route__wirelength,175788
route__vias,40668
route__vias__singlecut,40668
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,1139.71
design__instance__count__class:fill_cell,3873
design__instance__area__class:fill_cell,18964.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19973
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000270677
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000247697
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000977907
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000247697
design_powergrid__voltage__worst,0.000247697
design_powergrid__voltage__worst__net:VPWR,1.19973
design_powergrid__drop__worst,0.000270677
design_powergrid__drop__worst__net:VPWR,0.000270677
design_powergrid__voltage__worst__net:VGND,0.000247697
design_powergrid__drop__worst__net:VGND,0.000247697
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000097800000000000005527002466809705083505832590162754058837890625
ir__drop__worst,0.0002709999999999999735489364383056454244069755077362060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
