(pcb "C:\Users\Aman Singh\Desktop\College Project\H-Bridge\H-Bridge.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  165500 -129000  32500 -129000  32500 -67000  165500 -67000
            165500 -129000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P5.00mm
      (place C5 145000 -100500 front 270 (PN 103))
      (place TH2 67000 -85500 front 0 (PN NTC_2))
    )
    (component Capacitor_THT:C_Rect_L13.0mm_W3.0mm_P10.00mm_FKS3_FKP3_MKS4
      (place C6 61000 -95500 front 90 (PN 335))
    )
    (component "Diode_THT:D_DO-35_SOD27_P2.54mm_Vertical_KathodeUp"
      (place D1 87000 -92000 front 180 (PN 1N4148))
      (place D4 99000 -102000 front 0 (PN 1N4148))
      (place D5 117000 -92000 front 180 (PN 1N4148))
      (place D6 114000 -102000 front 0 (PN 1N4148))
    )
    (component "Diode_THT:D_DO-35_SOD27_P2.54mm_Vertical_KathodeUp::1"
      (place D2 84000 -102000 front 0 (PN 1N4148))
      (place D3 102000 -92000 front 180 (PN 1N4148))
      (place D7 132000 -92000 front 180 (PN 1N4148))
      (place D8 129000 -102000 front 0 (PN 1N4148))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x05_P2.54mm_Vertical
      (place J1 146000 -78500 front 0 (PN Conn_01x05_Female))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J2 49000 -110000 front 270 (PN Screw_Terminal_01x02))
      (place J4 49000 -80500 front 270 (PN Screw_Terminal_01x02))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (place J3 49000 -93500 front 270 (PN Screw_Terminal_01x02))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (place J5 146000 -96000 front 180 (PN Conn_01x02_Female))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place J6 153000 -110000 front 180 (PN Conn_01x03_Female))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place Q1 83000 -79000 front 0 (PN IRF3205))
      (place Q2 88000 -115000 front 180 (PN IRF3205))
      (place Q5 113000 -79000 front 0 (PN IRF3205))
      (place Q6 118000 -115000 front 180 (PN IRF3205))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (place Q3 98000 -79000 front 0 (PN IRF3205))
      (place Q4 103000 -115000 front 180 (PN IRF3205))
      (place Q7 128000 -79000 front 0 (PN IRF3205))
      (place Q8 133000 -115000 front 180 (PN IRF3205))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 81000 -88000 front 0 (PN 5R))
      (place R2 91000 -106000 front 180 (PN 5R))
      (place R4 91000 -110000 front 180 (PN 10K))
      (place R5 96000 -88000 front 0 (PN 5R))
      (place R8 106000 -110000 front 180 (PN 10K))
      (place R9 111000 -88000 front 0 (PN 5R))
      (place R12 121000 -110000 front 180 (PN 10K))
      (place R13 126000 -88000 front 0 (PN 5R))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R3 81000 -84000 front 0 (PN 10K))
      (place R6 106000 -106000 front 180 (PN 5R))
      (place R7 96000 -84000 front 0 (PN 10K))
      (place R10 121000 -106000 front 180 (PN 5R))
      (place R11 111000 -84000 front 0 (PN 10K))
      (place R14 136000 -106000 front 180 (PN 5R))
      (place R15 126000 -84000 front 0 (PN 10K))
      (place R16 136000 -110000 front 180 (PN 10K))
    )
    (component Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P5.00mm::1
      (place TH1 145000 -110000 front 270 (PN NTC_1))
    )
    (component MountingHole:MountingHole_3mm_Pad
      (place H1 37000 -71500 front 0 (PN MountingHole))
      (place H2 161000 -71500 front 0 (PN MountingHole))
    )
    (component MountingHole:MountingHole_3mm_Pad::1
      (place H3 161000 -124500 front 0 (PN MountingHole))
      (place H4 37000 -124500 front 0 (PN MountingHole))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P5.00mm
      (outline (path signal 100  -1250 2500  -1250 -2500))
      (outline (path signal 100  -1250 -2500  6250 -2500))
      (outline (path signal 100  6250 -2500  6250 2500))
      (outline (path signal 100  6250 2500  -1250 2500))
      (outline (path signal 120  -1370 2620  6370 2620))
      (outline (path signal 120  -1370 -2620  6370 -2620))
      (outline (path signal 120  -1370 2620  -1370 -2620))
      (outline (path signal 120  6370 2620  6370 -2620))
      (outline (path signal 50  -1500 2750  -1500 -2750))
      (outline (path signal 50  -1500 -2750  6500 -2750))
      (outline (path signal 50  6500 -2750  6500 2750))
      (outline (path signal 50  6500 2750  -1500 2750))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
    )
    (image Capacitor_THT:C_Rect_L13.0mm_W3.0mm_P10.00mm_FKS3_FKP3_MKS4
      (outline (path signal 100  -1500 1500  -1500 -1500))
      (outline (path signal 100  -1500 -1500  11500 -1500))
      (outline (path signal 100  11500 -1500  11500 1500))
      (outline (path signal 100  11500 1500  -1500 1500))
      (outline (path signal 120  -1620 1620  11620 1620))
      (outline (path signal 120  -1620 -1620  11620 -1620))
      (outline (path signal 120  -1620 1620  -1620 -1620))
      (outline (path signal 120  11620 1620  11620 -1620))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  -1750 -1750  11750 -1750))
      (outline (path signal 50  11750 -1750  11750 1750))
      (outline (path signal 50  11750 1750  -1750 1750))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 10000 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P2.54mm_Vertical_KathodeUp"
      (outline (path signal 50  3790 1250  -1050 1250))
      (outline (path signal 50  3790 -1250  3790 1250))
      (outline (path signal 50  -1050 -1250  3790 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  1213.63 0  1100 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  3866.37 0  3786.38 -453.646  3556.06 -852.575  3203.19 -1148.67
            2770.32 -1306.22  2309.68 -1306.22  1876.82 -1148.67  1523.94 -852.575
            1293.62 -453.646  1213.63 0  1293.62 453.646  1523.94 852.575
            1876.81 1148.67  2309.68 1306.22  2770.32 1306.22  3203.19 1148.67
            3556.06 852.575  3786.38 453.646  3866.37 0))
      (outline (path signal 100  3540 0  3463.88 -382.683  3247.11 -707.107  2922.68 -923.88
            2540 -1000  2157.32 -923.88  1832.89 -707.107  1616.12 -382.683
            1540 0  1616.12 382.683  1832.89 707.107  2157.32 923.88  2540 1000
            2922.68 923.88  3247.11 707.107  3463.88 382.683  3540 0))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P2.54mm_Vertical_KathodeUp::1"
      (outline (path signal 100  3540 0  3463.88 -382.683  3247.11 -707.107  2922.68 -923.88
            2540 -1000  2157.32 -923.88  1832.89 -707.107  1616.12 -382.683
            1540 0  1616.12 382.683  1832.89 707.107  2157.32 923.88  2540 1000
            2922.68 923.88  3247.11 707.107  3463.88 382.683  3540 0))
      (outline (path signal 120  3866.37 0  3786.38 -453.646  3556.06 -852.575  3203.19 -1148.67
            2770.32 -1306.22  2309.68 -1306.22  1876.82 -1148.67  1523.94 -852.575
            1293.62 -453.646  1213.63 0  1293.62 453.646  1523.94 852.575
            1876.81 1148.67  2309.68 1306.22  2770.32 1306.22  3203.19 1148.67
            3556.06 852.575  3786.38 453.646  3866.37 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1213.63 0  1100 0))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  3790 -1250))
      (outline (path signal 50  3790 -1250  3790 1250))
      (outline (path signal 50  3790 1250  -1050 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x05_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -11430))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -11900))
      (outline (path signal 50  1750 -11900  -1800 -11900))
      (outline (path signal 50  -1800 -11900  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -4300))
      (outline (path signal 50  1750 -4300  -1800 -4300))
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P5.00mm::1
      (outline (path signal 50  6500 2750  -1500 2750))
      (outline (path signal 50  6500 -2750  6500 2750))
      (outline (path signal 50  -1500 -2750  6500 -2750))
      (outline (path signal 50  -1500 2750  -1500 -2750))
      (outline (path signal 120  6370 2620  6370 -2620))
      (outline (path signal 120  -1370 2620  -1370 -2620))
      (outline (path signal 120  -1370 -2620  6370 -2620))
      (outline (path signal 120  -1370 2620  6370 2620))
      (outline (path signal 100  6250 2500  -1250 2500))
      (outline (path signal 100  6250 -2500  6250 2500))
      (outline (path signal 100  -1250 -2500  6250 -2500))
      (outline (path signal 100  -1250 2500  -1250 -2500))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image MountingHole:MountingHole_3mm_Pad
      (outline (path signal 50  3250 0  3168.52 -723.193  2928.15 -1410.12  2540.95 -2026.34
            2026.34 -2540.95  1410.12 -2928.15  723.193 -3168.52  0 -3250
            -723.193 -3168.52  -1410.12 -2928.15  -2026.34 -2540.95  -2540.95 -2026.34
            -2928.15 -1410.12  -3168.52 -723.193  -3250 0  -3168.52 723.193
            -2928.15 1410.12  -2540.95 2026.34  -2026.34 2540.95  -1410.12 2928.15
            -723.193 3168.52  0 3250  723.193 3168.52  1410.12 2928.15  2026.34 2540.95
            2540.95 2026.34  2928.15 1410.12  3168.52 723.193  3250 0))
      (outline (path signal 150  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (pin Round[A]Pad_6000_um 1 0 0)
    )
    (image MountingHole:MountingHole_3mm_Pad::1
      (outline (path signal 150  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (outline (path signal 50  3250 0  3168.52 -723.193  2928.15 -1410.12  2540.95 -2026.34
            2026.34 -2540.95  1410.12 -2928.15  723.193 -3168.52  0 -3250
            -723.193 -3168.52  -1410.12 -2928.15  -2026.34 -2540.95  -2540.95 -2026.34
            -2928.15 -1410.12  -3168.52 -723.193  -3250 0  -3168.52 723.193
            -2928.15 1410.12  -2540.95 2026.34  -2026.34 2540.95  -1410.12 2928.15
            -723.193 3168.52  0 3250  723.193 3168.52  1410.12 2928.15  2026.34 2540.95
            2540.95 2026.34  2928.15 1410.12  3168.52 723.193  3250 0))
      (pin Round[A]Pad_6000_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_6000_um
      (shape (circle F.Cu 6000))
      (shape (circle B.Cu 6000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C5-1 J1-5 J2-2 J6-2 Q2-3 Q4-3 Q6-3 Q8-3 R4-2 R8-2 R12-2 R16-2)
    )
    (net TFB
      (pins C5-2 J6-3 TH1-1)
    )
    (net ST2
      (pins C6-1 J3-2 J4-2 J5-1 Q5-3 Q6-2 Q7-3 Q8-2 R11-2 R15-2)
    )
    (net VS2
      (pins C6-2 J5-2 Q1-3 Q2-2 Q3-3 Q4-2 R3-2 R7-2 TH2-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 Q1-1 R1-1 R3-1)
    )
    (net 2HO
      (pins D1-1 D3-1 J1-2 R1-2 R5-2)
    )
    (net 2LO
      (pins D2-1 D4-1 J1-4 R2-2 R6-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 Q2-1 R2-1 R4-1)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 Q3-1 R5-1 R7-1)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 Q4-1 R6-1 R8-1)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 Q5-1 R9-1 R11-1)
    )
    (net 1HO
      (pins D5-1 D7-1 J1-1 R9-2 R13-2)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2 Q6-1 R10-1 R12-1)
    )
    (net 1LO
      (pins D6-1 D8-1 J1-3 R10-2 R14-2)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 Q7-1 R13-1 R15-1)
    )
    (net "Net-(D8-Pad2)"
      (pins D8-2 Q8-1 R14-1 R16-1)
    )
    (net +BATT
      (pins J2-1 Q1-2 Q3-2 Q5-2 Q7-2)
    )
    (net ST1
      (pins J3-1 J4-1 TH2-2)
    )
    (net +5V
      (pins J6-1 TH1-2)
    )
    (class kicad_default "" +5V +BATT 1HO 1LO 2HO 2LO GND "Net-(D1-Pad2)"
      "Net-(D2-Pad2)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)" "Net-(D6-Pad2)"
      "Net-(D7-Pad2)" "Net-(D8-Pad2)" ST1 ST2 TFB VS2
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
