Analysis & Synthesis report for calculator
Thu Jan 08 05:06:31 2026
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top_level|statemachine:statemachine_inst|operator
 10. State Machine - |top_level|statemachine:statemachine_inst|state
 11. State Machine - |top_level|scancode_decoder:decoder_inst|next_event
 12. State Machine - |top_level|scancode_decoder:decoder_inst|next_state
 13. State Machine - |top_level|scancode_decoder:decoder_inst|keyevent
 14. State Machine - |top_level|keyboard:keyboard_inst|state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div2
 25. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod3
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "statemachine:statemachine_inst"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 08 05:06:31 2026       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; calculator                                  ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,935                                       ;
;     Total combinational functions  ; 2,911                                       ;
;     Dedicated logic registers      ; 112                                         ;
; Total registers                    ; 112                                         ;
; Total pins                         ; 60                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; calculator         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; statemachine.vhd                 ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd                ;         ;
; one_shot.vhd                     ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/one_shot.vhd                    ;         ;
; led_register.vhd                 ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/led_register.vhd                ;         ;
; generic_register.vhd             ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/generic_register.vhd            ;         ;
; globals.vhd                      ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/globals.vhd                     ;         ;
; bcd_to_7seg.vhd                  ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/bcd_to_7seg.vhd                 ;         ;
; top_level.vhd                    ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd                   ;         ;
; keyboard.vhd                     ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/keyboard.vhd                    ;         ;
; scancode_decoder.vhd             ; yes             ; User VHDL File               ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/scancode_decoder.vhd            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/aglobal180.inc      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/mult_aat.tdf                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/programming/university/ddc_lab/fpga/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_nhm.tdf           ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/sign_div_unsign_fkh.tdf      ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_i4f.tdf            ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/add_sub_7pc.tdf              ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/add_sub_8pc.tdf              ;         ;
; db/lpm_divide_iqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_iqo.tdf           ;         ;
; db/abs_divider_adg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/abs_divider_adg.tdf          ;         ;
; db/alt_u_div_iaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_iaf.tdf            ;         ;
; db/lpm_abs_l0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_abs_l0a.tdf              ;         ;
; db/lpm_divide_s0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_s0p.tdf           ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/abs_divider_nbg.tdf          ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_c7f.tdf            ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_abs_2v9.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 2,935        ;
;                                             ;              ;
; Total combinational functions               ; 2911         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 982          ;
;     -- 3 input functions                    ; 973          ;
;     -- <=2 input functions                  ; 956          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 2005         ;
;     -- arithmetic mode                      ; 906          ;
;                                             ;              ;
; Total registers                             ; 112          ;
;     -- Dedicated logic registers            ; 112          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 60           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 104          ;
; Total fan-out                               ; 9037         ;
; Average fan-out                             ; 2.87         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_level                                ; 2911 (0)            ; 112 (0)                   ; 0           ; 1            ; 1       ; 0         ; 60   ; 0            ; |top_level                                                                                                                                ; top_level           ; work         ;
;    |keyboard:keyboard_inst|               ; 24 (23)             ; 27 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|keyboard:keyboard_inst                                                                                                         ; keyboard            ; work         ;
;       |one_shot:oneshot_inst|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|keyboard:keyboard_inst|one_shot:oneshot_inst                                                                                   ; one_shot            ; work         ;
;    |scancode_decoder:decoder_inst|        ; 50 (49)             ; 28 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|scancode_decoder:decoder_inst                                                                                                  ; scancode_decoder    ; work         ;
;       |one_shot:one_shot|                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|scancode_decoder:decoder_inst|one_shot:one_shot                                                                                ; one_shot            ; work         ;
;    |statemachine:statemachine_inst|       ; 2837 (293)          ; 57 (57)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst                                                                                                 ; statemachine        ; work         ;
;       |bcd_to_7seg:seg0|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg0                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg1|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg1                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg2|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg2                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg3|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg3                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg4|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg4                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg5|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg5                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg6|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg6                                                                                ; bcd_to_7seg         ; work         ;
;       |bcd_to_7seg:seg7|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|bcd_to_7seg:seg7                                                                                ; bcd_to_7seg         ; work         ;
;       |lpm_divide:Div0|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                   ; lpm_divide_nhm      ; work         ;
;             |sign_div_unsign_fkh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_i4f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;       |lpm_divide:Div1|                   ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div1|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p      ; work         ;
;             |abs_divider_nbg:divider|     ; 242 (34)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                |alt_u_div_c7f:divider|    ; 196 (196)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div1|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Div2|                   ; 250 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 250 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div2|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p      ; work         ;
;             |abs_divider_nbg:divider|     ; 250 (34)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                |alt_u_div_c7f:divider|    ; 196 (196)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Div3|                   ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div3|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p      ; work         ;
;             |abs_divider_nbg:divider|     ; 247 (32)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div3|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                |alt_u_div_c7f:divider|    ; 196 (196)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div3|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Div3|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Mod0|                   ; 416 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_iqo:auto_generated|  ; 416 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod0|lpm_divide_iqo:auto_generated                                                   ; lpm_divide_iqo      ; work         ;
;             |abs_divider_adg:divider|     ; 416 (7)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod0|lpm_divide_iqo:auto_generated|abs_divider_adg:divider                           ; abs_divider_adg     ; work         ;
;                |alt_u_div_iaf:divider|    ; 403 (403)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod0|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|alt_u_div_iaf:divider     ; alt_u_div_iaf       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod0|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Mod1|                   ; 414 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_iqo:auto_generated|  ; 414 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod1|lpm_divide_iqo:auto_generated                                                   ; lpm_divide_iqo      ; work         ;
;             |abs_divider_adg:divider|     ; 414 (7)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod1|lpm_divide_iqo:auto_generated|abs_divider_adg:divider                           ; abs_divider_adg     ; work         ;
;                |alt_u_div_iaf:divider|    ; 403 (403)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod1|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|alt_u_div_iaf:divider     ; alt_u_div_iaf       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod1|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Mod2|                   ; 415 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_iqo:auto_generated|  ; 415 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod2|lpm_divide_iqo:auto_generated                                                   ; lpm_divide_iqo      ; work         ;
;             |abs_divider_adg:divider|     ; 415 (7)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod2|lpm_divide_iqo:auto_generated|abs_divider_adg:divider                           ; abs_divider_adg     ; work         ;
;                |alt_u_div_iaf:divider|    ; 403 (403)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod2|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|alt_u_div_iaf:divider     ; alt_u_div_iaf       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod2|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_divide:Mod3|                   ; 432 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_iqo:auto_generated|  ; 432 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod3|lpm_divide_iqo:auto_generated                                                   ; lpm_divide_iqo      ; work         ;
;             |abs_divider_adg:divider|     ; 432 (6)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod3|lpm_divide_iqo:auto_generated|abs_divider_adg:divider                           ; abs_divider_adg     ; work         ;
;                |alt_u_div_iaf:divider|    ; 402 (402)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod3|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|alt_u_div_iaf:divider     ; alt_u_div_iaf       ; work         ;
;                |lpm_abs_l0a:my_abs_num|   ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_divide:Mod3|lpm_divide_iqo:auto_generated|abs_divider_adg:divider|lpm_abs_l0a:my_abs_num    ; lpm_abs_l0a         ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_aat:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_level|statemachine:statemachine_inst|lpm_mult:Mult0|mult_aat:auto_generated                                                          ; mult_aat            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|statemachine:statemachine_inst|operator                                                        ;
+---------------------+-------------------+-------------------+-------------------+-------------------+---------------------+
; Name                ; operator.DIV~reg0 ; operator.MUL~reg0 ; operator.SUB~reg0 ; operator.ADD~reg0 ; operator.UNDEF~reg0 ;
+---------------------+-------------------+-------------------+-------------------+-------------------+---------------------+
; operator.UNDEF~reg0 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ;
; operator.ADD~reg0   ; 0                 ; 0                 ; 0                 ; 1                 ; 1                   ;
; operator.SUB~reg0   ; 0                 ; 0                 ; 1                 ; 0                 ; 1                   ;
; operator.MUL~reg0   ; 0                 ; 1                 ; 0                 ; 0                 ; 1                   ;
; operator.DIV~reg0   ; 1                 ; 0                 ; 0                 ; 0                 ; 1                   ;
+---------------------+-------------------+-------------------+-------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |top_level|statemachine:statemachine_inst|state                       ;
+-----------------+----------------+----------------+-----------------+-----------------+
; Name            ; state.DO_RESET ; state.FINISHED ; state.INPUT_OP2 ; state.INPUT_OP1 ;
+-----------------+----------------+----------------+-----------------+-----------------+
; state.INPUT_OP1 ; 0              ; 0              ; 0               ; 0               ;
; state.INPUT_OP2 ; 0              ; 0              ; 1               ; 1               ;
; state.FINISHED  ; 0              ; 1              ; 0               ; 1               ;
; state.DO_RESET  ; 1              ; 0              ; 0               ; 1               ;
+-----------------+----------------+----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|scancode_decoder:decoder_inst|next_event                                                                                                                                ;
+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+
; Name                 ; next_event.KEY_OTHER ; next_event.KEY_MUL ; next_event.KEY_DIV ; next_event.KEY_SUB ; next_event.KEY_ADD ; next_event.KEY_ENTER ; next_event.KEY_RESET ; next_event.KEY_NUM ;
+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+
; next_event.KEY_NUM   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ;
; next_event.KEY_RESET ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 1                  ;
; next_event.KEY_ENTER ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 1                  ;
; next_event.KEY_ADD   ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 1                  ;
; next_event.KEY_SUB   ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 1                  ;
; next_event.KEY_DIV   ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                  ;
; next_event.KEY_MUL   ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                  ;
; next_event.KEY_OTHER ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                  ;
+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_level|scancode_decoder:decoder_inst|next_state       ;
+--------------------+--------------------+----------------+----------------+
; Name               ; next_state.RELEASE ; next_state.TWO ; next_state.ONE ;
+--------------------+--------------------+----------------+----------------+
; next_state.ONE     ; 0                  ; 0              ; 0              ;
; next_state.TWO     ; 0                  ; 1              ; 1              ;
; next_state.RELEASE ; 1                  ; 0              ; 1              ;
+--------------------+--------------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|scancode_decoder:decoder_inst|keyevent                                                                                                                                                             ;
+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; keyevent.KEY_NUM~reg0 ; keyevent.KEY_MUL~reg0 ; keyevent.KEY_DIV~reg0 ; keyevent.KEY_SUB~reg0 ; keyevent.KEY_ADD~reg0 ; keyevent.KEY_ENTER~reg0 ; keyevent.KEY_RESET~reg0 ; keyevent.KEY_OTHER~reg0 ;
+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+
; keyevent.KEY_OTHER~reg0 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ;
; keyevent.KEY_RESET~reg0 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 1                       ; 1                       ;
; keyevent.KEY_ENTER~reg0 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ; 0                       ; 1                       ;
; keyevent.KEY_ADD~reg0   ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                       ; 0                       ; 1                       ;
; keyevent.KEY_SUB~reg0   ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                       ; 0                       ; 1                       ;
; keyevent.KEY_DIV~reg0   ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ;
; keyevent.KEY_MUL~reg0   ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ;
; keyevent.KEY_NUM~reg0   ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ;
+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |top_level|keyboard:keyboard_inst|state            ;
+--------------+------------+--------------+------------+------------+
; Name         ; state.STOP ; state.PARITY ; state.DATA ; state.IDLE ;
+--------------+------------+--------------+------------+------------+
; state.IDLE   ; 0          ; 0            ; 0          ; 0          ;
; state.DATA   ; 0          ; 0            ; 1          ; 1          ;
; state.PARITY ; 0          ; 1            ; 0          ; 1          ;
; state.STOP   ; 1          ; 0            ; 0          ; 1          ;
+--------------+------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; statemachine:statemachine_inst|next_operator.SUB_2079 ; statemachine:statemachine_inst|next_operator.ADD ; yes                    ;
; statemachine:statemachine_inst|next_operator.MUL_2067 ; statemachine:statemachine_inst|next_operator.ADD ; yes                    ;
; statemachine:statemachine_inst|next_operator.DIV_2055 ; statemachine:statemachine_inst|next_operator.ADD ; yes                    ;
; statemachine:statemachine_inst|next_operator.ADD_2091 ; statemachine:statemachine_inst|next_operator.ADD ; yes                    ;
; Number of user-specified and inferred latches = 4     ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+-----------------------------------------------------+--------------------+
; Register name                                       ; Reason for Removal ;
+-----------------------------------------------------+--------------------+
; scancode_decoder:decoder_inst|next_event.KEY_ADD    ; Lost fanout        ;
; scancode_decoder:decoder_inst|keyevent.KEY_ADD~reg0 ; Lost fanout        ;
; scancode_decoder:decoder_inst|next_state.RELEASE    ; Lost fanout        ;
; Total Number of Removed Registers = 3               ;                    ;
+-----------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 112   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 100   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 256:1              ; 4 bits    ; 680 LEs       ; 24 LEs               ; 656 LEs                ; Yes        ; |top_level|scancode_decoder:decoder_inst|next_digit[0]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level|statemachine:statemachine_inst|Selector12        ;
; 260:1              ; 2 bits    ; 346 LEs       ; 18 LEs               ; 328 LEs                ; No         ; |top_level|scancode_decoder:decoder_inst|next_event.KEY_DIV ;
; 260:1              ; 5 bits    ; 865 LEs       ; 120 LEs              ; 745 LEs                ; No         ; |top_level|scancode_decoder:decoder_inst|next_event.KEY_MUL ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                        ;
; LPM_WIDTHB                                     ; 8            ; Untyped                        ;
; LPM_WIDTHP                                     ; 16           ; Untyped                        ;
; LPM_WIDTHR                                     ; 16           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 8              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 17             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_iqo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 17             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_iqo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 17             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_iqo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: statemachine:statemachine_inst|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                               ;
; LPM_WIDTHD             ; 17             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_iqo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 1                                             ;
; Entity Instance                       ; statemachine:statemachine_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                             ;
;     -- LPM_WIDTHB                     ; 8                                             ;
;     -- LPM_WIDTHP                     ; 16                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "statemachine:statemachine_inst"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; operator ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; operand1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; operand2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 112                         ;
;     CLR               ; 62                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 10                          ;
;     ENA CLR           ; 37                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 1                           ;
; cycloneiii_lcell_comb ; 2919                        ;
;     arith             ; 906                         ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 820                         ;
;     normal            ; 2013                        ;
;         0 data inputs ; 106                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 761                         ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 982                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 173.10                      ;
; Average LUT depth     ; 117.09                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 08 05:06:12 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file statemachine.vhd
    Info (12022): Found design unit 1: statemachine-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 20
    Info (12023): Found entity 1: statemachine File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file one_shot.vhd
    Info (12022): Found design unit 1: one_shot-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/one_shot.vhd Line: 15
    Info (12023): Found entity 1: one_shot File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/one_shot.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file led_register.vhd
    Info (12022): Found design unit 1: register_led-Behavioral File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/led_register.vhd Line: 13
    Info (12023): Found entity 1: register_led File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/led_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file generic_register.vhd
    Info (12022): Found design unit 1: generic_register-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/generic_register.vhd Line: 15
    Info (12023): Found entity 1: generic_register File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/generic_register.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file globals.vhd
    Info (12022): Found design unit 1: globals File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/globals.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: bcd_to_7seg-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/bcd_to_7seg.vhd Line: 12
    Info (12023): Found entity 1: bcd_to_7seg File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/bcd_to_7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-structural File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 25
    Info (12023): Found entity 1: top_level File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: keyboard-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/keyboard.vhd Line: 16
    Info (12023): Found entity 1: keyboard File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/keyboard.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file scancode_decoder.vhd
    Info (12022): Found design unit 1: scancode_decoder-behav File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/scancode_decoder.vhd Line: 18
    Info (12023): Found entity 1: scancode_decoder File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/scancode_decoder.vhd Line: 6
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(68): object "current_operator" assigned a value but never read File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(69): object "operand1" assigned a value but never read File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(70): object "operand2" assigned a value but never read File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(71): object "result" assigned a value but never read File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 71
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard_inst" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 76
Info (12128): Elaborating entity "one_shot" for hierarchy "keyboard:keyboard_inst|one_shot:oneshot_inst" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/keyboard.vhd Line: 38
Info (12128): Elaborating entity "scancode_decoder" for hierarchy "scancode_decoder:decoder_inst" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 86
Info (12129): Elaborating entity "one_shot" using architecture "A:behav" for hierarchy "scancode_decoder:decoder_inst|one_shot:one_shot" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/scancode_decoder.vhd Line: 26
Info (12128): Elaborating entity "statemachine" for hierarchy "statemachine:statemachine_inst" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/top_level.vhd Line: 97
Warning (10631): VHDL Process Statement warning at statemachine.vhd(53): inferring latch(es) for signal or variable "next_operator", which holds its previous value in one or more paths through the process File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (10041): Inferred latch for "next_operator.DIV" at statemachine.vhd(53) File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (10041): Inferred latch for "next_operator.MUL" at statemachine.vhd(53) File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (10041): Inferred latch for "next_operator.SUB" at statemachine.vhd(53) File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (10041): Inferred latch for "next_operator.ADD" at statemachine.vhd(53) File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (10041): Inferred latch for "next_operator.UNDEF" at statemachine.vhd(53) File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 53
Info (12128): Elaborating entity "bcd_to_7seg" for hierarchy "statemachine:statemachine_inst|bcd_to_7seg:seg0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 206
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "statemachine:statemachine_inst|Mult0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Div0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 166
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Mod0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 177
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Div1" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Mod1" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Div2" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Mod2" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Div3" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "statemachine:statemachine_inst|Mod3" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 183
Info (12130): Elaborated megafunction instantiation "statemachine:statemachine_inst|lpm_mult:Mult0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 163
Info (12133): Instantiated megafunction "statemachine:statemachine_inst|lpm_mult:Mult0" with the following parameter: File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 163
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/mult_aat.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "statemachine:statemachine_inst|lpm_divide:Div0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 166
Info (12133): Instantiated megafunction "statemachine:statemachine_inst|lpm_divide:Div0" with the following parameter: File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_nhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_i4f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "statemachine:statemachine_inst|lpm_divide:Mod0" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 177
Info (12133): Instantiated megafunction "statemachine:statemachine_inst|lpm_divide:Mod0" with the following parameter: File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 177
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_iqo.tdf
    Info (12023): Found entity 1: lpm_divide_iqo File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_iqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_adg.tdf
    Info (12023): Found entity 1: abs_divider_adg File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/abs_divider_adg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf
    Info (12023): Found entity 1: alt_u_div_iaf File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_iaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_l0a.tdf
    Info (12023): Found entity 1: lpm_abs_l0a File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_abs_l0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "statemachine:statemachine_inst|lpm_divide:Div1" File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 178
Info (12133): Instantiated megafunction "statemachine:statemachine_inst|lpm_divide:Div1" with the following parameter: File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/statemachine.vhd Line: 178
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_divide_s0p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/alt_u_div_c7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Programming/University/basic_lab_digital_circuits/Lab 3/db/lpm_abs_2v9.tdf Line: 24
Info (13014): Ignored 112 buffer(s)
    Info (13016): Ignored 112 CARRY_SUM buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3003 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 2942 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Thu Jan 08 05:06:31 2026
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


