[INF:CM0023] Creating log file ../../build/regression/ForeachFunction/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<56> s<55> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<53> c<2> s<52> l<1:1> el<1:12>
n<> u<5> t<Lifetime_Automatic> p<47> s<46> l<3:12> el<3:21>
n<> u<6> t<IntegerAtomType_Int> p<7> l<3:22> el<3:25>
n<> u<7> t<Data_type> p<8> c<6> l<3:22> el<3:25>
n<> u<8> t<Function_data_type> p<9> c<7> l<3:22> el<3:25>
n<> u<9> t<Function_data_type_or_implicit> p<46> c<8> s<10> l<3:22> el<3:25>
n<get_expected_command> u<10> t<StringConst> p<46> s<16> l<3:26> el<3:46>
n<> u<11> t<IntegerAtomType_Int> p<12> l<3:48> el<3:51>
n<> u<12> t<Data_type> p<13> c<11> l<3:48> el<3:51>
n<> u<13> t<Data_type_or_implicit> p<15> c<12> s<14> l<3:48> el<3:51>
n<slave_id> u<14> t<StringConst> p<15> l<3:52> el<3:60>
n<> u<15> t<Tf_port_item> p<16> c<13> l<3:48> el<3:60>
n<> u<16> t<Tf_port_list> p<46> c<15> s<30> l<3:48> el<3:60>
n<> u<17> t<IntegerAtomType_Int> p<18> l<4:6> el<4:9>
n<> u<18> t<Data_type> p<28> c<17> s<27> l<4:6> el<4:9>
n<write_command_queue_slave> u<19> t<StringConst> p<26> s<25> l<4:10> el<4:35>
n<10> u<20> t<IntConst> p<21> l<4:37> el<4:39>
n<> u<21> t<Primary_literal> p<22> c<20> l<4:37> el<4:39>
n<> u<22> t<Constant_primary> p<23> c<21> l<4:37> el<4:39>
n<> u<23> t<Constant_expression> p<24> c<22> l<4:37> el<4:39>
n<> u<24> t<Unpacked_dimension> p<25> c<23> l<4:36> el<4:40>
n<> u<25> t<Variable_dimension> p<26> c<24> l<4:36> el<4:40>
n<> u<26> t<Variable_decl_assignment> p<27> c<19> l<4:10> el<4:40>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<4:10> el<4:40>
n<> u<28> t<Variable_declaration> p<29> c<18> l<4:6> el<4:41>
n<> u<29> t<Data_declaration> p<30> c<28> l<4:6> el<4:41>
n<> u<30> t<Block_item_declaration> p<46> c<29> s<44> l<4:6> el<4:41>
n<write_command_queue_slave> u<31> t<StringConst> p<32> l<6:15> el<6:40>
n<> u<32> t<Ps_or_hierarchical_array_identifier> p<41> c<31> s<35> l<6:15> el<6:40>
n<slave_id> u<33> t<StringConst> p<35> s<34> l<6:41> el<6:49>
n<i> u<34> t<StringConst> p<35> l<6:50> el<6:51>
n<> u<35> t<Loop_variables> p<41> c<33> s<39> l<6:41> el<6:51>
n<> u<36> t<End> p<37> l<7:6> el<7:9>
n<> u<37> t<Seq_block> p<38> c<36> l<6:54> el<7:9>
n<> u<38> t<Statement_item> p<39> c<37> l<6:54> el<7:9>
n<> u<39> t<Statement> p<41> c<38> l<6:54> el<7:9>
n<> u<40> t<Foreach> p<41> s<32> l<6:6> el<6:13>
n<> u<41> t<Loop_statement> p<42> c<40> l<6:6> el<7:9>
n<> u<42> t<Statement_item> p<43> c<41> l<6:6> el<7:9>
n<> u<43> t<Statement> p<44> c<42> l<6:6> el<7:9>
n<> u<44> t<Function_statement_or_null> p<46> c<43> s<45> l<6:6> el<7:9>
n<> u<45> t<Endfunction> p<46> l<8:2> el<8:13>
n<> u<46> t<Function_body_declaration> p<47> c<9> l<3:22> el<8:13>
n<> u<47> t<Function_declaration> p<48> c<5> l<3:3> el<8:13>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<3:3> el<8:13>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<3:3> el<8:13>
n<> u<50> t<Module_common_item> p<51> c<49> l<3:3> el<8:13>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<3:3> el<8:13>
n<> u<52> t<Non_port_module_item> p<53> c<51> l<3:3> el<8:13>
n<> u<53> t<Module_declaration> p<54> c<4> l<1:1> el<10:10>
n<> u<54> t<Description> p<55> c<53> l<1:1> el<10:10>
n<> u<55> t<Source_text> p<56> c<54> l<1:1> el<10:10>
n<> u<56> t<Top_level_rule> c<1> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ForeachFunction/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ForeachFunction/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ForeachFunction/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiName:get_expected_command
    |vpiFullName:work@dut.get_expected_command
    |vpiVariables:
    \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
      |vpiParent:
      \_assign_stmt: , line:4:10, endln:4:40
      |vpiTypespec:
      \_array_typespec: 
      |vpiName:write_command_queue_slave
      |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:4:37, endln:4:39
        |vpiLeftRange:
        \_constant: , line:4:37, endln:4:38
          |vpiParent:
          \_range: , line:4:37, endln:4:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:4:37, endln:4:39
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:37, endln:4:39
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_int_var: , line:4:10, endln:4:35
        |vpiTypespec:
        \_int_typespec: , line:4:6, endln:4:9
          |vpiSigned:1
        |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:3:22, endln:3:25
      |vpiTypespec:
      \_int_typespec: , line:3:22, endln:3:25
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiIODecl:
    \_io_decl: (slave_id), line:3:52, endln:3:60
      |vpiDirection:1
      |vpiName:slave_id
      |vpiTypedef:
      \_int_typespec: , line:3:48, endln:3:51
        |vpiSigned:1
    |vpiStmt:
    \_begin: (work@dut.get_expected_command)
      |vpiParent:
      \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiFullName:work@dut.get_expected_command
      |vpiVariables:
      \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
      |vpiStmt:
      \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
        |vpiParent:
        \_begin: (work@dut.get_expected_command)
        |vpiFullName:work@dut.get_expected_command
        |vpiVariables:
        \_ref_var: (work@dut.get_expected_command.write_command_queue_slave), line:6:15, endln:6:40
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiTypespec:
          \_array_typespec: 
          |vpiName:write_command_queue_slave
          |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
        |vpiLoopVars:
        \_ref_var: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiTypespec:
          \_int_typespec: , line:3:48, endln:3:51
          |vpiName:slave_id
          |vpiFullName:work@dut.get_expected_command.slave_id
        |vpiLoopVars:
        \_array_var: (i), line:6:50, endln:6:51
          |vpiTypespec:
          \_array_typespec: 
          |vpiName:i
        |vpiStmt:
        \_begin: (work@dut.get_expected_command), line:6:54, endln:7:9
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiFullName:work@dut.get_expected_command
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiName:get_expected_command
    |vpiFullName:work@dut.get_expected_command
    |vpiVariables:
    \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
      |vpiParent:
      \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiTypespec:
      \_array_typespec: 
      |vpiName:write_command_queue_slave
      |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:4:37, endln:4:39
        |vpiParent:
        \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
        |vpiLeftRange:
        \_constant: , line:4:37, endln:4:38
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:4:37, endln:4:39
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:37, endln:4:39
          |vpiOperand:
          \_constant: 
      |vpiReg:
      \_int_var: (work@dut.get_expected_command.write_command_queue_slave), line:4:10, endln:4:35
        |vpiParent:
        \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
        |vpiTypespec:
        \_int_typespec: , line:4:6, endln:4:9
        |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
        |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:3:22, endln:3:25
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiIODecl:
    \_io_decl: (slave_id), line:3:52, endln:3:60
      |vpiParent:
      \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiDirection:1
      |vpiName:slave_id
      |vpiTypedef:
      \_int_typespec: , line:3:48, endln:3:51
    |vpiStmt:
    \_begin: (work@dut.get_expected_command)
      |vpiParent:
      \_function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiFullName:work@dut.get_expected_command
      |vpiVariables:
      \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
        |vpiParent:
        \_begin: (work@dut.get_expected_command)
        |vpiTypespec:
        \_array_typespec: 
        |vpiName:write_command_queue_slave
        |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
        |vpiArrayType:1
        |vpiRange:
        \_range: , line:4:37, endln:4:39
          |vpiParent:
          \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
          |vpiLeftRange:
          \_constant: , line:4:37, endln:4:38
          |vpiRightRange:
          \_operation: 
            |vpiParent:
            \_range: , line:4:37, endln:4:39
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:4:37, endln:4:39
            |vpiOperand:
            \_constant: 
        |vpiReg:
        \_int_var: (work@dut.get_expected_command.write_command_queue_slave), line:4:10, endln:4:35
          |vpiParent:
          \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
          |vpiTypespec:
          \_int_typespec: , line:4:6, endln:4:9
          |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
          |vpiSigned:1
      |vpiStmt:
      \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
        |vpiParent:
        \_begin: (work@dut.get_expected_command)
        |vpiFullName:work@dut.get_expected_command
        |vpiVariables:
        \_ref_var: (work@dut.get_expected_command.write_command_queue_slave), line:6:15, endln:6:40
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiTypespec:
          \_array_typespec: 
          |vpiName:write_command_queue_slave
          |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
          |vpiActual:
          \_array_var: (work@dut.get_expected_command.write_command_queue_slave)
        |vpiLoopVars:
        \_ref_var: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiTypespec:
          \_int_typespec: , line:3:48, endln:3:51
          |vpiName:slave_id
          |vpiFullName:work@dut.get_expected_command.slave_id
          |vpiActual:
          \_ref_var: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
        |vpiLoopVars:
        \_array_var: (work@dut.get_expected_command.i), line:6:50, endln:6:51
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiTypespec:
          \_array_typespec: 
          |vpiName:i
          |vpiFullName:work@dut.get_expected_command.i
        |vpiStmt:
        \_begin: (work@dut.get_expected_command), line:6:54, endln:7:9
          |vpiParent:
          \_foreach_stmt: (work@dut.get_expected_command), line:6:6, endln:6:13
          |vpiFullName:work@dut.get_expected_command
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ForeachFunction/dut.sv | ${SURELOG_DIR}/build/regression/ForeachFunction/roundtrip/dut_000.sv | 2 | 10 | 

