

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling7d7e76dc42138c6c183d187b4b09269e  /home/pars/Documents/sim_1/bfs_linear_base
Extracting PTX file and ptxas options    1: bfs_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/bfs_linear_base
self exe links to: /home/pars/Documents/sim_1/bfs_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/bfs_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_1/bfs_linear_base "
self exe links to: /home/pars/Documents/sim_1/bfs_linear_base
Extracting specific PTX file named bfs_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x55ab83b866a8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x156 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 86 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (121 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' : regs=28, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ : hostFun 0x0x55ab83b86517, fat_cubin_handle = 1
Breadth-first Search by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BFS solver (256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f747ac..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b866a8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7b0 (bfs_linear_base.1.sm_75.ptx:436) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (bfs_linear_base.1.sm_75.ptx:443) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 216 
avg_icnt2mem_latency = 36 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0       200         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       233         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 102 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 7109375x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (bfs_linear_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (bfs_linear_base.1.sm_75.ptx:79) @%p5 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (bfs_linear_base.1.sm_75.ptx:87) @%p6 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (bfs_linear_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c0 (bfs_linear_base.1.sm_75.ptx:107) @%p8 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e0 (bfs_linear_base.1.sm_75.ptx:112) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (bfs_linear_base.1.sm_75.ptx:119) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x208 (bfs_linear_base.1.sm_75.ptx:120) @%p10 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a0 (bfs_linear_base.1.sm_75.ptx:158) @%p11 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c0 (bfs_linear_base.1.sm_75.ptx:164) @%p12 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (bfs_linear_base.1.sm_75.ptx:175) @%p13 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x330 (bfs_linear_base.1.sm_75.ptx:182) @%p14 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (bfs_linear_base.1.sm_75.ptx:187) @%p15 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (bfs_linear_base.1.sm_75.ptx:194) setp.lt.s32 %p16, %r17, %r18;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x378 (bfs_linear_base.1.sm_75.ptx:195) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x418 (bfs_linear_base.1.sm_75.ptx:234) @%p17 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x448 (bfs_linear_base.1.sm_75.ptx:241) @%p18 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x468 (bfs_linear_base.1.sm_75.ptx:246) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (bfs_linear_base.1.sm_75.ptx:253) setp.lt.s32 %p20, %r20, %r21;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x490 (bfs_linear_base.1.sm_75.ptx:254) @%p20 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x530 (bfs_linear_base.1.sm_75.ptx:293) @%p21 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x560 (bfs_linear_base.1.sm_75.ptx:300) @%p22 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x580 (bfs_linear_base.1.sm_75.ptx:305) @%p23 bra $L__BB0_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bfs_linear_base.1.sm_75.ptx:312) setp.lt.s32 %p24, %r23, %r24;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (bfs_linear_base.1.sm_75.ptx:313) @%p24 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x648 (bfs_linear_base.1.sm_75.ptx:352) @%p25 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x678 (bfs_linear_base.1.sm_75.ptx:359) @%p26 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x698 (bfs_linear_base.1.sm_75.ptx:364) @%p27 bra $L__BB0_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (bfs_linear_base.1.sm_75.ptx:371) setp.lt.s32 %p28, %r26, %r27;

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6c0 (bfs_linear_base.1.sm_75.ptx:372) @%p28 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x750 (bfs_linear_base.1.sm_75.ptx:409) @%p29 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 22108
gpu_sim_insn = 6591
gpu_ipc =       0.2981
gpu_tot_sim_cycle = 27879
gpu_tot_sim_insn = 9671
gpu_tot_ipc =       0.3469
gpu_tot_issued_cta = 2
gpu_occupancy = 3.5357% 
gpu_tot_occupancy = 3.5969% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0034
partiton_level_parallism_total  =       0.0028
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1502 GB/Sec
L2_BW_total  =       0.1238 GB/Sec
gpu_total_sim_rate=185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 121, Miss = 13, Miss_rate = 0.107, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 123
	L1D_total_cache_misses = 15
	L1D_total_cache_miss_rate = 0.1220
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 26176
gpgpu_n_tot_w_icount = 818
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56
gpgpu_n_mem_write_global = 23
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 393
gpgpu_n_store_insn = 23
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136	W0_Idle:62139	W0_Scoreboard:8415	W1:530	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:288
single_issue_nums: WS0:602	WS1:72	WS2:72	WS3:72	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88 {8:11,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 920 {40:23,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 440 {40:11,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184 {8:23,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
maxmflatency = 351 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 221 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	0 	0 	0 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6459         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5668         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5/2 = 2.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         345    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        584    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0       233         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       233         0         0         0         0         0
dram[2]:          0         0         0         0       351         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        351         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       233         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       200         0       233         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       233         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71488 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.595e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 71466i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 71490 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 71462 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71488 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71486 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001679
n_activity=122 dram_eff=0.09836
bk0: 0a 71490i bk1: 0a 71491i bk2: 0a 71491i bk3: 0a 71491i bk4: 3a 71466i bk5: 0a 71489i bk6: 0a 71489i bk7: 0a 71489i bk8: 0a 71489i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 71490 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 71454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71486 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71488 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.595e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 71466i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 71490 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 71462 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71488 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71490 n_nop=71490 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 71490i bk1: 0a 71490i bk2: 0a 71490i bk3: 0a 71490i bk4: 0a 71490i bk5: 0a 71490i bk6: 0a 71490i bk7: 0a 71490i bk8: 0a 71490i bk9: 0a 71490i bk10: 0a 71490i bk11: 0a 71490i bk12: 0a 71490i bk13: 0a 71490i bk14: 0a 71490i bk15: 0a 71490i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 71490 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 71490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71490 
n_nop = 71490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 22, Miss = 3, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 47, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 79
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.1139
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=79
icnt_total_pkts_simt_to_mem=79
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 79
Req_Network_cycles = 27879
Req_Network_injected_packets_per_cycle =       0.0028 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 79
Reply_Network_cycles = 27879
Reply_Network_injected_packets_per_cycle =        0.0028
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 185 (inst/sec)
gpgpu_simulation_rate = 536 (cycle/sec)
gpgpu_silicon_slowdown = 2546641x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 403558
gpu_sim_insn = 42300
gpu_ipc =       0.1048
gpu_tot_sim_cycle = 431437
gpu_tot_sim_insn = 51971
gpu_tot_ipc =       0.1205
gpu_tot_issued_cta = 3
gpu_occupancy = 3.1426% 
gpu_tot_occupancy = 3.1621% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0127
partiton_level_parallism_total  =       0.0121
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5554 GB/Sec
L2_BW_total  =       0.5275 GB/Sec
gpu_total_sim_rate=117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 121, Miss = 13, Miss_rate = 0.107, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6450, Miss = 1563, Miss_rate = 0.242, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6573
	L1D_total_cache_misses = 1578
	L1D_total_cache_miss_rate = 0.2401
	L1D_total_cache_pending_hits = 21
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 575

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 316832
gpgpu_n_tot_w_icount = 9901
gpgpu_n_stall_shd_mem = 3793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4635
gpgpu_n_mem_write_global = 575
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11797
gpgpu_n_store_insn = 1631
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2529
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188	W0_Idle:1423607	W0_Scoreboard:232040	W1:1122	W2:2480	W3:2304	W4:622	W5:539	W6:404	W7:264	W8:274	W9:364	W10:298	W11:268	W12:58	W13:34	W14:112	W15:28	W16:15	W17:28	W18:112	W19:14	W20:28	W21:30	W22:23	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:480
single_issue_nums: WS0:9541	WS1:120	WS2:120	WS3:120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10984 {8:1373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23000 {40:575,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 130480 {40:3262,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54920 {40:1373,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4600 {8:575,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 130480 {40:3262,}
maxmflatency = 358 
max_icnt2mem_latency = 44 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 218 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:297 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4909 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3262 	0 	0 	0 	1948 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1633 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0     24310      6469         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0     17233     53654         0         0         0         0      5670         0         0         0         0         0 
dram[2]:         0         0         0         0      6459      6467         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      6473      6466         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5668         0         0         0     12827     49278         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0     85534      6464         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0     27508     63913         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0     99777    133905         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      6471      8074         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0     45736     10473         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      6478     28708         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      6476      6465         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 301/26 = 11.576923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        12         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0        16        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        12        12         0         0         0         0         0         0         0         0         0         0 
total dram reads = 301
min_bank_accesses = 0!
chip skew: 30/24 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1572      3251    none      none         378       399    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         414       379    none      none      none      none        7679    none      none      none      none      none  
dram[2]:     none      none      none      none         466       376    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         451       346    none      none      none      none      none      none      none      none      none      none  
dram[4]:       9848    none      none      none         378       415    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         415       379    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         414       414    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         378       342    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         419       415    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         920       379    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         362       342    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         451       362    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351       353       233       233       351       354       236       236       234       234       234       234       235       235       234       234
dram[1]:        234       234       233       235       351       351       237       237       235       235       353       234       234       233       234         0
dram[2]:        234       234       233       233       351       353       236       237       235       235       236       235       234       233         0       233
dram[3]:        234       234       233         0       355       357       237       237       235       236         0       236       233       235       233       234
dram[4]:        351       235       233       233       351       351       237       235       235       235       234       234       234       234       233       235
dram[5]:        235       234         0         0       351       351       236       236       235       236       234       234       234       234       233       234
dram[6]:        235       234         0       234       351       351       235       236       235       235       235       236       233       235       234       234
dram[7]:        235       235       234         0       351       351       238       236       235       235       233       235       235       233       233       233
dram[8]:        234       234       234       234       358       351       236       235       234       235       234       234       234       233       234       233
dram[9]:        234       234       233       234       351       352       237       236       234       235       233       234       235       233       234       233
dram[10]:        235       234         0       234       358       351       236       237       234       236       234       235       234       234       233       234
dram[11]:        234       234       233       234       357       352       237       236       235       235       234       234       235       233       234       233

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106366 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001085
n_activity=774 dram_eff=0.155
bk0: 4a 1106370i bk1: 2a 1106372i bk2: 0a 1106401i bk3: 0a 1106401i bk4: 12a 1106376i bk5: 12a 1106370i bk6: 0a 1106398i bk7: 0a 1106399i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 0a 1106400i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075188
Bank_Level_Parallism_Col = 1.077519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077519 

BW Util details:
bwutil = 0.000108 
total_CMD = 1106400 
util_bw = 120 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 1106192 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106366 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.07303e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106372 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.038e-05
n_activity=718 dram_eff=0.1393
bk0: 0a 1106401i bk1: 0a 1106402i bk2: 0a 1106402i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106376i bk6: 0a 1106399i bk7: 0a 1106399i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 1a 1106374i bk11: 0a 1106397i bk12: 0a 1106399i bk13: 0a 1106399i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 1106400 
util_bw = 100 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1106228 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106372 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106369 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001048
n_activity=658 dram_eff=0.1763
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106402i bk4: 16a 1106377i bk5: 13a 1106374i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106398i bk9: 0a 1106400i bk10: 0a 1106400i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.000105 
total_CMD = 1106400 
util_bw = 116 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 1106243 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106369 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000026 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=486 dram_eff=0.1975
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106357i bk6: 0a 1106398i bk7: 0a 1106399i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378788
Bank_Level_Parallism_Col = 1.369231
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369231 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 1106274 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.71728e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106372 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.038e-05
n_activity=718 dram_eff=0.1393
bk0: 1a 1106377i bk1: 0a 1106401i bk2: 0a 1106402i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106399i bk12: 0a 1106399i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 1106400 
util_bw = 100 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1106228 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106372 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=640 dram_eff=0.15
bk0: 0a 1106400i bk1: 0a 1106402i bk2: 0a 1106402i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106398i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=640 dram_eff=0.15
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106398i bk9: 0a 1106400i bk10: 0a 1106400i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=640 dram_eff=0.15
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106398i bk9: 0a 1106400i bk10: 0a 1106400i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=618 dram_eff=0.1553
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106401i bk4: 12a 1106371i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106399i bk8: 0a 1106399i bk9: 0a 1106400i bk10: 0a 1106400i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1106254 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.07881e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=640 dram_eff=0.15
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106402i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=628 dram_eff=0.1529
bk0: 0a 1106401i bk1: 0a 1106402i bk2: 0a 1106402i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106398i bk8: 0a 1106398i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106399i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1106400 n_nop=1106374 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.677e-05
n_activity=590 dram_eff=0.1627
bk0: 0a 1106400i bk1: 0a 1106401i bk2: 0a 1106401i bk3: 0a 1106402i bk4: 12a 1106377i bk5: 12a 1106375i bk6: 0a 1106398i bk7: 0a 1106399i bk8: 0a 1106399i bk9: 0a 1106399i bk10: 0a 1106399i bk11: 0a 1106400i bk12: 0a 1106400i bk13: 0a 1106400i bk14: 0a 1106400i bk15: 0a 1106400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 1106400 
util_bw = 96 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 1106256 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1106400 
n_nop = 1106374 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1756, Miss = 24, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 140, Miss = 22, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 180, Miss = 24, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 151, Miss = 20, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 181, Miss = 24, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 21, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 20, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 175, Miss = 20, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 179, Miss = 25, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 24, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 133, Miss = 21, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 142, Miss = 20, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 149, Miss = 20, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 141, Miss = 20, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 107, Miss = 20, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 122, Miss = 20, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 139, Miss = 20, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 127, Miss = 20, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 182, Miss = 20, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 140, Miss = 20, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 137, Miss = 20, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 140, Miss = 20, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 170, Miss = 20, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 127, Miss = 20, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5210
L2_total_cache_misses = 505
L2_total_cache_miss_rate = 0.0969
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 575
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5210
icnt_total_pkts_simt_to_mem=5210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5210
Req_Network_cycles = 431437
Req_Network_injected_packets_per_cycle =       0.0121 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 5210
Reply_Network_cycles = 431437
Reply_Network_injected_packets_per_cycle =        0.0121
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0019
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 24 sec (444 sec)
gpgpu_simulation_rate = 117 (inst/sec)
gpgpu_simulation_rate = 971 (cycle/sec)
gpgpu_silicon_slowdown = 1405767x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 720662
gpu_sim_insn = 1915138
gpu_ipc =       2.6575
gpu_tot_sim_cycle = 1152099
gpu_tot_sim_insn = 1967109
gpu_tot_ipc =       1.7074
gpu_tot_issued_cta = 10
gpu_occupancy = 17.0793% 
gpu_tot_occupancy = 15.6975% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3397
partiton_level_parallism_total  =       0.2170
partiton_level_parallism_util =       1.3342
partiton_level_parallism_util_total  =       1.3250
L2_BW  =      14.8387 GB/Sec
L2_BW_total  =       9.4795 GB/Sec
gpu_total_sim_rate=1285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 121, Miss = 13, Miss_rate = 0.107, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6450, Miss = 1563, Miss_rate = 0.242, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[3]: Access = 69545, Miss = 21321, Miss_rate = 0.307, Pending_hits = 347, Reservation_fails = 288
	L1D_cache_core[4]: Access = 79864, Miss = 25957, Miss_rate = 0.325, Pending_hits = 343, Reservation_fails = 609
	L1D_cache_core[5]: Access = 81926, Miss = 29584, Miss_rate = 0.361, Pending_hits = 374, Reservation_fails = 707
	L1D_cache_core[6]: Access = 58008, Miss = 20635, Miss_rate = 0.356, Pending_hits = 322, Reservation_fails = 702
	L1D_cache_core[7]: Access = 82997, Miss = 29736, Miss_rate = 0.358, Pending_hits = 353, Reservation_fails = 627
	L1D_cache_core[8]: Access = 70558, Miss = 28683, Miss_rate = 0.407, Pending_hits = 341, Reservation_fails = 1037
	L1D_cache_core[9]: Access = 13804, Miss = 4751, Miss_rate = 0.344, Pending_hits = 54, Reservation_fails = 12
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 463275
	L1D_total_cache_misses = 162245
	L1D_total_cache_miss_rate = 0.3502
	L1D_total_cache_pending_hits = 2155
	L1D_total_cache_reservation_fails = 3982
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 293956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 45361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2155
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 443132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20143

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2558
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1424
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 13625152
gpgpu_n_tot_w_icount = 425786
gpgpu_n_stall_shd_mem = 202434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229886
gpgpu_n_mem_write_global = 20143
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 563891
gpgpu_n_store_insn = 41284
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 141458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:655	W0_Idle:6521247	W0_Scoreboard:9829796	W1:141768	W2:78227	W3:48130	W4:36412	W5:23231	W6:17447	W7:10303	W8:7004	W9:5241	W10:5370	W11:3962	W12:4708	W13:3692	W14:3032	W15:2160	W16:2460	W17:2819	W18:2351	W19:2242	W20:1632	W21:1892	W22:2277	W23:1204	W24:1694	W25:1988	W26:1610	W27:2086	W28:1680	W29:1930	W30:1490	W31:1660	W32:4084
single_issue_nums: WS0:101679	WS1:103482	WS2:119602	WS3:101023	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1176168 {8:147021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 805720 {40:20143,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3314600 {40:82865,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5880840 {40:147021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 161144 {8:20143,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3314600 {40:82865,}
maxmflatency = 644 
max_icnt2mem_latency = 188 
maxmrqlatency = 248 
max_icnt2sh_latency = 107 
averagemflatency = 237 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:26177 	70 	138 	320 	349 	227 	147 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	222230 	27679 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	79632 	2995 	229 	9 	166557 	502 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	237632 	9753 	1675 	553 	357 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7899 	660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        18         8         8        12        12         5         7         4         4         7         8        17        11         7         8 
dram[1]:        23        16         8        16        12        12         6         6         5         4         6         6        21        10         3         4 
dram[2]:        21        14        10         7        16        13         4         4         5         6         8         8         4         4         5         3 
dram[3]:         8         9         7         4        12        12         5         6         6         4         4         4         4         7         4         3 
dram[4]:        33        18         4         6        12        12         4         4         4         4         4         4         7         6         4         6 
dram[5]:        14        26        11         5        12        12         7         8         4         3         5         4         8         6         4         4 
dram[6]:        16        21        10         7        12        12         8         4         5         3         4         3         4         4         4         3 
dram[7]:        10        13         5         9        12        12         5         3         4         4         4         4         4         4         4         3 
dram[8]:         8         8         7         9        12        12         3         3         5         4         5         9         8         6         4         4 
dram[9]:        27        23         8         5        12        12         3         7         6        12        14        14         7         3         4         4 
dram[10]:        25        23         8         9        12        12         5         5        12        12        11         8         4         4         6         3 
dram[11]:        15        34         8         8        13        12         4         4        12         8         6         7         3         8         3         4 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     58266     95668     63076     66049     88009    111924    138071    137180     87068     80176     65343     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     52772     38533     35424     35315    131516    146184    131965     48383    175055     93997 
dram[2]:    100404     44750     89600    237089    116930    162924     78073     90275    219075    100599    131321    223340     31268     36157    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358     98267    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     57323    103437    237319    147030     73213     59925    209421     49757     77075     67766     32673     46922     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256     93803     87328     90090    125185    111784    106765    267824    143735     75171     89728     40638    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614     84930    174984     47608    151293    144975     69535     97368 
dram[7]:     62540     71561     65343     78019    128320    133905    132029     72161     79451    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     22734     33590    119834    127049     95479     81788     54944    134179    282690     33459    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     70684    123262     83120     60249    121062     40409     34015    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     61429     21925    247951    233799    111002     45195     75489    136255     37577     19618 
dram[11]:    223711    243712    122929    113595     59725     59742    165462     22693    162542    218307     82082    154763    212157    146326     21004     40088 
average row accesses per activate:
dram[0]:  1.781250  1.518072  1.301587  1.342105  1.317460  1.270492  1.190476  1.206349  1.415842  1.392523  1.230000  1.256881  1.405405  1.341772  1.160000  1.328125 
dram[1]:  1.486842  1.407895  1.345133  1.341667  1.386792  1.445378  1.161538  1.181208  1.252033  1.226027  1.222222  1.184874  1.275510  1.194175  1.213115  1.290323 
dram[2]:  1.351064  1.377778  1.305556  1.225806  1.285714  1.234899  1.258993  1.240000  1.255172  1.303030  1.217391  1.232323  1.298969  1.206522  1.205882  1.196970 
dram[3]:  1.460674  1.410000  1.283186  1.222222  1.191083  1.262820  1.242647  1.250000  1.251908  1.251748  1.145631  1.200000  1.202381  1.255556  1.090909  1.121622 
dram[4]:  1.489130  1.452381  1.185185  1.181034  1.183784  1.191011  1.184874  1.181159  1.225000  1.163743  1.195402  1.175926  1.305263  1.257143  1.135803  1.168317 
dram[5]:  1.440000  1.682540  1.236220  1.208000  1.177083  1.214660  1.200000  1.274809  1.188312  1.114650  1.203704  1.326087  1.370787  1.184211  1.182796  1.147727 
dram[6]:  1.753623  1.500000  1.275591  1.231884  1.147368  1.203822  1.207143  1.200000  1.154839  1.171233  1.255319  1.152542  1.187500  1.193548  1.164557  1.102273 
dram[7]:  1.407767  1.360825  1.283333  1.231343  1.162651  1.176471  1.181102  1.170068  1.192308  1.248276  1.222222  1.220183  1.198413  1.194915  1.211268  1.211538 
dram[8]:  1.406250  1.396226  1.278261  1.376147  1.306250  1.250000  1.142857  1.158621  1.281482  1.215278  1.214286  1.260504  1.166667  1.192982  1.320000  1.283333 
dram[9]:  1.447917  1.375000  1.342105  1.336538  1.313433  1.284615  1.153285  1.197279  1.368421  1.425926  1.285714  1.317308  1.242991  1.115703  1.268657  1.181818 
dram[10]:  1.608108  1.520000  1.345455  1.322314  1.281690  1.325203  1.150000  1.238461  1.438095  1.454545  1.405660  1.282051  1.190476  1.157025  1.183908  1.141026 
dram[11]:  1.408163  1.602564  1.252101  1.272727  1.500000  1.379310  1.150000  1.171429  1.362832  1.406593  1.258621  1.154472  1.155963  1.298851  1.079545  1.144578 
average row locality = 27483/21823 = 1.259359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       114       126       164       153       166       155       150       152       143       149       123       137       104       106       116        85 
dram[1]:       113       107       152       161       147       172       151       176       154       179       132       141       125       123        74        80 
dram[2]:       127       124       141       152       180       184       175       186       182       172       140       122       126       111        82        79 
dram[3]:       130       141       145       132       187       197       169       145       164       179       118        96       101       113        84        83 
dram[4]:       137       122       128       137       219       212       141       163       196       199       104       127       124       132        92       118 
dram[5]:       108       105       157       151       226       232       162       167       183       175       130       122       122       135       110       101 
dram[6]:       121       138       162       170       218       189       169       162       179       171       118       136       133       148        92        97 
dram[7]:       145       132       154       165       193       200       150       172       186       181       132       133       151       141        86        63 
dram[8]:       135       148       147       150       209       205       176       168       173       175       153       150       147       136        66        77 
dram[9]:       139       132       153       139       176       167       158       176       156       154       135       137       133       135        85        91 
dram[10]:       119       114       148       160       182       163       161       161       151       144       149       150       125       140       103        89 
dram[11]:       138       125       149       154       171       160       161       164       154       128       146       142       126       113        95        95 
total dram reads = 27482
bank skew: 232/63 = 3.68
chip skew: 2415/2143 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1552      1555      1031       988       728       744      3928      2915      2227      2611      4811      1858      2118      2127      2068      2750
dram[1]:       1667      1823       852       883       786       647      3031      2301      2349      1885      1964      1898      1854      1722      2724      2182
dram[2]:       2142      1792      1017       919       951       717      3181      3112      2371      2575      1864      2471      1741      2036      2191      2407
dram[3]:       1636      1689       992       973       789       705      3573      3270      2319      2618      2268      3173      2497      2101      2707      2415
dram[4]:       1742      1577       980      1049       764       711      4256      3690      2195      1915      2518      1779      1720      1707      2028      2073
dram[5]:       1852      1789       717       802       645       603      3546      3197      2265      2382      2082      1576      2128      1956      1995      2137
dram[6]:       1782      1600       861       629       670       740      3466      2968      2684      2572      2106      2361      2060      1697      2224      2178
dram[7]:       1637      1660       806       679       765       729      3474      2862      2264      2131      1738      1810      1824      1501      2549      3419
dram[8]:       1454      1333       736       840       788       765      3285      2942      2136      2300      1874      1885      2035      1614      3904      3241
dram[9]:       1488      1402       874       826     46073       711      3374      2877      2199      2472      2042      2109      1722      1923      1926      2156
dram[10]:       1770      1670       842      1024       695       662      2734      3616      2670      2629      1818      1824      1925      1737      2085      2594
dram[11]:       1453      1562       949       952       671       753      3635      2799      2232      2828      2152      2123      2365      2164      2746      2545
maximum mf latency per bank:
dram[0]:        480       460       507       485       573       597       476       480       578       475       492       425       413       503       512       436
dram[1]:        506       517       483       599       466       546       517       500       507       471       478       407       420       547       494       466
dram[2]:        531       495       531       480       567       556       465       515       492       621       512       466       496       574       472       504
dram[3]:        488       485       477       492       453       479       456       485       575       487       437       448       549       469       368       433
dram[4]:        613       449       446       569       584       469       616       629       558       624       465       536       484       501       605       644
dram[5]:        445       495       492       448       506       523       493       471       418       497       493       438       401       519       391       460
dram[6]:        454       605       447       439       514       564       518       486       535       590       481       452       434       523       442       522
dram[7]:        488       475       462       494       581       556       530       512       491       462       442       435       428       470       400       390
dram[8]:        488       533       441       429       495       469       475       581       444       498       434       504       513       390       499       503
dram[9]:        482       480       481       524       494       533       462       562       472       434       495       413       497       542       476       484
dram[10]:        472       442       531       548       514       440       462       456       456       441       437       546       511       477       469       436
dram[11]:        527       479       468       490       486       543       502       518       461       416       500       449       513       456       523       425

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2949154 n_act=1630 n_pre=1614 n_ref_event=0 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002901
n_activity=141601 dram_eff=0.06054
bk0: 114a 2951020i bk1: 126a 2949845i bk2: 164a 2947879i bk3: 153a 2948761i bk4: 166a 2947813i bk5: 155a 2947932i bk6: 150a 2947962i bk7: 152a 2948045i bk8: 143a 2949024i bk9: 149a 2948918i bk10: 123a 2949315i bk11: 137a 2948980i bk12: 104a 2950556i bk13: 106a 2950168i bk14: 116a 2949114i bk15: 85a 2951179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243584
Row_Buffer_Locality_read = 0.243584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231332
Bank_Level_Parallism_Col = 1.090151
Bank_Level_Parallism_Ready = 1.017114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073139 

BW Util details:
bwutil = 0.002901 
total_CMD = 2954513 
util_bw = 8572 
Wasted_Col = 35013 
Wasted_Row = 31515 
Idle = 2879413 

BW Util Bottlenecks: 
RCDc_limit = 37187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2949154 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1630 
n_pre = 1614 
n_ref = 0 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 3244 
issued_total_col = 2143 
Row_Bus_Util =  0.001098 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.001814 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.005225 
queue_avg = 0.003054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00305363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948967 n_act=1716 n_pre=1700 n_ref_event=0 n_req=2187 n_rd=2187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002961
n_activity=144187 dram_eff=0.06067
bk0: 113a 2950172i bk1: 107a 2950325i bk2: 152a 2948579i bk3: 161a 2947994i bk4: 147a 2949188i bk5: 172a 2948222i bk6: 151a 2947746i bk7: 176a 2946670i bk8: 154a 2948012i bk9: 179a 2946744i bk10: 132a 2948683i bk11: 141a 2948396i bk12: 125a 2949161i bk13: 123a 2948933i bk14: 74a 2951080i bk15: 80a 2951048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218564
Row_Buffer_Locality_read = 0.218564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.259575
Bank_Level_Parallism_Col = 1.097197
Bank_Level_Parallism_Ready = 1.020353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080107 

BW Util details:
bwutil = 0.002961 
total_CMD = 2954513 
util_bw = 8748 
Wasted_Col = 36512 
Wasted_Row = 32543 
Idle = 2876710 

BW Util Bottlenecks: 
RCDc_limit = 39059 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948967 
Read = 2187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1716 
n_pre = 1700 
n_ref = 0 
n_req = 2187 
total_req = 2187 

Dual Bus Interface Util: 
issued_total_row = 3416 
issued_total_col = 2187 
Row_Bus_Util =  0.001156 
CoL_Bus_Util = 0.000740 
Either_Row_CoL_Bus_Util = 0.001877 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.010278 
queue_avg = 0.003781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.003781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948677 n_act=1821 n_pre=1805 n_ref_event=0 n_req=2283 n_rd=2283 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003091
n_activity=151137 dram_eff=0.06042
bk0: 127a 2949417i bk1: 124a 2949537i bk2: 141a 2948826i bk3: 152a 2948171i bk4: 180a 2947088i bk5: 184a 2946486i bk6: 175a 2947305i bk7: 186a 2946396i bk8: 182a 2946820i bk9: 172a 2947286i bk10: 140a 2948296i bk11: 122a 2949209i bk12: 126a 2949238i bk13: 111a 2949475i bk14: 82a 2950804i bk15: 79a 2950813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.208060
Row_Buffer_Locality_read = 0.208060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264915
Bank_Level_Parallism_Col = 1.095889
Bank_Level_Parallism_Ready = 1.013937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077172 

BW Util details:
bwutil = 0.003091 
total_CMD = 2954513 
util_bw = 9132 
Wasted_Col = 38659 
Wasted_Row = 34405 
Idle = 2872317 

BW Util Bottlenecks: 
RCDc_limit = 41472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948677 
Read = 2283 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1821 
n_pre = 1805 
n_ref = 0 
n_req = 2283 
total_req = 2283 

Dual Bus Interface Util: 
issued_total_row = 3626 
issued_total_col = 2283 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.000773 
Either_Row_CoL_Bus_Util = 0.001975 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.012509 
queue_avg = 0.003853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00385275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948851 n_act=1766 n_pre=1750 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002957
n_activity=149878 dram_eff=0.05829
bk0: 130a 2949713i bk1: 141a 2949211i bk2: 145a 2948598i bk3: 132a 2948983i bk4: 187a 2946537i bk5: 197a 2946485i bk6: 169a 2947393i bk7: 145a 2948386i bk8: 164a 2947718i bk9: 179a 2946922i bk10: 118a 2949054i bk11: 96a 2950314i bk12: 101a 2949822i bk13: 113a 2949580i bk14: 84a 2950723i bk15: 83a 2950864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.195513
Row_Buffer_Locality_read = 0.195513
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216881
Bank_Level_Parallism_Col = 1.091206
Bank_Level_Parallism_Ready = 1.015924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075624 

BW Util details:
bwutil = 0.002957 
total_CMD = 2954513 
util_bw = 8736 
Wasted_Col = 37903 
Wasted_Row = 34235 
Idle = 2873639 

BW Util Bottlenecks: 
RCDc_limit = 40527 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948851 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1766 
n_pre = 1750 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 3516 
issued_total_col = 2184 
Row_Bus_Util =  0.001190 
CoL_Bus_Util = 0.000739 
Either_Row_CoL_Bus_Util = 0.001916 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006711 
queue_avg = 0.002797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00279742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948366 n_act=1936 n_pre=1920 n_ref_event=0 n_req=2351 n_rd=2351 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003183
n_activity=158548 dram_eff=0.05931
bk0: 137a 2949332i bk1: 122a 2950150i bk2: 128a 2948939i bk3: 137a 2948482i bk4: 219a 2944801i bk5: 212a 2945468i bk6: 141a 2947893i bk7: 163a 2946819i bk8: 196a 2945747i bk9: 199a 2945298i bk10: 104a 2949804i bk11: 127a 2948515i bk12: 124a 2949359i bk13: 132a 2948854i bk14: 92a 2949929i bk15: 118a 2948732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179923
Row_Buffer_Locality_read = 0.179923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287780
Bank_Level_Parallism_Col = 1.105648
Bank_Level_Parallism_Ready = 1.019003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085527 

BW Util details:
bwutil = 0.003183 
total_CMD = 2954513 
util_bw = 9404 
Wasted_Col = 40773 
Wasted_Row = 36165 
Idle = 2868171 

BW Util Bottlenecks: 
RCDc_limit = 43851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948366 
Read = 2351 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1936 
n_pre = 1920 
n_ref = 0 
n_req = 2351 
total_req = 2351 

Dual Bus Interface Util: 
issued_total_row = 3856 
issued_total_col = 2351 
Row_Bus_Util =  0.001305 
CoL_Bus_Util = 0.000796 
Either_Row_CoL_Bus_Util = 0.002081 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009761 
queue_avg = 0.006015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00601453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948297 n_act=1945 n_pre=1929 n_ref_event=0 n_req=2387 n_rd=2386 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.003232
n_activity=165262 dram_eff=0.05777
bk0: 108a 2950554i bk1: 105a 2951237i bk2: 157a 2948045i bk3: 151a 2948155i bk4: 226a 2944497i bk5: 232a 2944516i bk6: 162a 2947289i bk7: 167a 2947649i bk8: 183a 2946615i bk9: 175a 2946376i bk10: 130a 2948649i bk11: 122a 2949665i bk12: 122a 2949941i bk13: 135a 2948362i bk14: 110a 2949694i bk15: 101a 2950051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.189778
Row_Buffer_Locality_read = 0.189857
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.204008
Bank_Level_Parallism_Col = 1.083077
Bank_Level_Parallism_Ready = 1.007069
write_to_read_ratio_blp_rw_average = 0.000638
GrpLevelPara = 1.066516 

BW Util details:
bwutil = 0.003232 
total_CMD = 2954513 
util_bw = 9548 
Wasted_Col = 41896 
Wasted_Row = 38257 
Idle = 2864812 

BW Util Bottlenecks: 
RCDc_limit = 44569 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 2954513 
n_nop = 2948297 
Read = 2386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 1945 
n_pre = 1929 
n_ref = 0 
n_req = 2387 
total_req = 2387 

Dual Bus Interface Util: 
issued_total_row = 3874 
issued_total_col = 2387 
Row_Bus_Util =  0.001311 
CoL_Bus_Util = 0.000808 
Either_Row_CoL_Bus_Util = 0.002104 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007239 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00200202
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948229 n_act=1972 n_pre=1956 n_ref_event=0 n_req=2403 n_rd=2403 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003253
n_activity=168533 dram_eff=0.05703
bk0: 121a 2950789i bk1: 138a 2949460i bk2: 162a 2948005i bk3: 170a 2947615i bk4: 218a 2944717i bk5: 189a 2946162i bk6: 169a 2946971i bk7: 162a 2947367i bk8: 179a 2946305i bk9: 171a 2946701i bk10: 118a 2949287i bk11: 136a 2948212i bk12: 133a 2948561i bk13: 148a 2947917i bk14: 92a 2950379i bk15: 97a 2949852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182688
Row_Buffer_Locality_read = 0.182688
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.220205
Bank_Level_Parallism_Col = 1.087512
Bank_Level_Parallism_Ready = 1.028501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065517 

BW Util details:
bwutil = 0.003253 
total_CMD = 2954513 
util_bw = 9612 
Wasted_Col = 42671 
Wasted_Row = 38837 
Idle = 2863393 

BW Util Bottlenecks: 
RCDc_limit = 45251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948229 
Read = 2403 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1972 
n_pre = 1956 
n_ref = 0 
n_req = 2403 
total_req = 2403 

Dual Bus Interface Util: 
issued_total_row = 3928 
issued_total_col = 2403 
Row_Bus_Util =  0.001329 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.002127 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.007479 
queue_avg = 0.003950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00395023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948250 n_act=1961 n_pre=1945 n_ref_event=0 n_req=2384 n_rd=2384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003228
n_activity=167263 dram_eff=0.05701
bk0: 145a 2949097i bk1: 132a 2949554i bk2: 154a 2948558i bk3: 165a 2947810i bk4: 193a 2945866i bk5: 200a 2945594i bk6: 150a 2947947i bk7: 172a 2946783i bk8: 186a 2946377i bk9: 181a 2947095i bk10: 132a 2948926i bk11: 133a 2948851i bk12: 151a 2947982i bk13: 141a 2948214i bk14: 86a 2950957i bk15: 63a 2951974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182466
Row_Buffer_Locality_read = 0.182466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189317
Bank_Level_Parallism_Col = 1.083032
Bank_Level_Parallism_Ready = 1.022028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063555 

BW Util details:
bwutil = 0.003228 
total_CMD = 2954513 
util_bw = 9536 
Wasted_Col = 42592 
Wasted_Row = 38389 
Idle = 2863996 

BW Util Bottlenecks: 
RCDc_limit = 45094 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948250 
Read = 2384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1961 
n_pre = 1945 
n_ref = 0 
n_req = 2384 
total_req = 2384 

Dual Bus Interface Util: 
issued_total_row = 3906 
issued_total_col = 2384 
Row_Bus_Util =  0.001322 
CoL_Bus_Util = 0.000807 
Either_Row_CoL_Bus_Util = 0.002120 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.004311 
queue_avg = 0.002064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00206362
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948291 n_act=1933 n_pre=1917 n_ref_event=0 n_req=2415 n_rd=2415 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00327
n_activity=165067 dram_eff=0.05852
bk0: 135a 2949452i bk1: 148a 2948755i bk2: 147a 2948796i bk3: 150a 2949003i bk4: 209a 2946111i bk5: 205a 2946221i bk6: 176a 2946681i bk7: 168a 2946729i bk8: 173a 2947702i bk9: 175a 2946963i bk10: 153a 2947880i bk11: 150a 2948309i bk12: 147a 2947667i bk13: 136a 2948592i bk14: 66a 2951696i bk15: 77a 2951448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203727
Row_Buffer_Locality_read = 0.203727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200541
Bank_Level_Parallism_Col = 1.079836
Bank_Level_Parallism_Ready = 1.006571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065223 

BW Util details:
bwutil = 0.003270 
total_CMD = 2954513 
util_bw = 9660 
Wasted_Col = 41837 
Wasted_Row = 38007 
Idle = 2865009 

BW Util Bottlenecks: 
RCDc_limit = 44397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948291 
Read = 2415 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1933 
n_pre = 1917 
n_ref = 0 
n_req = 2415 
total_req = 2415 

Dual Bus Interface Util: 
issued_total_row = 3850 
issued_total_col = 2415 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.000817 
Either_Row_CoL_Bus_Util = 0.002106 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006911 
queue_avg = 0.002905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00290471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948778 n_act=1771 n_pre=1755 n_ref_event=0 n_req=2266 n_rd=2266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003068
n_activity=150814 dram_eff=0.0601
bk0: 139a 2949417i bk1: 132a 2949486i bk2: 153a 2948634i bk3: 139a 2948941i bk4: 176a 2947480i bk5: 167a 2947733i bk6: 158a 2947371i bk7: 176a 2946738i bk8: 156a 2948391i bk9: 154a 2948774i bk10: 135a 2948697i bk11: 137a 2949116i bk12: 133a 2948690i bk13: 135a 2948005i bk14: 85a 2950574i bk15: 91a 2950268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222860
Row_Buffer_Locality_read = 0.222860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231787
Bank_Level_Parallism_Col = 1.084786
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070859 

BW Util details:
bwutil = 0.003068 
total_CMD = 2954513 
util_bw = 9064 
Wasted_Col = 38058 
Wasted_Row = 34720 
Idle = 2872671 

BW Util Bottlenecks: 
RCDc_limit = 40552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948778 
Read = 2266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1771 
n_pre = 1755 
n_ref = 0 
n_req = 2266 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 3526 
issued_total_col = 2266 
Row_Bus_Util =  0.001193 
CoL_Bus_Util = 0.000767 
Either_Row_CoL_Bus_Util = 0.001941 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.009939 
queue_avg = 0.003236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0032364
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948815 n_act=1743 n_pre=1727 n_ref_event=0 n_req=2259 n_rd=2259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003058
n_activity=150359 dram_eff=0.0601
bk0: 119a 2950553i bk1: 114a 2950403i bk2: 148a 2948856i bk3: 160a 2948130i bk4: 182a 2947130i bk5: 163a 2948193i bk6: 161a 2947499i bk7: 161a 2947988i bk8: 151a 2949042i bk9: 144a 2949469i bk10: 149a 2949043i bk11: 150a 2948335i bk12: 125a 2948892i bk13: 140a 2948230i bk14: 103a 2949793i bk15: 89a 2950538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232846
Row_Buffer_Locality_read = 0.232846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203481
Bank_Level_Parallism_Col = 1.090900
Bank_Level_Parallism_Ready = 1.028973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069666 

BW Util details:
bwutil = 0.003058 
total_CMD = 2954513 
util_bw = 9036 
Wasted_Col = 37527 
Wasted_Row = 33920 
Idle = 2874030 

BW Util Bottlenecks: 
RCDc_limit = 39889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948815 
Read = 2259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1743 
n_pre = 1727 
n_ref = 0 
n_req = 2259 
total_req = 2259 

Dual Bus Interface Util: 
issued_total_row = 3470 
issued_total_col = 2259 
Row_Bus_Util =  0.001174 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.001929 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005441 
queue_avg = 0.002347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00234658
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2954513 n_nop=2948861 n_act=1746 n_pre=1730 n_ref_event=0 n_req=2221 n_rd=2221 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003007
n_activity=150486 dram_eff=0.05904
bk0: 138a 2949129i bk1: 125a 2950156i bk2: 149a 2948458i bk3: 154a 2948233i bk4: 171a 2948531i bk5: 160a 2948425i bk6: 161a 2947205i bk7: 164a 2947021i bk8: 154a 2948765i bk9: 128a 2949888i bk10: 146a 2948492i bk11: 142a 2948313i bk12: 126a 2948986i bk13: 113a 2949852i bk14: 95a 2949898i bk15: 95a 2950304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218370
Row_Buffer_Locality_read = 0.218370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209262
Bank_Level_Parallism_Col = 1.092562
Bank_Level_Parallism_Ready = 1.026810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067677 

BW Util details:
bwutil = 0.003007 
total_CMD = 2954513 
util_bw = 8884 
Wasted_Col = 37549 
Wasted_Row = 33986 
Idle = 2874094 

BW Util Bottlenecks: 
RCDc_limit = 39801 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2954513 
n_nop = 2948861 
Read = 2221 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1746 
n_pre = 1730 
n_ref = 0 
n_req = 2221 
total_req = 2221 

Dual Bus Interface Util: 
issued_total_row = 3476 
issued_total_col = 2221 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.000752 
Either_Row_CoL_Bus_Util = 0.001913 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007962 
queue_avg = 0.002221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00222101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10230, Miss = 1292, Miss_rate = 0.126, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 8216, Miss = 1275, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 7934, Miss = 1264, Miss_rate = 0.159, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 7464, Miss = 1355, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 9143, Miss = 1369, Miss_rate = 0.150, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 9134, Miss = 1346, Miss_rate = 0.147, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 9190, Miss = 1314, Miss_rate = 0.143, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 9001, Miss = 1302, Miss_rate = 0.145, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 9090, Miss = 1361, Miss_rate = 0.150, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 8785, Miss = 1430, Miss_rate = 0.163, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8972, Miss = 1415, Miss_rate = 0.158, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 8430, Miss = 1404, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 9392, Miss = 1408, Miss_rate = 0.150, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 8827, Miss = 1427, Miss_rate = 0.162, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 8870, Miss = 1413, Miss_rate = 0.159, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 8218, Miss = 1403, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 9239, Miss = 1422, Miss_rate = 0.154, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[17]: Access = 8641, Miss = 1422, Miss_rate = 0.165, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 47958, Miss = 1347, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 8369, Miss = 1343, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 8272, Miss = 1350, Miss_rate = 0.163, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 8897, Miss = 1333, Miss_rate = 0.150, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 9262, Miss = 1352, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 8495, Miss = 1293, Miss_rate = 0.152, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 250029
L2_total_cache_misses = 32640
L2_total_cache_miss_rate = 0.1305
L2_total_cache_pending_hits = 166
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 166
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 229886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20143
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=250029
icnt_total_pkts_simt_to_mem=250029
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 250029
Req_Network_cycles = 1152099
Req_Network_injected_packets_per_cycle =       0.2170 
Req_Network_conflicts_per_cycle =       0.0062
Req_Network_conflicts_per_cycle_util =       0.0379
Req_Bank_Level_Parallism =       1.3250
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 250029
Reply_Network_cycles = 1152099
Reply_Network_injected_packets_per_cycle =        0.2170
Reply_Network_conflicts_per_cycle =        0.0362
Reply_Network_conflicts_per_cycle_util =       0.2180
Reply_Bank_Level_Parallism =       1.3077
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0072
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 30 sec (1530 sec)
gpgpu_simulation_rate = 1285 (inst/sec)
gpgpu_simulation_rate = 753 (cycle/sec)
gpgpu_silicon_slowdown = 1812749x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (155,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 5: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 958520
gpu_sim_insn = 28084218
gpu_ipc =      29.2996
gpu_tot_sim_cycle = 2110619
gpu_tot_sim_insn = 30051327
gpu_tot_ipc =      14.2382
gpu_tot_issued_cta = 165
gpu_occupancy = 75.5742% 
gpu_tot_occupancy = 66.8994% 
max_total_param_size = 0
gpu_stall_dramfull = 789744
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0631
partiton_level_parallism_total  =       2.8720
partiton_level_parallism_util =       8.2896
partiton_level_parallism_util_total  =       6.8126
L2_BW  =     264.8380 GB/Sec
L2_BW_total  =     125.4484 GB/Sec
gpu_total_sim_rate=4378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 262885, Miss = 196375, Miss_rate = 0.747, Pending_hits = 3729, Reservation_fails = 155488
	L1D_cache_core[1]: Access = 234145, Miss = 170524, Miss_rate = 0.728, Pending_hits = 2980, Reservation_fails = 129694
	L1D_cache_core[2]: Access = 235593, Miss = 167785, Miss_rate = 0.712, Pending_hits = 2662, Reservation_fails = 94814
	L1D_cache_core[3]: Access = 348073, Miss = 231688, Miss_rate = 0.666, Pending_hits = 4403, Reservation_fails = 164462
	L1D_cache_core[4]: Access = 316364, Miss = 199994, Miss_rate = 0.632, Pending_hits = 3239, Reservation_fails = 135359
	L1D_cache_core[5]: Access = 356272, Miss = 235781, Miss_rate = 0.662, Pending_hits = 3960, Reservation_fails = 145166
	L1D_cache_core[6]: Access = 252699, Miss = 174974, Miss_rate = 0.692, Pending_hits = 2892, Reservation_fails = 129205
	L1D_cache_core[7]: Access = 287862, Miss = 189174, Miss_rate = 0.657, Pending_hits = 2876, Reservation_fails = 116941
	L1D_cache_core[8]: Access = 335419, Miss = 228335, Miss_rate = 0.681, Pending_hits = 3817, Reservation_fails = 161963
	L1D_cache_core[9]: Access = 252397, Miss = 178583, Miss_rate = 0.708, Pending_hits = 2892, Reservation_fails = 123429
	L1D_cache_core[10]: Access = 241565, Miss = 177737, Miss_rate = 0.736, Pending_hits = 3083, Reservation_fails = 138028
	L1D_cache_core[11]: Access = 260899, Miss = 190840, Miss_rate = 0.731, Pending_hits = 3423, Reservation_fails = 154987
	L1D_cache_core[12]: Access = 252173, Miss = 185524, Miss_rate = 0.736, Pending_hits = 3127, Reservation_fails = 149421
	L1D_cache_core[13]: Access = 284510, Miss = 214861, Miss_rate = 0.755, Pending_hits = 4098, Reservation_fails = 190234
	L1D_cache_core[14]: Access = 206163, Miss = 162368, Miss_rate = 0.788, Pending_hits = 2755, Reservation_fails = 132564
	L1D_cache_core[15]: Access = 200997, Miss = 155408, Miss_rate = 0.773, Pending_hits = 2276, Reservation_fails = 135626
	L1D_cache_core[16]: Access = 281467, Miss = 208966, Miss_rate = 0.742, Pending_hits = 3753, Reservation_fails = 123583
	L1D_cache_core[17]: Access = 259778, Miss = 190562, Miss_rate = 0.734, Pending_hits = 3514, Reservation_fails = 122834
	L1D_cache_core[18]: Access = 229727, Miss = 166560, Miss_rate = 0.725, Pending_hits = 3058, Reservation_fails = 121171
	L1D_cache_core[19]: Access = 244191, Miss = 178404, Miss_rate = 0.731, Pending_hits = 2993, Reservation_fails = 127783
	L1D_cache_core[20]: Access = 236759, Miss = 171939, Miss_rate = 0.726, Pending_hits = 2607, Reservation_fails = 173230
	L1D_cache_core[21]: Access = 237432, Miss = 174874, Miss_rate = 0.737, Pending_hits = 3137, Reservation_fails = 123969
	L1D_cache_core[22]: Access = 280774, Miss = 207141, Miss_rate = 0.738, Pending_hits = 3687, Reservation_fails = 159341
	L1D_cache_core[23]: Access = 285483, Miss = 214544, Miss_rate = 0.752, Pending_hits = 4158, Reservation_fails = 188067
	L1D_cache_core[24]: Access = 193626, Miss = 150577, Miss_rate = 0.778, Pending_hits = 2619, Reservation_fails = 120861
	L1D_cache_core[25]: Access = 205896, Miss = 158383, Miss_rate = 0.769, Pending_hits = 2538, Reservation_fails = 115529
	L1D_cache_core[26]: Access = 196376, Miss = 154325, Miss_rate = 0.786, Pending_hits = 2439, Reservation_fails = 118626
	L1D_cache_core[27]: Access = 279531, Miss = 205620, Miss_rate = 0.736, Pending_hits = 3134, Reservation_fails = 115608
	L1D_cache_core[28]: Access = 237250, Miss = 171873, Miss_rate = 0.724, Pending_hits = 2885, Reservation_fails = 123221
	L1D_cache_core[29]: Access = 297576, Miss = 232020, Miss_rate = 0.780, Pending_hits = 4552, Reservation_fails = 179498
	L1D_total_cache_accesses = 7793882
	L1D_total_cache_misses = 5645739
	L1D_total_cache_miss_rate = 0.7244
	L1D_total_cache_pending_hits = 97286
	L1D_total_cache_reservation_fails = 4170702
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.190
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2034394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4943313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4168702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 560300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 97286
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 53386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7635293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158589

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 391125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 985693
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2791884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1941
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 165, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5930, 4208, 2978, 3280, 3321, 5580, 7517, 5182, 4133, 3545, 5211, 4094, 3213, 5338, 5106, 3525, 6437, 6915, 5906, 5614, 7133, 5908, 6761, 6147, 7095, 9330, 6884, 4137, 7283, 4980, 6734, 7164, 
gpgpu_n_tot_thrd_icount = 172540384
gpgpu_n_tot_w_icount = 5391887
gpgpu_n_stall_shd_mem = 3369771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5903083
gpgpu_n_mem_write_global = 158589
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8262530
gpgpu_n_store_insn = 198675
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3024368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 345403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605636	W0_Idle:12761717	W0_Scoreboard:97045332	W1:2247987	W2:812992	W3:415942	W4:251168	W5:177014	W6:146017	W7:116352	W8:96529	W9:86649	W10:77253	W11:73300	W12:65881	W13:59342	W14:50701	W15:53084	W16:45388	W17:43771	W18:41550	W19:40168	W20:37619	W21:36567	W22:34916	W23:33775	W24:34157	W25:32886	W26:31042	W27:31826	W28:31794	W29:30438	W30:31360	W31:35102	W32:89317
single_issue_nums: WS0:1372389	WS1:1329118	WS2:1365290	WS3:1325090	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44028904 {8:5503613,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6343560 {40:158589,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15978800 {40:399470,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 220144520 {40:5503613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1268712 {8:158589,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15978800 {40:399470,}
maxmflatency = 7401 
max_icnt2mem_latency = 5238 
maxmrqlatency = 3218 
max_icnt2sh_latency = 228 
averagemflatency = 505 
avg_icnt2mem_latency = 213 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 5 
mrq_lat_table:520279 	8113 	17958 	38894 	64138 	79669 	113164 	159871 	157612 	47537 	4045 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2063656 	2455617 	1045655 	340608 	132597 	23539 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	194405 	30339 	17500 	17911 	2594499 	750117 	969831 	812116 	511928 	111725 	51250 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3470082 	1390227 	810157 	290787 	79907 	19555 	957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11429 	3462 	1462 	1259 	75 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        37        20        15        16         9        13         9        22         8         8        17        11         7         8 
dram[1]:        24        31        26        18        12        12        25        15        13        29         6        12        21        10        12        16 
dram[2]:        32        15        15        19        16        13        20        11        11         8         8         8         7         6        10         6 
dram[3]:        24        24        33        26        18        14        14        11        13        18        10         8        10        10        10         5 
dram[4]:        33        26        21        37        17        22        11        15        16        12        12         8         7         7        12        13 
dram[5]:        35        26        17        38        26        16        13        17        20         9         9        10         8        12         6         5 
dram[6]:        19        28        12        19        19        19        19        16        16        14         8         7         7        14         9         8 
dram[7]:        12        15        23        11        13        17        15        24        14        22         6         9         6         8         9         7 
dram[8]:        28        18        26        26        14        16        10        15        16        15        10         9         8        22         5         4 
dram[9]:        27        23        29        18        28        17        11        11        19        12        14        14        14         8         7         7 
dram[10]:        25        23        16        22        26        23        11        11        12        16        11         8         8         6         8         9 
dram[11]:        21        34        16        29        33        17        10        16        12        20         7        17         8        12         8         9 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     63076     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     52772     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    100599    131321    223340     53420     38010    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     32673    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256     93803     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614     84930    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     70175     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     22734     33590    119834    127049     95479     81788     84018    134179    282690     33459    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     70684    123262     83120     60249    121062     40409     34015    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.083628  1.070092  1.075774  1.066009  1.068810  1.061228  1.066677  1.061685  1.075800  1.071214  1.084957  1.073925  1.066415  1.062779  1.074175  1.082355 
dram[1]:  1.077156  1.093017  1.107715  1.155352  1.056098  1.088911  1.061778  1.090253  1.071972  1.088727  1.077134  1.139487  1.066046  1.087213  1.075687  1.156078 
dram[2]:  1.078728  1.085945  1.064972  1.072519  1.067212  1.072712  1.069692  1.063359  1.077545  1.076473  1.077556  1.072692  1.060816  1.081473  1.070140  1.061245 
dram[3]:  1.069028  1.071027  1.063918  1.057163  1.065243  1.062093  1.069205  1.070288  1.069005  1.058070  1.070425  1.067912  1.065035  1.072289  1.059105  1.060559 
dram[4]:  1.078574  1.072502  1.063845  1.059839  1.062744  1.057482  1.064868  1.054444  1.059937  1.059870  1.058457  1.058323  1.061874  1.063102  1.059461  1.069031 
dram[5]:  1.070169  1.080628  1.060839  1.068150  1.057865  1.060519  1.056743  1.064191  1.078424  1.062369  1.072530  1.079408  1.071286  1.061650  1.072456  1.072264 
dram[6]:  1.093400  1.091708  1.059267  1.069297  1.063464  1.054113  1.076083  1.070777  1.074917  1.075106  1.073527  1.061994  1.064567  1.054542  1.067740  1.062088 
dram[7]:  1.092780  1.085162  1.065313  1.065331  1.058358  1.065317  1.071310  1.060627  1.064331  1.061301  1.057566  1.077186  1.059026  1.062752  1.069553  1.075353 
dram[8]:  1.078152  1.073293  1.056021  1.071601  1.056634  1.058571  1.061030  1.056681  1.065189  1.063818  1.060993  1.064252  1.063955  1.060897  1.073433  1.068063 
dram[9]:  1.075680  1.080363  1.072055  1.076233  1.066580  1.060501  1.072768  1.061490  1.083527  1.082278  1.078768  1.073211  1.062757  1.054955  1.071890  1.072594 
dram[10]:  1.089533  1.073291  1.072811  1.064192  1.057999  1.064089  1.065671  1.069707  1.084860  1.069853  1.070384  1.074452  1.056778  1.065503  1.079012  1.067624 
dram[11]:  1.081849  1.083333  1.068862  1.066242  1.074479  1.072659  1.094851  1.068582  1.076537  1.070465  1.073428  1.073398  1.064096  1.070418  1.089652  1.071391 
average row locality = 1211465/1130517 = 1.071603
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6136      6008      5846      5955      6383      5972      6301      6083      6240      5820      6054      5836      5939      5705      5991      5965 
dram[1]:      6109      7532      6563      8244      6010      7340      6083      7531      6223      7480      6385      8043      5797      7204      6198      7886 
dram[2]:      6065      6431      6033      6182      6121      6078      6023      6065      5861      6177      6380      6256      5547      6050      6103      6046 
dram[3]:      6202      5799      5943      5867      6149      6081      5747      5747      6259      5923      6044      6305      6070      6116      5915      5875 
dram[4]:      5774      5778      5755      5383      5700      5438      5690      5595      5519      5447      5988      5700      5634      5135      5759      5335 
dram[5]:      5748      5879      5679      5907      5422      5694      5641      5732      5614      5838      5869      6539      5641      5884      5621      5860 
dram[6]:      6026      5902      5917      6159      5747      5615      5934      5958      5854      6051      6384      6148      5800      5542      5746      5826 
dram[7]:      6256      5928      6223      6249      5517      5815      6196      5807      6252      5989      6014      6008      5310      5286      5994      5855 
dram[8]:      5847      6104      6153      6407      5706      5698      5617      5683      5585      5683      5719      5972      5532      5680      5601      5832 
dram[9]:      6243      5996      6568      6196      6321      5846      6420      6177      6265      6218      6499      6215      5929      5683      5980      6005 
dram[10]:      6434      5977      6071      5987      5841      5752      6208      6287      6183      6113      5964      6257      5756      5619      6254      6305 
dram[11]:      6002      6123      6133      5906      6234      6362      6484      6352      6139      6083      6230      5834      5903      6009      6080      5849 
total dram reads = 1157939
bank skew: 8244/5135 = 1.61
chip skew: 110628/89630 = 1.23
number of total write accesses:
dram[0]:       568       523       479       537       447       444       488       499       461       451       523       549       512       494       586       541 
dram[1]:       547       615       506       555       448       484       479       554       463       496       509       543       519       642       524       583 
dram[2]:       528       544       509       501       505       456       496       532       504       457       536       517       542       556       543       534 
dram[3]:       571       534       461       481       446       489       510       513       477       495       516       498       517       552       522       529 
dram[4]:       576       539       489       478       495       468       504       472       479       487       519       488       560       541       551       541 
dram[5]:       522       558       459       487       420       437       460       532       453       494       458       535       504       532       504       506 
dram[6]:       604       574       494       513       458       447       518       480       502       500       561       514       481       466       549       544 
dram[7]:       590       568       505       507       432       442       505       511       453       471       493       544       456       475       528       537 
dram[8]:       526       573       497       457       438       435       529       482       448       495       493       478       542       539       534       522 
dram[9]:       510       561       462       506       453       447       506       514       473       502       531       517       519       504       595       555 
dram[10]:       601       564       467       483       485       490       534       535       495       543       478       491       572       565       554       562 
dram[11]:       563       579       471       492       459       455       481       517       515       461       508       514       574       549       542       550 
total dram writes = 98002
bank skew: 642/420 = 1.53
chip skew: 8467/7861 = 1.08
average mf latency per bank:
dram[0]:       1528      1611      1650      1585      1580      1610      3731      3374      2590      2841      9758      2071      1949      1939      1767      1828
dram[1]:       2423      3719      2566      3977      2441      3683      5935      9048      3958      6573      2982      4987      2682      4177      2611      4265
dram[2]:       2075      2092      1916      2070      1890      2041      4466      4922      3128      3631      2486      2668      2160      2343      2025      2122
dram[3]:       1523      1622      1634      1571      1532      1521      3831      3771      2724      2974      2101      2246      1853      1879      1797      1734
dram[4]:       1589      1532      1557      1575      1551      1538      4345      4356      3148      2911      2035      2031      1855      1989      1580      1768
dram[5]:       1596      1629      1542      1572      1568      1600      4287      3730      2780      2755      2298      1964      1964      1957      1756      1744
dram[6]:       1574      1602      1574      1523      1505      1517      3943      3718      3014      2877      1946      2107      2008      1863      1750      1779
dram[7]:       1519      1635      1509      1486      1485      1540      3246      3570      2958      2928      1990      1951      1940      1877      1746      1797
dram[8]:       1587      1525      1504      1666      1553      1632      4026      3407      2877      3016      2223      2234      1964      1849      1861      1818
dram[9]:       1995      1849      1918      1845      3031      1782      4073      4113      3063      3210      2441      2432      2097      2126      1876      1987
dram[10]:       1556      1492      1539      1660      1483      1528      2856      3675      3087      2591      2123      1996      1838      1861      1642      1658
dram[11]:       1594      1485      1677      1552      1620      1588      3689      2992      2784      2730      2280      2155      1997      1913      1862      1751
maximum mf latency per bank:
dram[0]:       5834      6457      5587      6234      5373      5936      6462      6083      5720      6893      5695      6525      6240      6184      6518      6330
dram[1]:       6591      6574      6375      6886      6427      6495      6607      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6130      6885      5643      7212      5239      7401      5815      6986      5479      7149      4897      6699      5727      6617      5567
dram[3]:       5692      5950      6600      6317      5896      6224      5974      6429      6323      5652      5630      6553      6282      5872      5567      6065
dram[4]:       6310      6301      6314      5940      6137      5966      6351      6519      6496      5739      6097      6140      5686      6631      6205      5726
dram[5]:       5943      5999      6070      5645      5747      5895      5793      6468      5993      6244      6887      5688      6261      5489      6001      6304
dram[6]:       6128      7070      6146      6642      5451      5949      6380      5500      6625      6006      6025      5976      6120      6130      6346      6333
dram[7]:       5736      6213      5488      6101      5963      5876      5918      6668      5513      6455      5777      6681      5317      6367      5292      6526
dram[8]:       5883      7062      5721      6093      5153      6624      5350      6313      4986      5998      5667      6832      5784      6164      5765      5946
dram[9]:       6865      6337      6553      6515      6987      6048      6379      6376      6349      6079      6888      6292      6394      6095      7075      6106
dram[10]:       5783      5366      5798      5658      5945      5447      6018      6143      5794      5380      5951      5880      5760      6046      5734      5755
dram[11]:       6151      6465      6381      5808      6040      6072      6296      5796      6064      6142      5709      6165      5901      5826      5577      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5151477 n_act=93929 n_pre=93913 n_ref_event=0 n_req=100643 n_rd=96234 n_rd_L2_A=0 n_write=0 n_wr_bk=8102 bw_util=0.07711
n_activity=1912013 dram_eff=0.2183
bk0: 6136a 4709622i bk1: 6008a 4718654i bk2: 5846a 4739082i bk3: 5955a 4726400i bk4: 6383a 4668149i bk5: 5972a 4720746i bk6: 6301a 4681966i bk7: 6083a 4704853i bk8: 6240a 4693989i bk9: 5820a 4739625i bk10: 6054a 4704385i bk11: 5836a 4735734i bk12: 5939a 4714944i bk13: 5705a 4737261i bk14: 5991a 4708875i bk15: 5965a 4712205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066800
Row_Buffer_Locality_read = 0.063772
Row_Buffer_Locality_write = 0.132910
Bank_Level_Parallism = 6.827851
Bank_Level_Parallism_Col = 1.990261
Bank_Level_Parallism_Ready = 1.137602
write_to_read_ratio_blp_rw_average = 0.082928
GrpLevelPara = 1.741570 

BW Util details:
bwutil = 0.077106 
total_CMD = 5412606 
util_bw = 417344 
Wasted_Col = 1002269 
Wasted_Row = 249817 
Idle = 3743176 

BW Util Bottlenecks: 
RCDc_limit = 1559360 
RCDWRc_limit = 34443 
WTRc_limit = 202889 
RTWc_limit = 176828 
CCDLc_limit = 76942 
rwq = 0 
CCDLc_limit_alone = 61822 
WTRc_limit_alone = 195352 
RTWc_limit_alone = 169245 

Commands details: 
total_CMD = 5412606 
n_nop = 5151477 
Read = 96234 
Write = 0 
L2_Alloc = 0 
L2_WB = 8102 
n_act = 93929 
n_pre = 93913 
n_ref = 0 
n_req = 100643 
total_req = 104336 

Dual Bus Interface Util: 
issued_total_row = 187842 
issued_total_col = 104336 
Row_Bus_Util =  0.034705 
CoL_Bus_Util = 0.019276 
Either_Row_CoL_Bus_Util = 0.048245 
Issued_on_Two_Bus_Simul_Util = 0.005736 
issued_two_Eff = 0.118903 
queue_avg = 5.159286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.15929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5122355 n_act=105344 n_pre=105328 n_ref_event=0 n_req=115373 n_rd=110628 n_rd_L2_A=0 n_write=0 n_wr_bk=8467 bw_util=0.08801
n_activity=1954777 dram_eff=0.2437
bk0: 6109a 4636487i bk1: 7532a 4453550i bk2: 6563a 4564097i bk3: 8244a 4393376i bk4: 6010a 4631082i bk5: 7340a 4499667i bk6: 6083a 4633372i bk7: 7531a 4440657i bk8: 6223a 4613023i bk9: 7480a 4453549i bk10: 6385a 4581889i bk11: 8043a 4396347i bk12: 5797a 4670861i bk13: 7204a 4473662i bk14: 6198a 4581798i bk15: 7886a 4413035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086987
Row_Buffer_Locality_read = 0.083749
Row_Buffer_Locality_write = 0.162487
Bank_Level_Parallism = 8.313000
Bank_Level_Parallism_Col = 2.173514
Bank_Level_Parallism_Ready = 1.144266
write_to_read_ratio_blp_rw_average = 0.104661
GrpLevelPara = 1.860978 

BW Util details:
bwutil = 0.088013 
total_CMD = 5412606 
util_bw = 476380 
Wasted_Col = 1040288 
Wasted_Row = 217413 
Idle = 3678525 

BW Util Bottlenecks: 
RCDc_limit = 1691335 
RCDWRc_limit = 34447 
WTRc_limit = 217012 
RTWc_limit = 275289 
CCDLc_limit = 99774 
rwq = 0 
CCDLc_limit_alone = 77836 
WTRc_limit_alone = 208976 
RTWc_limit_alone = 261387 

Commands details: 
total_CMD = 5412606 
n_nop = 5122355 
Read = 110628 
Write = 0 
L2_Alloc = 0 
L2_WB = 8467 
n_act = 105344 
n_pre = 105328 
n_ref = 0 
n_req = 115373 
total_req = 119095 

Dual Bus Interface Util: 
issued_total_row = 210672 
issued_total_col = 119095 
Row_Bus_Util =  0.038922 
CoL_Bus_Util = 0.022003 
Either_Row_CoL_Bus_Util = 0.053625 
Issued_on_Two_Bus_Simul_Util = 0.007301 
issued_two_Eff = 0.136144 
queue_avg = 10.887545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5148345 n_act=95092 n_pre=95076 n_ref_event=0 n_req=101938 n_rd=97418 n_rd_L2_A=0 n_write=0 n_wr_bk=8260 bw_util=0.0781
n_activity=1925311 dram_eff=0.2196
bk0: 6065a 4713196i bk1: 6431a 4669792i bk2: 6033a 4711363i bk3: 6182a 4694713i bk4: 6121a 4714848i bk5: 6078a 4705909i bk6: 6023a 4723852i bk7: 6065a 4723143i bk8: 5861a 4741573i bk9: 6177a 4692706i bk10: 6380a 4671648i bk11: 6256a 4681363i bk12: 5547a 4771182i bk13: 6050a 4699503i bk14: 6103a 4702734i bk15: 6046a 4705967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067286
Row_Buffer_Locality_read = 0.064742
Row_Buffer_Locality_write = 0.122124
Bank_Level_Parallism = 6.787734
Bank_Level_Parallism_Col = 2.006504
Bank_Level_Parallism_Ready = 1.119496
write_to_read_ratio_blp_rw_average = 0.091825
GrpLevelPara = 1.750848 

BW Util details:
bwutil = 0.078098 
total_CMD = 5412606 
util_bw = 422712 
Wasted_Col = 1019560 
Wasted_Row = 249784 
Idle = 3720550 

BW Util Bottlenecks: 
RCDc_limit = 1580076 
RCDWRc_limit = 36122 
WTRc_limit = 203463 
RTWc_limit = 211109 
CCDLc_limit = 80423 
rwq = 0 
CCDLc_limit_alone = 63345 
WTRc_limit_alone = 195835 
RTWc_limit_alone = 201659 

Commands details: 
total_CMD = 5412606 
n_nop = 5148345 
Read = 97418 
Write = 0 
L2_Alloc = 0 
L2_WB = 8260 
n_act = 95092 
n_pre = 95076 
n_ref = 0 
n_req = 101938 
total_req = 105678 

Dual Bus Interface Util: 
issued_total_row = 190168 
issued_total_col = 105678 
Row_Bus_Util =  0.035134 
CoL_Bus_Util = 0.019524 
Either_Row_CoL_Bus_Util = 0.048823 
Issued_on_Two_Bus_Simul_Util = 0.005835 
issued_two_Eff = 0.119522 
queue_avg = 5.682647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5150544 n_act=94306 n_pre=94290 n_ref_event=0 n_req=100488 n_rd=96042 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.07697
n_activity=1928828 dram_eff=0.216
bk0: 6202a 4706186i bk1: 5799a 4755198i bk2: 5943a 4737704i bk3: 5867a 4749426i bk4: 6149a 4711575i bk5: 6081a 4721705i bk6: 5747a 4755002i bk7: 5747a 4753618i bk8: 6259a 4691924i bk9: 5923a 4729098i bk10: 6044a 4712796i bk11: 6305a 4683799i bk12: 6070a 4708782i bk13: 6116a 4710972i bk14: 5915a 4730217i bk15: 5875a 4742915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061609
Row_Buffer_Locality_read = 0.059224
Row_Buffer_Locality_write = 0.113135
Bank_Level_Parallism = 6.631569
Bank_Level_Parallism_Col = 1.980198
Bank_Level_Parallism_Ready = 1.137038
write_to_read_ratio_blp_rw_average = 0.082907
GrpLevelPara = 1.731427 

BW Util details:
bwutil = 0.076971 
total_CMD = 5412606 
util_bw = 416612 
Wasted_Col = 1016241 
Wasted_Row = 257233 
Idle = 3722520 

BW Util Bottlenecks: 
RCDc_limit = 1573404 
RCDWRc_limit = 35704 
WTRc_limit = 204083 
RTWc_limit = 179909 
CCDLc_limit = 75996 
rwq = 0 
CCDLc_limit_alone = 61192 
WTRc_limit_alone = 196735 
RTWc_limit_alone = 172453 

Commands details: 
total_CMD = 5412606 
n_nop = 5150544 
Read = 96042 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 94306 
n_pre = 94290 
n_ref = 0 
n_req = 100488 
total_req = 104153 

Dual Bus Interface Util: 
issued_total_row = 188596 
issued_total_col = 104153 
Row_Bus_Util =  0.034844 
CoL_Bus_Util = 0.019243 
Either_Row_CoL_Bus_Util = 0.048417 
Issued_on_Two_Bus_Simul_Util = 0.005670 
issued_two_Eff = 0.117098 
queue_avg = 4.757843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5163130 n_act=88545 n_pre=88529 n_ref_event=0 n_req=94095 n_rd=89630 n_rd_L2_A=0 n_write=0 n_wr_bk=8187 bw_util=0.07229
n_activity=1908084 dram_eff=0.2051
bk0: 5774a 4797805i bk1: 5778a 4791750i bk2: 5755a 4808613i bk3: 5383a 4853534i bk4: 5700a 4809386i bk5: 5438a 4842327i bk6: 5690a 4801670i bk7: 5595a 4812919i bk8: 5519a 4827011i bk9: 5447a 4834978i bk10: 5988a 4785109i bk11: 5700a 4815455i bk12: 5634a 4825229i bk13: 5135a 4871704i bk14: 5759a 4792083i bk15: 5335a 4842355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059068
Row_Buffer_Locality_read = 0.056287
Row_Buffer_Locality_write = 0.114894
Bank_Level_Parallism = 5.835966
Bank_Level_Parallism_Col = 1.903537
Bank_Level_Parallism_Ready = 1.127217
write_to_read_ratio_blp_rw_average = 0.076003
GrpLevelPara = 1.675805 

BW Util details:
bwutil = 0.072288 
total_CMD = 5412606 
util_bw = 391268 
Wasted_Col = 992179 
Wasted_Row = 274230 
Idle = 3754929 

BW Util Bottlenecks: 
RCDc_limit = 1496288 
RCDWRc_limit = 36372 
WTRc_limit = 200330 
RTWc_limit = 146901 
CCDLc_limit = 69241 
rwq = 0 
CCDLc_limit_alone = 55629 
WTRc_limit_alone = 192719 
RTWc_limit_alone = 140900 

Commands details: 
total_CMD = 5412606 
n_nop = 5163130 
Read = 89630 
Write = 0 
L2_Alloc = 0 
L2_WB = 8187 
n_act = 88545 
n_pre = 88529 
n_ref = 0 
n_req = 94095 
total_req = 97817 

Dual Bus Interface Util: 
issued_total_row = 177074 
issued_total_col = 97817 
Row_Bus_Util =  0.032715 
CoL_Bus_Util = 0.018072 
Either_Row_CoL_Bus_Util = 0.046092 
Issued_on_Two_Bus_Simul_Util = 0.004696 
issued_two_Eff = 0.101874 
queue_avg = 3.394206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5160444 n_act=90675 n_pre=90659 n_ref_event=0 n_req=96847 n_rd=92568 n_rd_L2_A=0 n_write=0 n_wr_bk=7861 bw_util=0.07422
n_activity=1936636 dram_eff=0.2074
bk0: 5748a 4768813i bk1: 5879a 4750179i bk2: 5679a 4775066i bk3: 5907a 4745657i bk4: 5422a 4807853i bk5: 5694a 4773419i bk6: 5641a 4763705i bk7: 5732a 4760416i bk8: 5614a 4764727i bk9: 5838a 4735828i bk10: 5869a 4756534i bk11: 6539a 4685753i bk12: 5641a 4769490i bk13: 5884a 4752398i bk14: 5621a 4769362i bk15: 5860a 4750612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063843
Row_Buffer_Locality_read = 0.060853
Row_Buffer_Locality_write = 0.128535
Bank_Level_Parallism = 6.350295
Bank_Level_Parallism_Col = 1.931020
Bank_Level_Parallism_Ready = 1.127268
write_to_read_ratio_blp_rw_average = 0.077652
GrpLevelPara = 1.699945 

BW Util details:
bwutil = 0.074219 
total_CMD = 5412606 
util_bw = 401716 
Wasted_Col = 1002756 
Wasted_Row = 276692 
Idle = 3731442 

BW Util Bottlenecks: 
RCDc_limit = 1525255 
RCDWRc_limit = 34013 
WTRc_limit = 190236 
RTWc_limit = 161754 
CCDLc_limit = 71995 
rwq = 0 
CCDLc_limit_alone = 58254 
WTRc_limit_alone = 183333 
RTWc_limit_alone = 154916 

Commands details: 
total_CMD = 5412606 
n_nop = 5160444 
Read = 92568 
Write = 0 
L2_Alloc = 0 
L2_WB = 7861 
n_act = 90675 
n_pre = 90659 
n_ref = 0 
n_req = 96847 
total_req = 100429 

Dual Bus Interface Util: 
issued_total_row = 181334 
issued_total_col = 100429 
Row_Bus_Util =  0.033502 
CoL_Bus_Util = 0.018555 
Either_Row_CoL_Bus_Util = 0.046588 
Issued_on_Two_Bus_Simul_Util = 0.005469 
issued_two_Eff = 0.117389 
queue_avg = 4.598561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5154968 n_act=92597 n_pre=92581 n_ref_event=0 n_req=99035 n_rd=94609 n_rd_L2_A=0 n_write=0 n_wr_bk=8205 bw_util=0.07598
n_activity=1943946 dram_eff=0.2116
bk0: 6026a 4721179i bk1: 5902a 4741044i bk2: 5917a 4741511i bk3: 6159a 4712004i bk4: 5747a 4753143i bk5: 5615a 4781464i bk6: 5934a 4725386i bk7: 5958a 4723444i bk8: 5854a 4731235i bk9: 6051a 4724444i bk10: 6384a 4684299i bk11: 6148a 4703537i bk12: 5800a 4745978i bk13: 5542a 4777195i bk14: 5746a 4744115i bk15: 5826a 4732850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065088
Row_Buffer_Locality_read = 0.062267
Row_Buffer_Locality_write = 0.125395
Bank_Level_Parallism = 6.543181
Bank_Level_Parallism_Col = 1.947159
Bank_Level_Parallism_Ready = 1.133129
write_to_read_ratio_blp_rw_average = 0.079970
GrpLevelPara = 1.709110 

BW Util details:
bwutil = 0.075981 
total_CMD = 5412606 
util_bw = 411256 
Wasted_Col = 1011987 
Wasted_Row = 268367 
Idle = 3720996 

BW Util Bottlenecks: 
RCDc_limit = 1549652 
RCDWRc_limit = 35154 
WTRc_limit = 194869 
RTWc_limit = 165425 
CCDLc_limit = 75445 
rwq = 0 
CCDLc_limit_alone = 60890 
WTRc_limit_alone = 187348 
RTWc_limit_alone = 158391 

Commands details: 
total_CMD = 5412606 
n_nop = 5154968 
Read = 94609 
Write = 0 
L2_Alloc = 0 
L2_WB = 8205 
n_act = 92597 
n_pre = 92581 
n_ref = 0 
n_req = 99035 
total_req = 102814 

Dual Bus Interface Util: 
issued_total_row = 185178 
issued_total_col = 102814 
Row_Bus_Util =  0.034212 
CoL_Bus_Util = 0.018995 
Either_Row_CoL_Bus_Util = 0.047600 
Issued_on_Two_Bus_Simul_Util = 0.005608 
issued_two_Eff = 0.117816 
queue_avg = 4.959166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5155192 n_act=92762 n_pre=92746 n_ref_event=0 n_req=99089 n_rd=94699 n_rd_L2_A=0 n_write=0 n_wr_bk=8017 bw_util=0.07591
n_activity=1933949 dram_eff=0.2124
bk0: 6256a 4702421i bk1: 5928a 4745656i bk2: 6223a 4716927i bk3: 6249a 4714615i bk4: 5517a 4803811i bk5: 5815a 4754498i bk6: 6196a 4709254i bk7: 5807a 4753834i bk8: 6252a 4707228i bk9: 5989a 4726738i bk10: 6014a 4741252i bk11: 6008a 4736657i bk12: 5310a 4819952i bk13: 5286a 4827633i bk14: 5994a 4726390i bk15: 5855a 4736585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063973
Row_Buffer_Locality_read = 0.061342
Row_Buffer_Locality_write = 0.120729
Bank_Level_Parallism = 6.463079
Bank_Level_Parallism_Col = 1.951088
Bank_Level_Parallism_Ready = 1.136755
write_to_read_ratio_blp_rw_average = 0.077119
GrpLevelPara = 1.708906 

BW Util details:
bwutil = 0.075909 
total_CMD = 5412606 
util_bw = 410864 
Wasted_Col = 1009414 
Wasted_Row = 263416 
Idle = 3728912 

BW Util Bottlenecks: 
RCDc_limit = 1551381 
RCDWRc_limit = 35001 
WTRc_limit = 200515 
RTWc_limit = 160958 
CCDLc_limit = 74934 
rwq = 0 
CCDLc_limit_alone = 60761 
WTRc_limit_alone = 193199 
RTWc_limit_alone = 154101 

Commands details: 
total_CMD = 5412606 
n_nop = 5155192 
Read = 94699 
Write = 0 
L2_Alloc = 0 
L2_WB = 8017 
n_act = 92762 
n_pre = 92746 
n_ref = 0 
n_req = 99089 
total_req = 102716 

Dual Bus Interface Util: 
issued_total_row = 185508 
issued_total_col = 102716 
Row_Bus_Util =  0.034273 
CoL_Bus_Util = 0.018977 
Either_Row_CoL_Bus_Util = 0.047558 
Issued_on_Two_Bus_Simul_Util = 0.005692 
issued_two_Eff = 0.119690 
queue_avg = 4.628628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5158365 n_act=91234 n_pre=91218 n_ref_event=0 n_req=97115 n_rd=92819 n_rd_L2_A=0 n_write=0 n_wr_bk=7988 bw_util=0.0745
n_activity=1924793 dram_eff=0.2095
bk0: 5847a 4753411i bk1: 6104a 4726251i bk2: 6153a 4732581i bk3: 6407a 4703804i bk4: 5706a 4782326i bk5: 5698a 4781039i bk6: 5617a 4781926i bk7: 5683a 4761601i bk8: 5585a 4787316i bk9: 5683a 4771240i bk10: 5719a 4760298i bk11: 5972a 4731708i bk12: 5532a 4783614i bk13: 5680a 4765097i bk14: 5601a 4772614i bk15: 5832a 4742711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060660
Row_Buffer_Locality_read = 0.058242
Row_Buffer_Locality_write = 0.112896
Bank_Level_Parallism = 6.365001
Bank_Level_Parallism_Col = 1.929425
Bank_Level_Parallism_Ready = 1.133618
write_to_read_ratio_blp_rw_average = 0.077179
GrpLevelPara = 1.698001 

BW Util details:
bwutil = 0.074498 
total_CMD = 5412606 
util_bw = 403228 
Wasted_Col = 1004530 
Wasted_Row = 268080 
Idle = 3736768 

BW Util Bottlenecks: 
RCDc_limit = 1534288 
RCDWRc_limit = 35069 
WTRc_limit = 190619 
RTWc_limit = 156044 
CCDLc_limit = 71866 
rwq = 0 
CCDLc_limit_alone = 58229 
WTRc_limit_alone = 183340 
RTWc_limit_alone = 149686 

Commands details: 
total_CMD = 5412606 
n_nop = 5158365 
Read = 92819 
Write = 0 
L2_Alloc = 0 
L2_WB = 7988 
n_act = 91234 
n_pre = 91218 
n_ref = 0 
n_req = 97115 
total_req = 100807 

Dual Bus Interface Util: 
issued_total_row = 182452 
issued_total_col = 100807 
Row_Bus_Util =  0.033709 
CoL_Bus_Util = 0.018624 
Either_Row_CoL_Bus_Util = 0.046972 
Issued_on_Two_Bus_Simul_Util = 0.005361 
issued_two_Eff = 0.114136 
queue_avg = 4.439510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43951
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5147158 n_act=96156 n_pre=96140 n_ref_event=0 n_req=103041 n_rd=98561 n_rd_L2_A=0 n_write=0 n_wr_bk=8155 bw_util=0.07886
n_activity=1948940 dram_eff=0.219
bk0: 6243a 4665280i bk1: 5996a 4684420i bk2: 6568a 4638860i bk3: 6196a 4674585i bk4: 6321a 4672454i bk5: 5846a 4717461i bk6: 6420a 4641414i bk7: 6177a 4673326i bk8: 6265a 4657649i bk9: 6218a 4670921i bk10: 6499a 4639654i bk11: 6215a 4673048i bk12: 5929a 4708495i bk13: 5683a 4727243i bk14: 5980a 4701279i bk15: 6005a 4680831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066915
Row_Buffer_Locality_read = 0.064721
Row_Buffer_Locality_write = 0.115179
Bank_Level_Parallism = 7.010689
Bank_Level_Parallism_Col = 2.005783
Bank_Level_Parallism_Ready = 1.121078
write_to_read_ratio_blp_rw_average = 0.089696
GrpLevelPara = 1.749095 

BW Util details:
bwutil = 0.078865 
total_CMD = 5412606 
util_bw = 426864 
Wasted_Col = 1027797 
Wasted_Row = 256262 
Idle = 3701683 

BW Util Bottlenecks: 
RCDc_limit = 1595065 
RCDWRc_limit = 35983 
WTRc_limit = 201500 
RTWc_limit = 207143 
CCDLc_limit = 80059 
rwq = 0 
CCDLc_limit_alone = 64086 
WTRc_limit_alone = 194311 
RTWc_limit_alone = 198359 

Commands details: 
total_CMD = 5412606 
n_nop = 5147158 
Read = 98561 
Write = 0 
L2_Alloc = 0 
L2_WB = 8155 
n_act = 96156 
n_pre = 96140 
n_ref = 0 
n_req = 103041 
total_req = 106716 

Dual Bus Interface Util: 
issued_total_row = 192296 
issued_total_col = 106716 
Row_Bus_Util =  0.035527 
CoL_Bus_Util = 0.019716 
Either_Row_CoL_Bus_Util = 0.049043 
Issued_on_Two_Bus_Simul_Util = 0.006201 
issued_two_Eff = 0.126443 
queue_avg = 6.260118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26012
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5148684 n_act=94892 n_pre=94876 n_ref_event=0 n_req=101572 n_rd=97008 n_rd_L2_A=0 n_write=0 n_wr_bk=8419 bw_util=0.07791
n_activity=1941368 dram_eff=0.2172
bk0: 6434a 4676203i bk1: 5977a 4734960i bk2: 6071a 4719547i bk3: 5987a 4723071i bk4: 5841a 4741846i bk5: 5752a 4759798i bk6: 6208a 4689452i bk7: 6287a 4687831i bk8: 6183a 4688398i bk9: 6113a 4705776i bk10: 5964a 4723488i bk11: 6257a 4684524i bk12: 5756a 4740439i bk13: 5619a 4770275i bk14: 6254a 4692542i bk15: 6305a 4681859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065865
Row_Buffer_Locality_read = 0.062943
Row_Buffer_Locality_write = 0.127958
Bank_Level_Parallism = 6.695453
Bank_Level_Parallism_Col = 1.986197
Bank_Level_Parallism_Ready = 1.139542
write_to_read_ratio_blp_rw_average = 0.085136
GrpLevelPara = 1.736926 

BW Util details:
bwutil = 0.077912 
total_CMD = 5412606 
util_bw = 421708 
Wasted_Col = 1021014 
Wasted_Row = 258490 
Idle = 3711394 

BW Util Bottlenecks: 
RCDc_limit = 1578580 
RCDWRc_limit = 36085 
WTRc_limit = 206571 
RTWc_limit = 186255 
CCDLc_limit = 77390 
rwq = 0 
CCDLc_limit_alone = 61847 
WTRc_limit_alone = 199009 
RTWc_limit_alone = 178274 

Commands details: 
total_CMD = 5412606 
n_nop = 5148684 
Read = 97008 
Write = 0 
L2_Alloc = 0 
L2_WB = 8419 
n_act = 94892 
n_pre = 94876 
n_ref = 0 
n_req = 101572 
total_req = 105427 

Dual Bus Interface Util: 
issued_total_row = 189768 
issued_total_col = 105427 
Row_Bus_Util =  0.035060 
CoL_Bus_Util = 0.019478 
Either_Row_CoL_Bus_Util = 0.048761 
Issued_on_Two_Bus_Simul_Util = 0.005778 
issued_two_Eff = 0.118493 
queue_avg = 5.213214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.21321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5412606 n_nop=5148863 n_act=95102 n_pre=95086 n_ref_event=0 n_req=102229 n_rd=97723 n_rd_L2_A=0 n_write=0 n_wr_bk=8230 bw_util=0.0783
n_activity=1939624 dram_eff=0.2185
bk0: 6002a 4695075i bk1: 6123a 4683784i bk2: 6133a 4678325i bk3: 5906a 4709301i bk4: 6234a 4671708i bk5: 6362a 4657897i bk6: 6484a 4654081i bk7: 6352a 4676037i bk8: 6139a 4684910i bk9: 6083a 4698448i bk10: 6230a 4669356i bk11: 5834a 4731688i bk12: 5903a 4699567i bk13: 6009a 4700375i bk14: 6080a 4682376i bk15: 5849a 4706218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069814
Row_Buffer_Locality_read = 0.066811
Row_Buffer_Locality_write = 0.134931
Bank_Level_Parallism = 6.956758
Bank_Level_Parallism_Col = 1.988517
Bank_Level_Parallism_Ready = 1.135725
write_to_read_ratio_blp_rw_average = 0.083459
GrpLevelPara = 1.740008 

BW Util details:
bwutil = 0.078301 
total_CMD = 5412606 
util_bw = 423812 
Wasted_Col = 1018096 
Wasted_Row = 257055 
Idle = 3713643 

BW Util Bottlenecks: 
RCDc_limit = 1578016 
RCDWRc_limit = 35247 
WTRc_limit = 202279 
RTWc_limit = 182662 
CCDLc_limit = 79310 
rwq = 0 
CCDLc_limit_alone = 63896 
WTRc_limit_alone = 194951 
RTWc_limit_alone = 174576 

Commands details: 
total_CMD = 5412606 
n_nop = 5148863 
Read = 97723 
Write = 0 
L2_Alloc = 0 
L2_WB = 8230 
n_act = 95102 
n_pre = 95086 
n_ref = 0 
n_req = 102229 
total_req = 105953 

Dual Bus Interface Util: 
issued_total_row = 190188 
issued_total_col = 105953 
Row_Bus_Util =  0.035138 
CoL_Bus_Util = 0.019575 
Either_Row_CoL_Bus_Util = 0.048728 
Issued_on_Two_Bus_Simul_Util = 0.005986 
issued_two_Eff = 0.122839 
queue_avg = 6.130237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 401440, Miss = 49922, Miss_rate = 0.124, Pending_hits = 319, Reservation_fails = 2824
L2_cache_bank[1]: Access = 239360, Miss = 48376, Miss_rate = 0.202, Pending_hits = 285, Reservation_fails = 1695
L2_cache_bank[2]: Access = 243867, Miss = 50404, Miss_rate = 0.207, Pending_hits = 400, Reservation_fails = 696
L2_cache_bank[3]: Access = 229798, Miss = 62296, Miss_rate = 0.271, Pending_hits = 538, Reservation_fails = 1373
L2_cache_bank[4]: Access = 244180, Miss = 49169, Miss_rate = 0.201, Pending_hits = 297, Reservation_fails = 1540
L2_cache_bank[5]: Access = 255151, Miss = 50321, Miss_rate = 0.197, Pending_hits = 281, Reservation_fails = 1588
L2_cache_bank[6]: Access = 251175, Miss = 49363, Miss_rate = 0.197, Pending_hits = 280, Reservation_fails = 566
L2_cache_bank[7]: Access = 257776, Miss = 48745, Miss_rate = 0.189, Pending_hits = 256, Reservation_fails = 809
L2_cache_bank[8]: Access = 256793, Miss = 46859, Miss_rate = 0.182, Pending_hits = 299, Reservation_fails = 2264
L2_cache_bank[9]: Access = 249915, Miss = 44851, Miss_rate = 0.179, Pending_hits = 277, Reservation_fails = 1079
L2_cache_bank[10]: Access = 247459, Miss = 46272, Miss_rate = 0.187, Pending_hits = 254, Reservation_fails = 1068
L2_cache_bank[11]: Access = 236327, Miss = 48369, Miss_rate = 0.205, Pending_hits = 258, Reservation_fails = 1542
L2_cache_bank[12]: Access = 248316, Miss = 48444, Miss_rate = 0.195, Pending_hits = 274, Reservation_fails = 1320
L2_cache_bank[13]: Access = 246027, Miss = 48237, Miss_rate = 0.196, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[14]: Access = 245835, Miss = 48798, Miss_rate = 0.198, Pending_hits = 256, Reservation_fails = 399
L2_cache_bank[15]: Access = 240579, Miss = 47973, Miss_rate = 0.199, Pending_hits = 230, Reservation_fails = 508
L2_cache_bank[16]: Access = 252703, Miss = 46796, Miss_rate = 0.185, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[17]: Access = 239572, Miss = 48092, Miss_rate = 0.201, Pending_hits = 244, Reservation_fails = 126
L2_cache_bank[18]: Access = 270460, Miss = 51257, Miss_rate = 0.190, Pending_hits = 303, Reservation_fails = 1258
L2_cache_bank[19]: Access = 245114, Miss = 49368, Miss_rate = 0.201, Pending_hits = 299, Reservation_fails = 1867
L2_cache_bank[20]: Access = 238244, Miss = 49743, Miss_rate = 0.209, Pending_hits = 310, Reservation_fails = 2006
L2_cache_bank[21]: Access = 240601, Miss = 49329, Miss_rate = 0.205, Pending_hits = 266, Reservation_fails = 525
L2_cache_bank[22]: Access = 243958, Miss = 50237, Miss_rate = 0.206, Pending_hits = 271, Reservation_fails = 1181
L2_cache_bank[23]: Access = 237022, Miss = 49550, Miss_rate = 0.209, Pending_hits = 305, Reservation_fails = 34
L2_total_cache_accesses = 6061672
L2_total_cache_misses = 1182771
L2_total_cache_miss_rate = 0.1951
L2_total_cache_pending_hits = 7031
L2_total_cache_reservation_fails = 26268
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4738113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 786842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 371097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7031
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 133757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5903083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158589
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 59
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 78
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26131
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=6061672
icnt_total_pkts_simt_to_mem=6061672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6061672
Req_Network_cycles = 2110619
Req_Network_injected_packets_per_cycle =       2.8720 
Req_Network_conflicts_per_cycle =       3.5681
Req_Network_conflicts_per_cycle_util =       7.8601
Req_Bank_Level_Parallism =       6.3267
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.0357
Req_Network_out_buffer_full_per_cycle =       0.0665
Req_Network_out_buffer_avg_util =       5.1855

Reply_Network_injected_packets_num = 6061672
Reply_Network_cycles = 2110619
Reply_Network_injected_packets_per_cycle =        2.8720
Reply_Network_conflicts_per_cycle =        1.6517
Reply_Network_conflicts_per_cycle_util =       3.6568
Reply_Bank_Level_Parallism =       6.3586
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4456
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0957
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 24 sec (6864 sec)
gpgpu_simulation_rate = 4378 (inst/sec)
gpgpu_simulation_rate = 307 (cycle/sec)
gpgpu_silicon_slowdown = 4446254x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (615,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 1362844
gpu_sim_insn = 61388860
gpu_ipc =      45.0447
gpu_tot_sim_cycle = 3473463
gpu_tot_sim_insn = 91440187
gpu_tot_ipc =      26.3254
gpu_tot_issued_cta = 780
gpu_occupancy = 71.9717% 
gpu_tot_occupancy = 69.7701% 
max_total_param_size = 0
gpu_stall_dramfull = 1367938
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.5453
partiton_level_parallism_total  =       5.0980
partiton_level_parallism_util =      10.1443
partiton_level_parallism_util_total  =       8.6896
L2_BW  =     373.2607 GB/Sec
L2_BW_total  =     222.6798 GB/Sec
gpu_total_sim_rate=6109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 786256, Miss = 581284, Miss_rate = 0.739, Pending_hits = 12758, Reservation_fails = 452790
	L1D_cache_core[1]: Access = 733389, Miss = 531470, Miss_rate = 0.725, Pending_hits = 11226, Reservation_fails = 443017
	L1D_cache_core[2]: Access = 761600, Miss = 554782, Miss_rate = 0.728, Pending_hits = 11822, Reservation_fails = 444679
	L1D_cache_core[3]: Access = 872673, Miss = 613933, Miss_rate = 0.704, Pending_hits = 13045, Reservation_fails = 501757
	L1D_cache_core[4]: Access = 843269, Miss = 574754, Miss_rate = 0.682, Pending_hits = 12511, Reservation_fails = 489981
	L1D_cache_core[5]: Access = 861129, Miss = 621404, Miss_rate = 0.722, Pending_hits = 13874, Reservation_fails = 535247
	L1D_cache_core[6]: Access = 746224, Miss = 550267, Miss_rate = 0.737, Pending_hits = 12154, Reservation_fails = 528759
	L1D_cache_core[7]: Access = 802206, Miss = 557396, Miss_rate = 0.695, Pending_hits = 11868, Reservation_fails = 417431
	L1D_cache_core[8]: Access = 828295, Miss = 581655, Miss_rate = 0.702, Pending_hits = 12115, Reservation_fails = 469520
	L1D_cache_core[9]: Access = 789604, Miss = 573240, Miss_rate = 0.726, Pending_hits = 12443, Reservation_fails = 468579
	L1D_cache_core[10]: Access = 742776, Miss = 564436, Miss_rate = 0.760, Pending_hits = 12906, Reservation_fails = 518109
	L1D_cache_core[11]: Access = 740907, Miss = 543656, Miss_rate = 0.734, Pending_hits = 11438, Reservation_fails = 474976
	L1D_cache_core[12]: Access = 743109, Miss = 554269, Miss_rate = 0.746, Pending_hits = 11855, Reservation_fails = 480891
	L1D_cache_core[13]: Access = 798729, Miss = 609161, Miss_rate = 0.763, Pending_hits = 13686, Reservation_fails = 567287
	L1D_cache_core[14]: Access = 690805, Miss = 504891, Miss_rate = 0.731, Pending_hits = 10503, Reservation_fails = 424379
	L1D_cache_core[15]: Access = 718084, Miss = 538852, Miss_rate = 0.750, Pending_hits = 11440, Reservation_fails = 456834
	L1D_cache_core[16]: Access = 809673, Miss = 591649, Miss_rate = 0.731, Pending_hits = 12468, Reservation_fails = 435197
	L1D_cache_core[17]: Access = 787291, Miss = 583461, Miss_rate = 0.741, Pending_hits = 12682, Reservation_fails = 466235
	L1D_cache_core[18]: Access = 712268, Miss = 514566, Miss_rate = 0.722, Pending_hits = 11113, Reservation_fails = 417524
	L1D_cache_core[19]: Access = 782925, Miss = 577402, Miss_rate = 0.737, Pending_hits = 12346, Reservation_fails = 473117
	L1D_cache_core[20]: Access = 709114, Miss = 509548, Miss_rate = 0.719, Pending_hits = 10548, Reservation_fails = 442914
	L1D_cache_core[21]: Access = 799314, Miss = 595574, Miss_rate = 0.745, Pending_hits = 13330, Reservation_fails = 481846
	L1D_cache_core[22]: Access = 835953, Miss = 627750, Miss_rate = 0.751, Pending_hits = 13907, Reservation_fails = 555358
	L1D_cache_core[23]: Access = 811012, Miss = 609035, Miss_rate = 0.751, Pending_hits = 13780, Reservation_fails = 570760
	L1D_cache_core[24]: Access = 690900, Miss = 524683, Miss_rate = 0.759, Pending_hits = 11509, Reservation_fails = 486523
	L1D_cache_core[25]: Access = 729737, Miss = 549754, Miss_rate = 0.753, Pending_hits = 12284, Reservation_fails = 477468
	L1D_cache_core[26]: Access = 733571, Miss = 563939, Miss_rate = 0.769, Pending_hits = 12667, Reservation_fails = 479109
	L1D_cache_core[27]: Access = 804726, Miss = 595215, Miss_rate = 0.740, Pending_hits = 12388, Reservation_fails = 458992
	L1D_cache_core[28]: Access = 733773, Miss = 549642, Miss_rate = 0.749, Pending_hits = 12082, Reservation_fails = 496202
	L1D_cache_core[29]: Access = 789920, Miss = 590410, Miss_rate = 0.747, Pending_hits = 12804, Reservation_fails = 534816
	L1D_total_cache_accesses = 23189232
	L1D_total_cache_misses = 17038078
	L1D_total_cache_miss_rate = 0.7347
	L1D_total_cache_pending_hits = 369552
	L1D_total_cache_reservation_fails = 14450297
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.252
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5752603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 369552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15181774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14448290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1615574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 369558
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 157949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 82781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22919503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269729

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412661
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4168489
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9867140
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 60
ctas_completed 780, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15196, 14785, 13707, 13129, 12940, 15626, 16275, 17118, 12960, 11539, 14324, 17853, 12595, 12027, 15490, 15317, 16882, 15424, 18993, 17601, 18554, 17455, 17701, 15191, 14880, 17236, 16725, 17342, 17315, 11970, 15780, 16618, 
gpgpu_n_tot_thrd_icount = 473494912
gpgpu_n_tot_w_icount = 14796716
gpgpu_n_stall_shd_mem = 10557282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17437917
gpgpu_n_mem_write_global = 269729
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24217849
gpgpu_n_store_insn = 318990
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1596416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9768857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 788425
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2011126	W0_Idle:16349567	W0_Scoreboard:233647467	W1:5974788	W2:1961481	W3:1061259	W4:695452	W5:520168	W6:432316	W7:359591	W8:300683	W9:264296	W10:235474	W11:214813	W12:190888	W13:174298	W14:160200	W15:154885	W16:139714	W17:134138	W18:124731	W19:118462	W20:112066	W21:107235	W22:106102	W23:103881	W24:104595	W25:100659	W26:97273	W27:95271	W28:90940	W29:92954	W30:97982	W31:103572	W32:366549
single_issue_nums: WS0:3719504	WS1:3663808	WS2:3717384	WS3:3696020	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134378736 {8:16797342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10789160 {40:269729,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 25623000 {40:640575,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 671893680 {40:16797342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2157832 {8:269729,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 25623000 {40:640575,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 426 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 83 
avg_icnt2sh_latency = 13 
mrq_lat_table:1682967 	27414 	58747 	126361 	194528 	184677 	213045 	285363 	289843 	90483 	7644 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6209934 	8783038 	1667424 	778210 	222782 	46258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	329080 	68635 	34398 	29395 	10398127 	2485276 	1839548 	1210753 	969649 	255892 	86419 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7337336 	3606190 	2732850 	1971374 	1373734 	598223 	86097 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13845 	12453 	2076 	2377 	179 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13         9        22         9        15        17        11        12         8 
dram[1]:        32        32        64        64        64        64        25        15        16        29        12        12        21        10        12        16 
dram[2]:        32        32        44        64        64        64        20        11        11        20         8         8         9         8        10         8 
dram[3]:        28        32        64        64        64        64        14        13        13        18        11         8        10        10        10         7 
dram[4]:        36        36        64        63        60        60        11        15        16        14        12         8        10         7        12        13 
dram[5]:        36        36        64        64        60        60        13        19        20        13         9        10         8        12         8         7 
dram[6]:        36        36        64        64        60        60        19        20        16        14         8         7         7        14         9         8 
dram[7]:        36        36        44        64        60        60        15        24        14        22         9         9         6         8         9         7 
dram[8]:        36        36        64        64        60        60        10        15        16        15        10         9         8        22        10         8 
dram[9]:        36        36        64        64        60        58        12        14        19        12        14        14        14         8         9         7 
dram[10]:        36        36        34        42        57        60        11        11        12        16        11        13        13         8         8         9 
dram[11]:        36        36        64        59        60        60        11        16        12        20         7        17         8        12         8         9 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.073207  1.066684  1.072871  1.070023  1.065009  1.061224  1.064528  1.060127  1.070626  1.069389  1.073757  1.067345  1.057045  1.057589  1.063890  1.070630 
dram[1]:  1.067434  1.074876  1.086837  1.106354  1.059160  1.069577  1.064552  1.074675  1.065121  1.076098  1.071720  1.095238  1.057912  1.067331  1.063157  1.100538 
dram[2]:  1.068788  1.072932  1.068970  1.069906  1.060826  1.065870  1.072916  1.064594  1.072756  1.069211  1.067232  1.065323  1.061126  1.064867  1.065728  1.065174 
dram[3]:  1.062946  1.068902  1.063775  1.062041  1.064133  1.058913  1.066158  1.070637  1.063735  1.067063  1.063508  1.060757  1.059003  1.059878  1.061673  1.055946 
dram[4]:  1.065493  1.065604  1.065753  1.063487  1.060482  1.059500  1.066989  1.058717  1.061706  1.062542  1.059568  1.056610  1.057015  1.060928  1.058355  1.063412 
dram[5]:  1.079095  1.067512  1.079410  1.067501  1.070780  1.058991  1.079307  1.064757  1.085771  1.063899  1.071455  1.065602  1.066969  1.054622  1.086744  1.061709 
dram[6]:  1.079719  1.076280  1.063590  1.069091  1.062140  1.056031  1.069883  1.071405  1.070716  1.066955  1.066940  1.061323  1.062221  1.055091  1.066589  1.060610 
dram[7]:  1.071177  1.070565  1.064852  1.064629  1.065295  1.060777  1.068367  1.059207  1.064938  1.063527  1.058610  1.067327  1.056618  1.060271  1.060352  1.064531 
dram[8]:  1.066937  1.067710  1.061628  1.068188  1.060073  1.064636  1.063121  1.062045  1.066831  1.064659  1.058866  1.062371  1.067502  1.059703  1.063870  1.067023 
dram[9]:  1.066098  1.068853  1.068898  1.069291  1.063383  1.059688  1.067915  1.062597  1.073597  1.072232  1.066444  1.065987  1.059733  1.056877  1.065623  1.063678 
dram[10]:  1.075044  1.068459  1.071513  1.062008  1.057708  1.060544  1.066578  1.068584  1.074333  1.067817  1.061562  1.066111  1.058668  1.059662  1.065852  1.061724 
dram[11]:  1.067491  1.068862  1.066805  1.068367  1.063377  1.065166  1.079027  1.065870  1.070587  1.073172  1.065243  1.065488  1.060033  1.058585  1.071170  1.062836 
average row locality = 3161534/2964564 = 1.066441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16073     15616     15926     15836     16165     15680     16134     15309     16021     15375     16132     15943     15765     15378     15905     16041 
dram[1]:     15573     17278     15925     18232     15461     16867     15814     17328     15649     17246     16078     17644     15488     16734     15910     17674 
dram[2]:     15707     16098     16186     15879     15542     15685     15944     16077     16244     15997     16159     16197     15585     15846     16249     16202 
dram[3]:     15962     15678     15441     15394     15506     15412     15463     15739     15948     16006     15969     16095     15607     15454     15680     15520 
dram[4]:     15380     15370     14879     14845     15134     14827     15688     15180     15297     15159     15659     15186     15096     14503     15499     15185 
dram[5]:     16801     15568     16133     15472     15765     15373     16663     15687     16858     15372     16659     16112     16249     15356     16858     15585 
dram[6]:     15829     15903     15522     15428     15593     15159     15888     15697     15628     15835     16444     15997     15749     15364     15853     15582 
dram[7]:     15710     15803     15376     15762     14955     15379     15945     15443     15510     15752     15390     15768     14984     14915     15422     15413 
dram[8]:     15651     15672     15701     15898     15140     15080     15551     15408     15377     15368     15444     15851     15616     15489     15567     15894 
dram[9]:     15972     15743     16159     15556     15922     15305     16455     15693     16066     15899     16241     15623     15973     15339     16087     15561 
dram[10]:     16495     15772     15718     15284     15416     15309     16145     15929     16112     15946     15820     15814     15767     15222     16054     15986 
dram[11]:     15799     15989     15795     15887     15648     15997     16072     16110     15738     16081     15718     16006     15549     15510     15886     15889 
total dram reads = 3031831
bank skew: 18232/14503 = 1.26
chip skew: 264901/242887 = 1.09
number of total write accesses:
dram[0]:      1200      1158      1067      1126      1078      1032      1122      1113      1171      1134      1208      1277      1192      1236      1184      1200 
dram[1]:      1145      1184      1105      1180      1058      1113      1095      1148      1157      1208      1245      1224      1222      1305      1161      1238 
dram[2]:      1127      1149      1158      1124      1123      1086      1161      1178      1161      1160      1216      1207      1227      1217      1175      1192 
dram[3]:      1199      1144      1044      1105      1055      1097      1097      1153      1216      1197      1223      1206      1222      1237      1163      1180 
dram[4]:      1150      1188      1102      1087      1077      1063      1108      1109      1194      1191      1264      1176      1200      1238      1160      1169 
dram[5]:      1140      1163      1017      1075      1080      1068      1101      1196      1156      1136      1163      1220      1205      1228      1147      1171 
dram[6]:      1246      1220      1072      1131      1017      1064      1141      1111      1178      1213      1249      1181      1199      1182      1167      1175 
dram[7]:      1220      1168      1118      1102      1055      1030      1164      1126      1167      1187      1184      1228      1164      1159      1126      1183 
dram[8]:      1158      1185      1130      1057      1026      1034      1196      1105      1149      1204      1174      1191      1204      1250      1144      1178 
dram[9]:      1115      1175      1141      1123      1075      1076      1120      1160      1172      1179      1235      1174      1225      1225      1224      1153 
dram[10]:      1203      1199      1095      1068      1059      1117      1207      1149      1178      1217      1178      1211      1256      1241      1189      1149 
dram[11]:      1161      1185      1070      1092      1076      1043      1114      1129      1232      1199      1227      1192      1241      1210      1155      1201 
total dram writes = 222354
bank skew: 1305/1017 = 1.28
chip skew: 18788/18266 = 1.03
average mf latency per bank:
dram[0]:       1601      1632      1698      1557      1594      1625      3358      3198      2746      2725      5154      2306      2021      2080      1798      1902
dram[1]:       2060      2587      2001      2631      1948      2490      4565      5928      3369      4400      2574      3532      2305      2976      2233      2962
dram[2]:       1827      1888      1715      1855      1734      1770      3940      4228      2794      3125      2359      2352      2137      2186      1902      1968
dram[3]:       1660      1795      1680      1650      1545      1570      3618      3524      2778      2791      2030      2341      1994      2105      1827      1962
dram[4]:       1695      1614      1595      1543      1510      1523      4031      3895      2970      2815      2135      2238      2071      2045      1728      1761
dram[5]:       2375      1777      2227      1677      2163      1644      5942      3271      3505      2581      3459      2211      2764      2041      2614      1807
dram[6]:       1637      1628      1624      1608      1536      1534      3647      3732      2662      2612      1947      2090      1990      1917      1833      1780
dram[7]:       1556      1722      1549      1544      1498      1602      3029      3381      2931      2843      2048      2018      1914      2023      1851      1822
dram[8]:       1706      1627      1523      1646      1684      1561      3702      3096      3040      3153      2298      2153      1999      1986      1864      1836
dram[9]:       1877      1804      1710      1709      4003      1666      3610      4057      2995      2963      2266      2533      2123      2029      1951      1952
dram[10]:       1671      1621      1588      1642      1595      1592      2859      3491      3060      2479      2214      2077      1963      1955      1804      1730
dram[11]:       1665      1573      1603      1567      1582      1534      3352      2770      2789      2847      2228      2052      2092      2004      1808      1699
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6008      7212      6079      7401      5980      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6301      6314      5940      6137      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5577      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8210357 n_act=247633 n_pre=247617 n_ref_event=0 n_req=264096 n_rd=253299 n_rd_L2_A=0 n_write=0 n_wr_bk=18498 bw_util=0.1221
n_activity=4930630 dram_eff=0.2205
bk0: 16073a 7302348i bk1: 15616a 7346831i bk2: 15926a 7313978i bk3: 15836a 7338307i bk4: 16165a 7273658i bk5: 15680a 7340544i bk6: 16134a 7278533i bk7: 15309a 7380146i bk8: 16021a 7291589i bk9: 15375a 7379358i bk10: 16132a 7271176i bk11: 15943a 7315745i bk12: 15765a 7313453i bk13: 15378a 7349777i bk14: 15905a 7302620i bk15: 16041a 7283065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062371
Row_Buffer_Locality_read = 0.060640
Row_Buffer_Locality_write = 0.102992
Bank_Level_Parallism = 5.745227
Bank_Level_Parallism_Col = 1.868757
Bank_Level_Parallism_Ready = 1.100204
write_to_read_ratio_blp_rw_average = 0.068715
GrpLevelPara = 1.654517 

BW Util details:
bwutil = 0.122052 
total_CMD = 8907575 
util_bw = 1087188 
Wasted_Col = 2770700 
Wasted_Row = 640360 
Idle = 4409327 

BW Util Bottlenecks: 
RCDc_limit = 4228904 
RCDWRc_limit = 88970 
WTRc_limit = 467316 
RTWc_limit = 379636 
CCDLc_limit = 190945 
rwq = 0 
CCDLc_limit_alone = 158385 
WTRc_limit_alone = 450715 
RTWc_limit_alone = 363677 

Commands details: 
total_CMD = 8907575 
n_nop = 8210357 
Read = 253299 
Write = 0 
L2_Alloc = 0 
L2_WB = 18498 
n_act = 247633 
n_pre = 247617 
n_ref = 0 
n_req = 264096 
total_req = 271797 

Dual Bus Interface Util: 
issued_total_row = 495250 
issued_total_col = 271797 
Row_Bus_Util =  0.055599 
CoL_Bus_Util = 0.030513 
Either_Row_CoL_Bus_Util = 0.078272 
Issued_on_Two_Bus_Simul_Util = 0.007839 
issued_two_Eff = 0.100154 
queue_avg = 6.116254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8188766 n_act=256584 n_pre=256568 n_ref_event=0 n_req=275935 n_rd=264901 n_rd_L2_A=0 n_write=0 n_wr_bk=18788 bw_util=0.1274
n_activity=4967666 dram_eff=0.2284
bk0: 15573a 7268389i bk1: 17278a 7068532i bk2: 15925a 7226076i bk3: 18232a 6992886i bk4: 15461a 7267131i bk5: 16867a 7128259i bk6: 15814a 7242255i bk7: 17328a 7048154i bk8: 15649a 7248213i bk9: 17246a 7062661i bk10: 16078a 7202500i bk11: 17644a 7017066i bk12: 15488a 7275099i bk13: 16734a 7106746i bk14: 15910a 7200721i bk15: 17674a 7018808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070154
Row_Buffer_Locality_read = 0.068139
Row_Buffer_Locality_write = 0.118543
Bank_Level_Parallism = 6.283698
Bank_Level_Parallism_Col = 1.935508
Bank_Level_Parallism_Ready = 1.106088
write_to_read_ratio_blp_rw_average = 0.076830
GrpLevelPara = 1.698731 

BW Util details:
bwutil = 0.127392 
total_CMD = 8907575 
util_bw = 1134756 
Wasted_Col = 2797780 
Wasted_Row = 616397 
Idle = 4358642 

BW Util Bottlenecks: 
RCDc_limit = 4329005 
RCDWRc_limit = 88263 
WTRc_limit = 476446 
RTWc_limit = 470750 
CCDLc_limit = 209882 
rwq = 0 
CCDLc_limit_alone = 171603 
WTRc_limit_alone = 459937 
RTWc_limit_alone = 448980 

Commands details: 
total_CMD = 8907575 
n_nop = 8188766 
Read = 264901 
Write = 0 
L2_Alloc = 0 
L2_WB = 18788 
n_act = 256584 
n_pre = 256568 
n_ref = 0 
n_req = 275935 
total_req = 283689 

Dual Bus Interface Util: 
issued_total_row = 513152 
issued_total_col = 283689 
Row_Bus_Util =  0.057608 
CoL_Bus_Util = 0.031848 
Either_Row_CoL_Bus_Util = 0.080696 
Issued_on_Two_Bus_Simul_Util = 0.008760 
issued_two_Eff = 0.108557 
queue_avg = 9.511868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.51187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8206809 n_act=249800 n_pre=249784 n_ref_event=0 n_req=266591 n_rd=255597 n_rd_L2_A=0 n_write=0 n_wr_bk=18661 bw_util=0.1232
n_activity=4946469 dram_eff=0.2218
bk0: 15707a 7320575i bk1: 16098a 7273793i bk2: 16186a 7257492i bk3: 15879a 7290425i bk4: 15542a 7341011i bk5: 15685a 7314852i bk6: 15944a 7289093i bk7: 16077a 7262940i bk8: 16244a 7261136i bk9: 15997a 7269752i bk10: 16159a 7267510i bk11: 16197a 7239963i bk12: 15585a 7316581i bk13: 15846a 7273025i bk14: 16249a 7253914i bk15: 16202a 7249655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063033
Row_Buffer_Locality_read = 0.061425
Row_Buffer_Locality_write = 0.100418
Bank_Level_Parallism = 5.853187
Bank_Level_Parallism_Col = 1.885608
Bank_Level_Parallism_Ready = 1.092784
write_to_read_ratio_blp_rw_average = 0.073838
GrpLevelPara = 1.666969 

BW Util details:
bwutil = 0.123157 
total_CMD = 8907575 
util_bw = 1097032 
Wasted_Col = 2786669 
Wasted_Row = 634613 
Idle = 4389261 

BW Util Bottlenecks: 
RCDc_limit = 4257097 
RCDWRc_limit = 90979 
WTRc_limit = 470874 
RTWc_limit = 431957 
CCDLc_limit = 195933 
rwq = 0 
CCDLc_limit_alone = 161215 
WTRc_limit_alone = 454760 
RTWc_limit_alone = 413353 

Commands details: 
total_CMD = 8907575 
n_nop = 8206809 
Read = 255597 
Write = 0 
L2_Alloc = 0 
L2_WB = 18661 
n_act = 249800 
n_pre = 249784 
n_ref = 0 
n_req = 266591 
total_req = 274258 

Dual Bus Interface Util: 
issued_total_row = 499584 
issued_total_col = 274258 
Row_Bus_Util =  0.056085 
CoL_Bus_Util = 0.030789 
Either_Row_CoL_Bus_Util = 0.078671 
Issued_on_Two_Bus_Simul_Util = 0.008204 
issued_two_Eff = 0.104280 
queue_avg = 6.792674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.79267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8213841 n_act=246151 n_pre=246135 n_ref_event=0 n_req=261665 n_rd=250874 n_rd_L2_A=0 n_write=0 n_wr_bk=18538 bw_util=0.121
n_activity=4935858 dram_eff=0.2183
bk0: 15962a 7321415i bk1: 15678a 7356822i bk2: 15441a 7385674i bk3: 15394a 7386045i bk4: 15506a 7380834i bk5: 15412a 7394286i bk6: 15463a 7379102i bk7: 15739a 7345943i bk8: 15948a 7306894i bk9: 16006a 7320087i bk10: 15969a 7312538i bk11: 16095a 7310400i bk12: 15607a 7346324i bk13: 15454a 7369916i bk14: 15680a 7346504i bk15: 15520a 7367990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059324
Row_Buffer_Locality_read = 0.057822
Row_Buffer_Locality_write = 0.094245
Bank_Level_Parallism = 5.611814
Bank_Level_Parallism_Col = 1.864341
Bank_Level_Parallism_Ready = 1.099732
write_to_read_ratio_blp_rw_average = 0.069765
GrpLevelPara = 1.651856 

BW Util details:
bwutil = 0.120981 
total_CMD = 8907575 
util_bw = 1077648 
Wasted_Col = 2776184 
Wasted_Row = 651457 
Idle = 4402286 

BW Util Bottlenecks: 
RCDc_limit = 4219347 
RCDWRc_limit = 90052 
WTRc_limit = 465830 
RTWc_limit = 390508 
CCDLc_limit = 186965 
rwq = 0 
CCDLc_limit_alone = 154517 
WTRc_limit_alone = 449773 
RTWc_limit_alone = 374117 

Commands details: 
total_CMD = 8907575 
n_nop = 8213841 
Read = 250874 
Write = 0 
L2_Alloc = 0 
L2_WB = 18538 
n_act = 246151 
n_pre = 246135 
n_ref = 0 
n_req = 261665 
total_req = 269412 

Dual Bus Interface Util: 
issued_total_row = 492286 
issued_total_col = 269412 
Row_Bus_Util =  0.055266 
CoL_Bus_Util = 0.030245 
Either_Row_CoL_Bus_Util = 0.077881 
Issued_on_Two_Bus_Simul_Util = 0.007630 
issued_two_Eff = 0.097968 
queue_avg = 5.644881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.64488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8230047 n_act=238959 n_pre=238943 n_ref_event=0 n_req=253678 n_rd=242887 n_rd_L2_A=0 n_write=0 n_wr_bk=18476 bw_util=0.1174
n_activity=4910224 dram_eff=0.2129
bk0: 15380a 7450303i bk1: 15370a 7447064i bk2: 14879a 7513352i bk3: 14845a 7532778i bk4: 15134a 7480520i bk5: 14827a 7519956i bk6: 15688a 7415925i bk7: 15180a 7465539i bk8: 15297a 7455044i bk9: 15159a 7477190i bk10: 15659a 7414610i bk11: 15186a 7465991i bk12: 15096a 7476455i bk13: 14503a 7530485i bk14: 15499a 7424068i bk15: 15185a 7466915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058054
Row_Buffer_Locality_read = 0.056376
Row_Buffer_Locality_write = 0.095821
Bank_Level_Parallism = 5.229691
Bank_Level_Parallism_Col = 1.823797
Bank_Level_Parallism_Ready = 1.097133
write_to_read_ratio_blp_rw_average = 0.064784
GrpLevelPara = 1.620200 

BW Util details:
bwutil = 0.117367 
total_CMD = 8907575 
util_bw = 1045452 
Wasted_Col = 2746019 
Wasted_Row = 673944 
Idle = 4442160 

BW Util Bottlenecks: 
RCDc_limit = 4122580 
RCDWRc_limit = 90699 
WTRc_limit = 466414 
RTWc_limit = 338631 
CCDLc_limit = 179006 
rwq = 0 
CCDLc_limit_alone = 149308 
WTRc_limit_alone = 450362 
RTWc_limit_alone = 324985 

Commands details: 
total_CMD = 8907575 
n_nop = 8230047 
Read = 242887 
Write = 0 
L2_Alloc = 0 
L2_WB = 18476 
n_act = 238959 
n_pre = 238943 
n_ref = 0 
n_req = 253678 
total_req = 261363 

Dual Bus Interface Util: 
issued_total_row = 477902 
issued_total_col = 261363 
Row_Bus_Util =  0.053651 
CoL_Bus_Util = 0.029342 
Either_Row_CoL_Bus_Util = 0.076062 
Issued_on_Two_Bus_Simul_Util = 0.006931 
issued_two_Eff = 0.091121 
queue_avg = 4.509249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8207651 n_act=249607 n_pre=249591 n_ref_event=0 n_req=267177 n_rd=256511 n_rd_L2_A=0 n_write=0 n_wr_bk=18266 bw_util=0.1234
n_activity=4960784 dram_eff=0.2216
bk0: 16801a 7208105i bk1: 15568a 7366170i bk2: 16133a 7299756i bk3: 15472a 7361722i bk4: 15765a 7339834i bk5: 15373a 7368396i bk6: 16663a 7201651i bk7: 15687a 7315328i bk8: 16858a 7184033i bk9: 15372a 7369479i bk10: 16659a 7202498i bk11: 16112a 7275380i bk12: 16249a 7233991i bk13: 15356a 7359516i bk14: 16858a 7192838i bk15: 15585a 7354302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065803
Row_Buffer_Locality_read = 0.063997
Row_Buffer_Locality_write = 0.109226
Bank_Level_Parallism = 5.819120
Bank_Level_Parallism_Col = 1.885804
Bank_Level_Parallism_Ready = 1.097319
write_to_read_ratio_blp_rw_average = 0.070190
GrpLevelPara = 1.665647 

BW Util details:
bwutil = 0.123390 
total_CMD = 8907575 
util_bw = 1099108 
Wasted_Col = 2772945 
Wasted_Row = 647344 
Idle = 4388178 

BW Util Bottlenecks: 
RCDc_limit = 4247173 
RCDWRc_limit = 87213 
WTRc_limit = 461585 
RTWc_limit = 402952 
CCDLc_limit = 199727 
rwq = 0 
CCDLc_limit_alone = 165677 
WTRc_limit_alone = 445325 
RTWc_limit_alone = 385162 

Commands details: 
total_CMD = 8907575 
n_nop = 8207651 
Read = 256511 
Write = 0 
L2_Alloc = 0 
L2_WB = 18266 
n_act = 249607 
n_pre = 249591 
n_ref = 0 
n_req = 267177 
total_req = 274777 

Dual Bus Interface Util: 
issued_total_row = 499198 
issued_total_col = 274777 
Row_Bus_Util =  0.056042 
CoL_Bus_Util = 0.030848 
Either_Row_CoL_Bus_Util = 0.078576 
Issued_on_Two_Bus_Simul_Util = 0.008313 
issued_two_Eff = 0.105799 
queue_avg = 7.489420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.48942
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8214531 n_act=246042 n_pre=246026 n_ref_event=0 n_req=262317 n_rd=251471 n_rd_L2_A=0 n_write=0 n_wr_bk=18546 bw_util=0.1213
n_activity=4962826 dram_eff=0.2176
bk0: 15829a 7324787i bk1: 15903a 7333772i bk2: 15522a 7379327i bk3: 15428a 7371825i bk4: 15593a 7360591i bk5: 15159a 7425600i bk6: 15888a 7313112i bk7: 15697a 7333677i bk8: 15628a 7351831i bk9: 15835a 7331956i bk10: 16444a 7250227i bk11: 15997a 7290129i bk12: 15749a 7325287i bk13: 15364a 7363899i bk14: 15853a 7326147i bk15: 15582a 7338214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062074
Row_Buffer_Locality_read = 0.060122
Row_Buffer_Locality_write = 0.107321
Bank_Level_Parallism = 5.639676
Bank_Level_Parallism_Col = 1.857396
Bank_Level_Parallism_Ready = 1.100322
write_to_read_ratio_blp_rw_average = 0.068455
GrpLevelPara = 1.644959 

BW Util details:
bwutil = 0.121253 
total_CMD = 8907575 
util_bw = 1080068 
Wasted_Col = 2780166 
Wasted_Row = 661163 
Idle = 4386178 

BW Util Bottlenecks: 
RCDc_limit = 4216358 
RCDWRc_limit = 89367 
WTRc_limit = 458978 
RTWc_limit = 378649 
CCDLc_limit = 189196 
rwq = 0 
CCDLc_limit_alone = 156985 
WTRc_limit_alone = 442654 
RTWc_limit_alone = 362762 

Commands details: 
total_CMD = 8907575 
n_nop = 8214531 
Read = 251471 
Write = 0 
L2_Alloc = 0 
L2_WB = 18546 
n_act = 246042 
n_pre = 246026 
n_ref = 0 
n_req = 262317 
total_req = 270017 

Dual Bus Interface Util: 
issued_total_row = 492068 
issued_total_col = 270017 
Row_Bus_Util =  0.055242 
CoL_Bus_Util = 0.030313 
Either_Row_CoL_Bus_Util = 0.077804 
Issued_on_Two_Bus_Simul_Util = 0.007751 
issued_two_Eff = 0.099620 
queue_avg = 5.849967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.84997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8223807 n_act=242723 n_pre=242707 n_ref_event=0 n_req=258209 n_rd=247527 n_rd_L2_A=0 n_write=0 n_wr_bk=18381 bw_util=0.1194
n_activity=4938034 dram_eff=0.2154
bk0: 15710a 7370580i bk1: 15803a 7372806i bk2: 15376a 7424729i bk3: 15762a 7378884i bk4: 14955a 7480249i bk5: 15379a 7408779i bk6: 15945a 7354438i bk7: 15443a 7404721i bk8: 15510a 7415036i bk9: 15752a 7359494i bk10: 15390a 7408732i bk11: 15768a 7366137i bk12: 14984a 7454749i bk13: 14915a 7471201i bk14: 15422a 7404677i bk15: 15413a 7397731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060021
Row_Buffer_Locality_read = 0.058369
Row_Buffer_Locality_write = 0.098296
Bank_Level_Parallism = 5.442483
Bank_Level_Parallism_Col = 1.841446
Bank_Level_Parallism_Ready = 1.099688
write_to_read_ratio_blp_rw_average = 0.065195
GrpLevelPara = 1.632821 

BW Util details:
bwutil = 0.119408 
total_CMD = 8907575 
util_bw = 1063632 
Wasted_Col = 2759716 
Wasted_Row = 666114 
Idle = 4418113 

BW Util Bottlenecks: 
RCDc_limit = 4170664 
RCDWRc_limit = 88941 
WTRc_limit = 462347 
RTWc_limit = 349640 
CCDLc_limit = 184767 
rwq = 0 
CCDLc_limit_alone = 154828 
WTRc_limit_alone = 446701 
RTWc_limit_alone = 335347 

Commands details: 
total_CMD = 8907575 
n_nop = 8223807 
Read = 247527 
Write = 0 
L2_Alloc = 0 
L2_WB = 18381 
n_act = 242723 
n_pre = 242707 
n_ref = 0 
n_req = 258209 
total_req = 265908 

Dual Bus Interface Util: 
issued_total_row = 485430 
issued_total_col = 265908 
Row_Bus_Util =  0.054496 
CoL_Bus_Util = 0.029852 
Either_Row_CoL_Bus_Util = 0.076763 
Issued_on_Two_Bus_Simul_Util = 0.007586 
issued_two_Eff = 0.098820 
queue_avg = 5.189911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.18991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8219095 n_act=243729 n_pre=243713 n_ref_event=0 n_req=259337 n_rd=248707 n_rd_L2_A=0 n_write=0 n_wr_bk=18385 bw_util=0.1199
n_activity=4940517 dram_eff=0.2162
bk0: 15651a 7360270i bk1: 15672a 7363805i bk2: 15701a 7369593i bk3: 15898a 7341418i bk4: 15140a 7436588i bk5: 15080a 7445590i bk6: 15551a 7377813i bk7: 15408a 7372803i bk8: 15377a 7380288i bk9: 15368a 7380014i bk10: 15444a 7358985i bk11: 15851a 7314431i bk12: 15616a 7350871i bk13: 15489a 7360633i bk14: 15567a 7352901i bk15: 15894a 7319714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060223
Row_Buffer_Locality_read = 0.058671
Row_Buffer_Locality_write = 0.096519
Bank_Level_Parallism = 5.564327
Bank_Level_Parallism_Col = 1.843973
Bank_Level_Parallism_Ready = 1.100083
write_to_read_ratio_blp_rw_average = 0.066180
GrpLevelPara = 1.637442 

BW Util details:
bwutil = 0.119939 
total_CMD = 8907575 
util_bw = 1068368 
Wasted_Col = 2767434 
Wasted_Row = 662634 
Idle = 4409139 

BW Util Bottlenecks: 
RCDc_limit = 4188446 
RCDWRc_limit = 88950 
WTRc_limit = 457120 
RTWc_limit = 358791 
CCDLc_limit = 183400 
rwq = 0 
CCDLc_limit_alone = 152636 
WTRc_limit_alone = 441041 
RTWc_limit_alone = 344106 

Commands details: 
total_CMD = 8907575 
n_nop = 8219095 
Read = 248707 
Write = 0 
L2_Alloc = 0 
L2_WB = 18385 
n_act = 243729 
n_pre = 243713 
n_ref = 0 
n_req = 259337 
total_req = 267092 

Dual Bus Interface Util: 
issued_total_row = 487442 
issued_total_col = 267092 
Row_Bus_Util =  0.054722 
CoL_Bus_Util = 0.029985 
Either_Row_CoL_Bus_Util = 0.077292 
Issued_on_Two_Bus_Simul_Util = 0.007415 
issued_two_Eff = 0.095942 
queue_avg = 5.541733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.54173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8210237 n_act=248175 n_pre=248159 n_ref_event=0 n_req=264471 n_rd=253594 n_rd_L2_A=0 n_write=0 n_wr_bk=18572 bw_util=0.1222
n_activity=4952949 dram_eff=0.2198
bk0: 15972a 7275670i bk1: 15743a 7304496i bk2: 16159a 7276927i bk3: 15556a 7342299i bk4: 15922a 7311284i bk5: 15305a 7367568i bk6: 16455a 7230014i bk7: 15693a 7325489i bk8: 16066a 7264988i bk9: 15899a 7296251i bk10: 16241a 7244794i bk11: 15623a 7322378i bk12: 15973a 7289856i bk13: 15339a 7350340i bk14: 16087a 7275408i bk15: 15561a 7312890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061655
Row_Buffer_Locality_read = 0.060147
Row_Buffer_Locality_write = 0.096810
Bank_Level_Parallism = 5.779483
Bank_Level_Parallism_Col = 1.873138
Bank_Level_Parallism_Ready = 1.093927
write_to_read_ratio_blp_rw_average = 0.071501
GrpLevelPara = 1.658545 

BW Util details:
bwutil = 0.122218 
total_CMD = 8907575 
util_bw = 1088664 
Wasted_Col = 2782668 
Wasted_Row = 650837 
Idle = 4385406 

BW Util Bottlenecks: 
RCDc_limit = 4238634 
RCDWRc_limit = 90607 
WTRc_limit = 469699 
RTWc_limit = 405969 
CCDLc_limit = 191143 
rwq = 0 
CCDLc_limit_alone = 158493 
WTRc_limit_alone = 453882 
RTWc_limit_alone = 389136 

Commands details: 
total_CMD = 8907575 
n_nop = 8210237 
Read = 253594 
Write = 0 
L2_Alloc = 0 
L2_WB = 18572 
n_act = 248175 
n_pre = 248159 
n_ref = 0 
n_req = 264471 
total_req = 272166 

Dual Bus Interface Util: 
issued_total_row = 496334 
issued_total_col = 272166 
Row_Bus_Util =  0.055720 
CoL_Bus_Util = 0.030554 
Either_Row_CoL_Bus_Util = 0.078286 
Issued_on_Two_Bus_Simul_Util = 0.007989 
issued_two_Eff = 0.102048 
queue_avg = 6.466120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.46612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8211065 n_act=247450 n_pre=247434 n_ref_event=0 n_req=263632 n_rd=252789 n_rd_L2_A=0 n_write=0 n_wr_bk=18716 bw_util=0.1219
n_activity=4953468 dram_eff=0.2192
bk0: 16495a 7244181i bk1: 15772a 7338247i bk2: 15718a 7338151i bk3: 15284a 7385031i bk4: 15416a 7362345i bk5: 15309a 7393852i bk6: 16145a 7277845i bk7: 15929a 7316060i bk8: 16112a 7280329i bk9: 15946a 7306718i bk10: 15820a 7305550i bk11: 15814a 7309008i bk12: 15767a 7320067i bk13: 15222a 7395390i bk14: 16054a 7288178i bk15: 15986a 7307241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061419
Row_Buffer_Locality_read = 0.059639
Row_Buffer_Locality_write = 0.102924
Bank_Level_Parallism = 5.697798
Bank_Level_Parallism_Col = 1.868448
Bank_Level_Parallism_Ready = 1.102483
write_to_read_ratio_blp_rw_average = 0.069864
GrpLevelPara = 1.653432 

BW Util details:
bwutil = 0.121921 
total_CMD = 8907575 
util_bw = 1086020 
Wasted_Col = 2780999 
Wasted_Row = 652692 
Idle = 4387864 

BW Util Bottlenecks: 
RCDc_limit = 4233928 
RCDWRc_limit = 89783 
WTRc_limit = 468248 
RTWc_limit = 390241 
CCDLc_limit = 190043 
rwq = 0 
CCDLc_limit_alone = 157477 
WTRc_limit_alone = 452028 
RTWc_limit_alone = 373895 

Commands details: 
total_CMD = 8907575 
n_nop = 8211065 
Read = 252789 
Write = 0 
L2_Alloc = 0 
L2_WB = 18716 
n_act = 247450 
n_pre = 247434 
n_ref = 0 
n_req = 263632 
total_req = 271505 

Dual Bus Interface Util: 
issued_total_row = 494884 
issued_total_col = 271505 
Row_Bus_Util =  0.055558 
CoL_Bus_Util = 0.030480 
Either_Row_CoL_Bus_Util = 0.078193 
Issued_on_Two_Bus_Simul_Util = 0.007845 
issued_two_Eff = 0.100327 
queue_avg = 6.048099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0481
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8907575 n_nop=8210125 n_act=247828 n_pre=247812 n_ref_event=0 n_req=264426 n_rd=253674 n_rd_L2_A=0 n_write=0 n_wr_bk=18527 bw_util=0.1222
n_activity=4951671 dram_eff=0.2199
bk0: 15799a 7317195i bk1: 15989a 7304458i bk2: 15795a 7316611i bk3: 15887a 7316850i bk4: 15648a 7333999i bk5: 15997a 7283116i bk6: 16072a 7291573i bk7: 16110a 7299744i bk8: 15738a 7322161i bk9: 16081a 7292470i bk10: 15718a 7319760i bk11: 16006a 7313173i bk12: 15549a 7338077i bk13: 15510a 7337254i bk14: 15886a 7306639i bk15: 15889a 7307803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062808
Row_Buffer_Locality_read = 0.060952
Row_Buffer_Locality_write = 0.106585
Bank_Level_Parallism = 5.738425
Bank_Level_Parallism_Col = 1.865356
Bank_Level_Parallism_Ready = 1.099231
write_to_read_ratio_blp_rw_average = 0.068156
GrpLevelPara = 1.652933 

BW Util details:
bwutil = 0.122233 
total_CMD = 8907575 
util_bw = 1088804 
Wasted_Col = 2779415 
Wasted_Row = 649146 
Idle = 4390210 

BW Util Bottlenecks: 
RCDc_limit = 4237005 
RCDWRc_limit = 88378 
WTRc_limit = 465546 
RTWc_limit = 379024 
CCDLc_limit = 191227 
rwq = 0 
CCDLc_limit_alone = 158874 
WTRc_limit_alone = 449536 
RTWc_limit_alone = 362681 

Commands details: 
total_CMD = 8907575 
n_nop = 8210125 
Read = 253674 
Write = 0 
L2_Alloc = 0 
L2_WB = 18527 
n_act = 247828 
n_pre = 247812 
n_ref = 0 
n_req = 264426 
total_req = 272201 

Dual Bus Interface Util: 
issued_total_row = 495640 
issued_total_col = 272201 
Row_Bus_Util =  0.055643 
CoL_Bus_Util = 0.030558 
Either_Row_CoL_Bus_Util = 0.078299 
Issued_on_Two_Bus_Simul_Util = 0.007902 
issued_two_Eff = 0.100926 
queue_avg = 6.368555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 882184, Miss = 129777, Miss_rate = 0.147, Pending_hits = 669, Reservation_fails = 3684
L2_cache_bank[1]: Access = 715409, Miss = 126834, Miss_rate = 0.177, Pending_hits = 603, Reservation_fails = 3225
L2_cache_bank[2]: Access = 735257, Miss = 127562, Miss_rate = 0.173, Pending_hits = 686, Reservation_fails = 2163
L2_cache_bank[3]: Access = 709974, Miss = 140667, Miss_rate = 0.198, Pending_hits = 863, Reservation_fails = 2048
L2_cache_bank[4]: Access = 730688, Miss = 129280, Miss_rate = 0.177, Pending_hits = 595, Reservation_fails = 3146
L2_cache_bank[5]: Access = 757085, Miss = 129645, Miss_rate = 0.171, Pending_hits = 604, Reservation_fails = 2758
L2_cache_bank[6]: Access = 720133, Miss = 127238, Miss_rate = 0.177, Pending_hits = 576, Reservation_fails = 1399
L2_cache_bank[7]: Access = 735438, Miss = 126958, Miss_rate = 0.173, Pending_hits = 570, Reservation_fails = 2379
L2_cache_bank[8]: Access = 759813, Miss = 124300, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 3986
L2_cache_bank[9]: Access = 738408, Miss = 121923, Miss_rate = 0.165, Pending_hits = 531, Reservation_fails = 2082
L2_cache_bank[10]: Access = 729145, Miss = 133651, Miss_rate = 0.183, Pending_hits = 832, Reservation_fails = 2649
L2_cache_bank[11]: Access = 693595, Miss = 126189, Miss_rate = 0.182, Pending_hits = 620, Reservation_fails = 1848
L2_cache_bank[12]: Access = 714036, Miss = 128170, Miss_rate = 0.180, Pending_hits = 597, Reservation_fails = 2317
L2_cache_bank[13]: Access = 725749, Miss = 126629, Miss_rate = 0.174, Pending_hits = 574, Reservation_fails = 703
L2_cache_bank[14]: Access = 709256, Miss = 124956, Miss_rate = 0.176, Pending_hits = 537, Reservation_fails = 1904
L2_cache_bank[15]: Access = 714220, Miss = 125899, Miss_rate = 0.176, Pending_hits = 544, Reservation_fails = 1598
L2_cache_bank[16]: Access = 758259, Miss = 125711, Miss_rate = 0.166, Pending_hits = 559, Reservation_fails = 1379
L2_cache_bank[17]: Access = 722034, Miss = 126321, Miss_rate = 0.175, Pending_hits = 593, Reservation_fails = 963
L2_cache_bank[18]: Access = 867694, Miss = 130531, Miss_rate = 0.150, Pending_hits = 627, Reservation_fails = 2310
L2_cache_bank[19]: Access = 749530, Miss = 126375, Miss_rate = 0.169, Pending_hits = 599, Reservation_fails = 3511
L2_cache_bank[20]: Access = 721873, Miss = 129183, Miss_rate = 0.179, Pending_hits = 649, Reservation_fails = 3019
L2_cache_bank[21]: Access = 713280, Miss = 126918, Miss_rate = 0.178, Pending_hits = 598, Reservation_fails = 1675
L2_cache_bank[22]: Access = 712888, Miss = 127861, Miss_rate = 0.179, Pending_hits = 560, Reservation_fails = 2207
L2_cache_bank[23]: Access = 691698, Miss = 129125, Miss_rate = 0.187, Pending_hits = 647, Reservation_fails = 1180
L2_total_cache_accesses = 17707646
L2_total_cache_misses = 3071703
L2_total_cache_miss_rate = 0.1735
L2_total_cache_pending_hits = 14816
L2_total_cache_reservation_fails = 54133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14391270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1773470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1258361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14816
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17437917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 269729
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 59
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 236
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 53838
L2_cache_data_port_util = 0.175
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=17707646
icnt_total_pkts_simt_to_mem=17707646
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17707646
Req_Network_cycles = 3473463
Req_Network_injected_packets_per_cycle =       5.0980 
Req_Network_conflicts_per_cycle =       4.3875
Req_Network_conflicts_per_cycle_util =       6.9949
Req_Bank_Level_Parallism =       8.1276
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.7710
Req_Network_out_buffer_full_per_cycle =       0.0709
Req_Network_out_buffer_avg_util =       5.0467

Reply_Network_injected_packets_num = 17707646
Reply_Network_cycles = 3473463
Reply_Network_injected_packets_per_cycle =        5.0980
Reply_Network_conflicts_per_cycle =        3.9485
Reply_Network_conflicts_per_cycle_util =       6.3198
Reply_Bank_Level_Parallism =       8.1596
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3881
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1699
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 9 min, 28 sec (14968 sec)
gpgpu_simulation_rate = 6109 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (470,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 521014
gpu_sim_insn = 24719057
gpu_ipc =      47.4441
gpu_tot_sim_cycle = 3994477
gpu_tot_sim_insn = 116159244
gpu_tot_ipc =      29.0800
gpu_tot_issued_cta = 1250
gpu_occupancy = 72.6296% 
gpu_tot_occupancy = 70.2866% 
max_total_param_size = 0
gpu_stall_dramfull = 1999756
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.9008
partiton_level_parallism_total  =       5.4636
partiton_level_parallism_util =       9.1482
partiton_level_parallism_util_total  =       8.7725
L2_BW  =     345.1057 GB/Sec
L2_BW_total  =     238.6482 GB/Sec
gpu_total_sim_rate=6429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 958599, Miss = 707188, Miss_rate = 0.738, Pending_hits = 17625, Reservation_fails = 627139
	L1D_cache_core[1]: Access = 911945, Miss = 660305, Miss_rate = 0.724, Pending_hits = 16522, Reservation_fails = 589725
	L1D_cache_core[2]: Access = 951870, Miss = 694557, Miss_rate = 0.730, Pending_hits = 17561, Reservation_fails = 638088
	L1D_cache_core[3]: Access = 1047591, Miss = 738929, Miss_rate = 0.705, Pending_hits = 18227, Reservation_fails = 679559
	L1D_cache_core[4]: Access = 1024470, Miss = 713170, Miss_rate = 0.696, Pending_hits = 18373, Reservation_fails = 691150
	L1D_cache_core[5]: Access = 1034325, Miss = 753423, Miss_rate = 0.728, Pending_hits = 19082, Reservation_fails = 710373
	L1D_cache_core[6]: Access = 937956, Miss = 693588, Miss_rate = 0.739, Pending_hits = 17679, Reservation_fails = 700446
	L1D_cache_core[7]: Access = 978900, Miss = 682732, Miss_rate = 0.697, Pending_hits = 16826, Reservation_fails = 577247
	L1D_cache_core[8]: Access = 1012782, Miss = 715012, Miss_rate = 0.706, Pending_hits = 17706, Reservation_fails = 627772
	L1D_cache_core[9]: Access = 983329, Miss = 717263, Miss_rate = 0.729, Pending_hits = 18458, Reservation_fails = 668135
	L1D_cache_core[10]: Access = 930738, Miss = 703358, Miss_rate = 0.756, Pending_hits = 18734, Reservation_fails = 705335
	L1D_cache_core[11]: Access = 902334, Miss = 659404, Miss_rate = 0.731, Pending_hits = 16222, Reservation_fails = 614551
	L1D_cache_core[12]: Access = 938369, Miss = 696586, Miss_rate = 0.742, Pending_hits = 17789, Reservation_fails = 637733
	L1D_cache_core[13]: Access = 985677, Miss = 749150, Miss_rate = 0.760, Pending_hits = 19096, Reservation_fails = 729833
	L1D_cache_core[14]: Access = 875488, Miss = 646102, Miss_rate = 0.738, Pending_hits = 16005, Reservation_fails = 617064
	L1D_cache_core[15]: Access = 901664, Miss = 670043, Miss_rate = 0.743, Pending_hits = 17045, Reservation_fails = 631390
	L1D_cache_core[16]: Access = 996745, Miss = 728940, Miss_rate = 0.731, Pending_hits = 17927, Reservation_fails = 607111
	L1D_cache_core[17]: Access = 981940, Miss = 723292, Miss_rate = 0.737, Pending_hits = 18042, Reservation_fails = 628469
	L1D_cache_core[18]: Access = 894237, Miss = 648247, Miss_rate = 0.725, Pending_hits = 16345, Reservation_fails = 591797
	L1D_cache_core[19]: Access = 966709, Miss = 708537, Miss_rate = 0.733, Pending_hits = 17316, Reservation_fails = 638519
	L1D_cache_core[20]: Access = 894286, Miss = 643012, Miss_rate = 0.719, Pending_hits = 16039, Reservation_fails = 609346
	L1D_cache_core[21]: Access = 978564, Miss = 728058, Miss_rate = 0.744, Pending_hits = 18752, Reservation_fails = 667614
	L1D_cache_core[22]: Access = 1025112, Miss = 773313, Miss_rate = 0.754, Pending_hits = 20147, Reservation_fails = 752520
	L1D_cache_core[23]: Access = 1010291, Miss = 756468, Miss_rate = 0.749, Pending_hits = 19523, Reservation_fails = 741420
	L1D_cache_core[24]: Access = 876905, Miss = 658745, Miss_rate = 0.751, Pending_hits = 16826, Reservation_fails = 653687
	L1D_cache_core[25]: Access = 921197, Miss = 687653, Miss_rate = 0.746, Pending_hits = 18416, Reservation_fails = 668449
	L1D_cache_core[26]: Access = 914177, Miss = 696480, Miss_rate = 0.762, Pending_hits = 17647, Reservation_fails = 633449
	L1D_cache_core[27]: Access = 990942, Miss = 733702, Miss_rate = 0.740, Pending_hits = 18054, Reservation_fails = 644366
	L1D_cache_core[28]: Access = 907399, Miss = 676121, Miss_rate = 0.745, Pending_hits = 17168, Reservation_fails = 674634
	L1D_cache_core[29]: Access = 961030, Miss = 719311, Miss_rate = 0.748, Pending_hits = 18303, Reservation_fails = 690978
	L1D_total_cache_accesses = 28695571
	L1D_total_cache_misses = 21082689
	L1D_total_cache_miss_rate = 0.7347
	L1D_total_cache_pending_hits = 533455
	L1D_total_cache_reservation_fails = 19647899
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.256
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7046820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18839897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19645891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1975050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 533467
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 176953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 90789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28395222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 300349

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5121234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14111683
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1250, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18148, 16970, 15792, 17576, 16337, 20497, 18537, 19516, 17159, 15049, 18698, 20541, 15960, 14796, 19793, 18632, 18760, 18180, 22472, 19905, 24491, 20239, 20205, 17568, 19689, 19825, 19507, 21191, 20272, 15702, 18941, 20420, 
gpgpu_n_tot_thrd_icount = 579994400
gpgpu_n_tot_w_icount = 18124825
gpgpu_n_stall_shd_mem = 13793666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21523709
gpgpu_n_mem_write_global = 300349
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30035144
gpgpu_n_store_insn = 352996
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2558976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12847505
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 946161
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3415772	W0_Idle:18294264	W0_Scoreboard:285784927	W1:7213793	W2:2352214	W3:1281796	W4:848307	W5:641204	W6:527505	W7:440252	W8:371668	W9:326658	W10:289177	W11:264622	W12:233622	W13:214828	W14:199597	W15:191554	W16:174810	W17:166707	W18:154924	W19:147761	W20:138215	W21:135399	W22:134266	W23:132754	W24:133530	W25:129421	W26:126503	W27:122302	W28:120312	W29:121396	W30:122198	W31:118950	W32:548580
single_issue_nums: WS0:4551780	WS1:4483743	WS2:4553270	WS3:4536032	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 166519480 {8:20814935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12013960 {40:300349,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28350960 {40:708774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 832597400 {40:20814935,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2402792 {8:300349,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28350960 {40:708774,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 428 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 84 
avg_icnt2sh_latency = 13 
mrq_lat_table:2114293 	36305 	77757 	167679 	264358 	261132 	299960 	385187 	377752 	118231 	10333 	667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7727763 	10755120 	2011414 	968436 	306409 	54916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	366860 	80321 	39425 	32621 	13052235 	3116837 	2166494 	1394597 	1160733 	311660 	101758 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9015865 	4415820 	3405077 	2494336 	1687656 	705918 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14444 	15994 	2352 	2984 	275 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        44        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        28        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        36        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        44        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        58        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        34        42        57        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        59        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.078690  1.072373  1.079727  1.075662  1.071563  1.067810  1.073274  1.070423  1.077601  1.079740  1.082705  1.076017  1.067739  1.068808  1.072139  1.078949 
dram[1]:  1.076203  1.078363  1.092033  1.104182  1.068078  1.073304  1.073483  1.081192  1.071928  1.080119  1.079016  1.096249  1.068929  1.074887  1.071865  1.103884 
dram[2]:  1.076815  1.084350  1.072128  1.082162  1.067999  1.077142  1.077626  1.074667  1.081884  1.079953  1.072638  1.074165  1.069860  1.074321  1.078345  1.076692 
dram[3]:  1.069769  1.074125  1.072948  1.068934  1.070934  1.065490  1.071381  1.077278  1.074120  1.070727  1.071590  1.069657  1.069409  1.071313  1.071393  1.067192 
dram[4]:  1.073560  1.072144  1.071324  1.070563  1.066842  1.063665  1.071901  1.068453  1.069081  1.068955  1.072547  1.067570  1.066476  1.069738  1.069706  1.072968 
dram[5]:  1.082761  1.074076  1.084008  1.073816  1.073531  1.064334  1.081955  1.072624  1.086977  1.066391  1.078579  1.075619  1.072846  1.067714  1.091402  1.075971 
dram[6]:  1.081599  1.079405  1.071818  1.074222  1.068457  1.064777  1.076632  1.077502  1.075202  1.073355  1.074529  1.068074  1.072660  1.069168  1.074718  1.070853 
dram[7]:  1.075517  1.074381  1.069859  1.072234  1.071245  1.069416  1.076973  1.067761  1.071501  1.073207  1.067642  1.075832  1.067932  1.069637  1.068969  1.074267 
dram[8]:  1.071632  1.074732  1.069135  1.077602  1.068697  1.072546  1.070249  1.069974  1.073506  1.074538  1.069522  1.072888  1.075711  1.070964  1.073242  1.075165 
dram[9]:  1.070913  1.072801  1.072620  1.077619  1.070229  1.067633  1.074729  1.069936  1.076980  1.076743  1.073870  1.072734  1.068947  1.067357  1.075374  1.074915 
dram[10]:  1.078963  1.073670  1.075622  1.069148  1.063579  1.067697  1.079399  1.078061  1.077605  1.075005  1.070032  1.075134  1.068380  1.071777  1.076965  1.071247 
dram[11]:  1.074259  1.073719  1.072293  1.074500  1.071432  1.072253  1.083672  1.071021  1.078487  1.079103  1.074927  1.073050  1.071143  1.068172  1.079563  1.069132 
average row locality = 4113654/3830362 = 1.073960
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20867     20541     20359     20422     20789     20156     21075     20170     20968     20635     20706     20588     20443     20175     20619     20707 
dram[1]:     20712     22010     20902     23001     20174     21495     20766     22395     20817     22326     21006     22468     20466     21726     20567     22599 
dram[2]:     20695     21309     20926     21029     20195     20770     21065     21304     21508     21310     20873     21112     20513     20905     21132     21348 
dram[3]:     20677     20322     20398     20341     20273     20022     20322     20649     20939     20979     20461     20835     20460     20390     20706     20408 
dram[4]:     20245     20065     19727     19360     19854     19299     20478     19900     20299     20004     20554     19956     19730     19338     20312     19830 
dram[5]:     21256     20447     20888     20472     20247     19945     21458     20666     21745     20343     21367     20920     21009     20363     21523     20636 
dram[6]:     20529     20627     20261     20179     20084     19611     20808     20521     20316     20554     21280     20718     20455     20157     20648     20415 
dram[7]:     20369     20449     20082     20411     19637     20044     20892     20186     20384     20887     20189     20603     19693     19654     20196     20566 
dram[8]:     20266     20286     20331     20574     19867     19924     20334     20393     20484     20520     20254     20969     20358     20285     20417     20962 
dram[9]:     20590     20404     20762     20265     20496     19830     21108     20399     20851     20731     21160     20261     20595     20074     21065     20708 
dram[10]:     21296     20315     20579     20063     19912     19918     21290     20894     20943     20926     20623     20608     20702     20033     21086     20738 
dram[11]:     20526     20561     20390     20377     20421     20689     21081     21131     20851     21088     20496     20722     20322     20360     20704     20614 
total dram reads = 3956249
bank skew: 23001/19299 = 1.19
chip skew: 343430/318951 = 1.08
number of total write accesses:
dram[0]:      1390      1342      1323      1357      1339      1287      1323      1320      1362      1321      1379      1450      1354      1398      1375      1411 
dram[1]:      1343      1357      1349      1414      1275      1341      1269      1318      1328      1376      1391      1423      1413      1490      1358      1420 
dram[2]:      1329      1358      1370      1358      1353      1302      1360      1355      1343      1337      1394      1368      1396      1385      1367      1384 
dram[3]:      1389      1353      1307      1324      1281      1318      1278      1320      1395      1388      1380      1385      1400      1408      1356      1375 
dram[4]:      1362      1374      1335      1304      1296      1281      1281      1298      1362      1366      1440      1364      1386      1409      1355      1343 
dram[5]:      1347      1363      1275      1313      1290      1297      1280      1401      1329      1330      1359      1398      1387      1398      1352      1352 
dram[6]:      1434      1414      1279      1369      1244      1293      1314      1316      1345      1392      1408      1360      1372      1362      1353      1362 
dram[7]:      1419      1354      1350      1349      1288      1270      1345      1324      1345      1369      1351      1407      1338      1333      1320      1362 
dram[8]:      1366      1394      1353      1294      1239      1270      1362      1277      1336      1394      1356      1364      1376      1408      1343      1345 
dram[9]:      1315      1369      1366      1349      1323      1326      1279      1318      1368      1353      1391      1344      1387      1401      1432      1328 
dram[10]:      1395      1411      1334      1284      1284      1359      1394      1331      1353      1398      1378      1401      1433      1413      1378      1328 
dram[11]:      1355      1381      1288      1326      1325      1274      1316      1325      1416      1368      1396      1364      1420      1379      1352      1371 
total dram writes = 259836
bank skew: 1490/1239 = 1.20
chip skew: 21874/21471 = 1.02
average mf latency per bank:
dram[0]:       1591      1578      1653      1513      1533      1597      3088      2950      2632      2508      4840      2240      1936      2017      1743      1824
dram[1]:       2044      2408      1942      2410      1917      2293      4235      5274      3171      3928      2529      3237      2255      2726      2235      2779
dram[2]:       1810      2098      1690      2098      1704      1971      3691      4373      2667      3177      2279      2546      2153      2416      1923      2177
dram[3]:       1663      1819      1657      1613      1535      1562      3346      3240      2622      2576      1928      2271      1957      2077      1743      1992
dram[4]:       1686      1589      1592      1515      1478      1476      3711      3541      2739      2610      2093      2162      2106      1968      1730      1706
dram[5]:       2224      1793      2078      1677      2046      1603      5279      3019      3102      2441      3111      2166      2524      1967      2374      1801
dram[6]:       1621      1619      1581      1571      1491      1502      3356      3455      2460      2405      1863      1969      1892      1876      1787      1720
dram[7]:       1536      1737      1514      1530      1466      1620      2815      3226      2725      2603      1945      1895      1854      2020      1798      1760
dram[8]:       1672      1631      1504      1622      1607      1527      3378      2856      2899      3043      2173      2061      1904      1938      1774      1755
dram[9]:       1837      1804      1639      1678      3423      1605      3386      3885      2834      2771      2113      2488      2029      1927      1885      1845
dram[10]:       1655      1667      1540      1625      1580      1549      2698      3237      2845      2326      2130      2040      1875      1866      1717      1707
dram[11]:       1689      1575      1578      1548      1543      1473      3129      2565      2592      2657      2174      1916      2116      1891      1786      1635
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6301      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9350257 n_act=318654 n_pre=318638 n_ref_event=0 n_req=342412 n_rd=329220 n_rd_L2_A=0 n_write=0 n_wr_bk=21731 bw_util=0.137
n_activity=6098316 dram_eff=0.2302
bk0: 20867a 8144725i bk1: 20541a 8178279i bk2: 20359a 8180262i bk3: 20422a 8200623i bk4: 20789a 8129514i bk5: 20156a 8206941i bk6: 21075a 8099411i bk7: 20170a 8219293i bk8: 20968a 8117640i bk9: 20635a 8183703i bk10: 20706a 8140132i bk11: 20588a 8171965i bk12: 20443a 8168953i bk13: 20175a 8196561i bk14: 20619a 8150713i bk15: 20707a 8149617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069411
Row_Buffer_Locality_read = 0.068106
Row_Buffer_Locality_write = 0.101956
Bank_Level_Parallism = 6.016330
Bank_Level_Parallism_Col = 1.897830
Bank_Level_Parallism_Ready = 1.092063
write_to_read_ratio_blp_rw_average = 0.069018
GrpLevelPara = 1.680560 

BW Util details:
bwutil = 0.137041 
total_CMD = 10243697 
util_bw = 1403804 
Wasted_Col = 3467167 
Wasted_Row = 741005 
Idle = 4631721 

BW Util Bottlenecks: 
RCDc_limit = 5390116 
RCDWRc_limit = 107668 
WTRc_limit = 572629 
RTWc_limit = 499866 
CCDLc_limit = 253495 
rwq = 0 
CCDLc_limit_alone = 212651 
WTRc_limit_alone = 553244 
RTWc_limit_alone = 478407 

Commands details: 
total_CMD = 10243697 
n_nop = 9350257 
Read = 329220 
Write = 0 
L2_Alloc = 0 
L2_WB = 21731 
n_act = 318654 
n_pre = 318638 
n_ref = 0 
n_req = 342412 
total_req = 350951 

Dual Bus Interface Util: 
issued_total_row = 637292 
issued_total_col = 350951 
Row_Bus_Util =  0.062213 
CoL_Bus_Util = 0.034260 
Either_Row_CoL_Bus_Util = 0.087219 
Issued_on_Two_Bus_Simul_Util = 0.009255 
issued_two_Eff = 0.106110 
queue_avg = 6.935781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9323758 n_act=329999 n_pre=329983 n_ref_event=0 n_req=356748 n_rd=343430 n_rd_L2_A=0 n_write=0 n_wr_bk=21865 bw_util=0.1426
n_activity=6139325 dram_eff=0.238
bk0: 20712a 8045484i bk1: 22010a 7897622i bk2: 20902a 8019268i bk3: 23001a 7810906i bk4: 20174a 8091173i bk5: 21495a 7968127i bk6: 20766a 8042346i bk7: 22395a 7836592i bk8: 20817a 8029200i bk9: 22326a 7860367i bk10: 21006a 8006195i bk11: 22468a 7834850i bk12: 20466a 8069506i bk13: 21726a 7907437i bk14: 20567a 8045967i bk15: 22599a 7827395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075000
Row_Buffer_Locality_read = 0.073468
Row_Buffer_Locality_write = 0.114507
Bank_Level_Parallism = 6.551707
Bank_Level_Parallism_Col = 1.948118
Bank_Level_Parallism_Ready = 1.095907
write_to_read_ratio_blp_rw_average = 0.073180
GrpLevelPara = 1.715464 

BW Util details:
bwutil = 0.142642 
total_CMD = 10243697 
util_bw = 1461180 
Wasted_Col = 3502453 
Wasted_Row = 706091 
Idle = 4573973 

BW Util Bottlenecks: 
RCDc_limit = 5523055 
RCDWRc_limit = 106044 
WTRc_limit = 580094 
RTWc_limit = 572515 
CCDLc_limit = 274229 
rwq = 0 
CCDLc_limit_alone = 228613 
WTRc_limit_alone = 560874 
RTWc_limit_alone = 546119 

Commands details: 
total_CMD = 10243697 
n_nop = 9323758 
Read = 343430 
Write = 0 
L2_Alloc = 0 
L2_WB = 21865 
n_act = 329999 
n_pre = 329983 
n_ref = 0 
n_req = 356748 
total_req = 365295 

Dual Bus Interface Util: 
issued_total_row = 659982 
issued_total_col = 365295 
Row_Bus_Util =  0.064428 
CoL_Bus_Util = 0.035660 
Either_Row_CoL_Bus_Util = 0.089805 
Issued_on_Two_Bus_Simul_Util = 0.010283 
issued_two_Eff = 0.114505 
queue_avg = 10.232080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9339319 n_act=324537 n_pre=324521 n_ref_event=0 n_req=349294 n_rd=335994 n_rd_L2_A=0 n_write=0 n_wr_bk=21759 bw_util=0.1397
n_activity=6119962 dram_eff=0.2338
bk0: 20695a 8104118i bk1: 21309a 8031339i bk2: 20926a 8063812i bk3: 21029a 8032871i bk4: 20195a 8176362i bk5: 20770a 8073910i bk6: 21065a 8058512i bk7: 21304a 8025856i bk8: 21508a 8017783i bk9: 21310a 8021824i bk10: 20873a 8087535i bk11: 21112a 8022333i bk12: 20513a 8102701i bk13: 20905a 8042442i bk14: 21132a 8031703i bk15: 21348a 8005903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.070914
Row_Buffer_Locality_read = 0.069710
Row_Buffer_Locality_write = 0.101353
Bank_Level_Parallism = 6.295037
Bank_Level_Parallism_Col = 1.930238
Bank_Level_Parallism_Ready = 1.087852
write_to_read_ratio_blp_rw_average = 0.075131
GrpLevelPara = 1.704249 

BW Util details:
bwutil = 0.139697 
total_CMD = 10243697 
util_bw = 1431012 
Wasted_Col = 3490528 
Wasted_Row = 720991 
Idle = 4601166 

BW Util Bottlenecks: 
RCDc_limit = 5461699 
RCDWRc_limit = 108763 
WTRc_limit = 574128 
RTWc_limit = 581654 
CCDLc_limit = 264881 
rwq = 0 
CCDLc_limit_alone = 220249 
WTRc_limit_alone = 555294 
RTWc_limit_alone = 555856 

Commands details: 
total_CMD = 10243697 
n_nop = 9339319 
Read = 335994 
Write = 0 
L2_Alloc = 0 
L2_WB = 21759 
n_act = 324537 
n_pre = 324521 
n_ref = 0 
n_req = 349294 
total_req = 357753 

Dual Bus Interface Util: 
issued_total_row = 649058 
issued_total_col = 357753 
Row_Bus_Util =  0.063362 
CoL_Bus_Util = 0.034924 
Either_Row_CoL_Bus_Util = 0.088286 
Issued_on_Two_Bus_Simul_Util = 0.010000 
issued_two_Eff = 0.113263 
queue_avg = 8.418514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.41851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9351361 n_act=318662 n_pre=318646 n_ref_event=0 n_req=341284 n_rd=328182 n_rd_L2_A=0 n_write=0 n_wr_bk=21657 bw_util=0.1366
n_activity=6110322 dram_eff=0.229
bk0: 20677a 8159946i bk1: 20322a 8197539i bk2: 20398a 8195564i bk3: 20341a 8201170i bk4: 20273a 8208335i bk5: 20022a 8239187i bk6: 20322a 8201032i bk7: 20649a 8170248i bk8: 20939a 8123209i bk9: 20979a 8126809i bk10: 20461a 8183891i bk11: 20835a 8143796i bk12: 20460a 8186726i bk13: 20390a 8192702i bk14: 20706a 8154412i bk15: 20408a 8192139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066311
Row_Buffer_Locality_read = 0.065229
Row_Buffer_Locality_write = 0.093421
Bank_Level_Parallism = 5.955003
Bank_Level_Parallism_Col = 1.892717
Bank_Level_Parallism_Ready = 1.092228
write_to_read_ratio_blp_rw_average = 0.068844
GrpLevelPara = 1.678145 

BW Util details:
bwutil = 0.136607 
total_CMD = 10243697 
util_bw = 1399356 
Wasted_Col = 3482315 
Wasted_Row = 746709 
Idle = 4615317 

BW Util Bottlenecks: 
RCDc_limit = 5404940 
RCDWRc_limit = 108491 
WTRc_limit = 568363 
RTWc_limit = 503354 
CCDLc_limit = 250472 
rwq = 0 
CCDLc_limit_alone = 210097 
WTRc_limit_alone = 549532 
RTWc_limit_alone = 481810 

Commands details: 
total_CMD = 10243697 
n_nop = 9351361 
Read = 328182 
Write = 0 
L2_Alloc = 0 
L2_WB = 21657 
n_act = 318662 
n_pre = 318646 
n_ref = 0 
n_req = 341284 
total_req = 349839 

Dual Bus Interface Util: 
issued_total_row = 637308 
issued_total_col = 349839 
Row_Bus_Util =  0.062215 
CoL_Bus_Util = 0.034152 
Either_Row_CoL_Bus_Util = 0.087111 
Issued_on_Two_Bus_Simul_Util = 0.009256 
issued_two_Eff = 0.106250 
queue_avg = 6.688120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.68812
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9368650 n_act=310364 n_pre=310348 n_ref_event=0 n_req=331999 n_rd=318951 n_rd_L2_A=0 n_write=0 n_wr_bk=21556 bw_util=0.133
n_activity=6082552 dram_eff=0.2239
bk0: 20245a 8283141i bk1: 20065a 8292640i bk2: 19727a 8345736i bk3: 19360a 8405094i bk4: 19854a 8324540i bk5: 19299a 8384718i bk6: 20478a 8260870i bk7: 19900a 8310737i bk8: 20299a 8279033i bk9: 20004a 8309584i bk10: 20554a 8246232i bk11: 19956a 8313509i bk12: 19730a 8329025i bk13: 19338a 8364614i bk14: 20312a 8265720i bk15: 19830a 8329913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065190
Row_Buffer_Locality_read = 0.064035
Row_Buffer_Locality_write = 0.093424
Bank_Level_Parallism = 5.608829
Bank_Level_Parallism_Col = 1.860079
Bank_Level_Parallism_Ready = 1.089391
write_to_read_ratio_blp_rw_average = 0.064974
GrpLevelPara = 1.652798 

BW Util details:
bwutil = 0.132963 
total_CMD = 10243697 
util_bw = 1362028 
Wasted_Col = 3448976 
Wasted_Row = 773623 
Idle = 4659070 

BW Util Bottlenecks: 
RCDc_limit = 5296328 
RCDWRc_limit = 108655 
WTRc_limit = 569704 
RTWc_limit = 454130 
CCDLc_limit = 240283 
rwq = 0 
CCDLc_limit_alone = 202667 
WTRc_limit_alone = 550893 
RTWc_limit_alone = 435325 

Commands details: 
total_CMD = 10243697 
n_nop = 9368650 
Read = 318951 
Write = 0 
L2_Alloc = 0 
L2_WB = 21556 
n_act = 310364 
n_pre = 310348 
n_ref = 0 
n_req = 331999 
total_req = 340507 

Dual Bus Interface Util: 
issued_total_row = 620712 
issued_total_col = 340507 
Row_Bus_Util =  0.060595 
CoL_Bus_Util = 0.033241 
Either_Row_CoL_Bus_Util = 0.085423 
Issued_on_Two_Bus_Simul_Util = 0.008412 
issued_two_Eff = 0.098477 
queue_avg = 5.537392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.53739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9344784 n_act=321690 n_pre=321674 n_ref_event=0 n_req=346291 n_rd=333285 n_rd_L2_A=0 n_write=0 n_wr_bk=21471 bw_util=0.1385
n_activity=6133248 dram_eff=0.2314
bk0: 21256a 8077271i bk1: 20447a 8183783i bk2: 20888a 8132975i bk3: 20472a 8177163i bk4: 20247a 8200694i bk5: 19945a 8228586i bk6: 21458a 8038270i bk7: 20666a 8129818i bk8: 21745a 8009147i bk9: 20343a 8177680i bk10: 21367a 8051903i bk11: 20920a 8111982i bk12: 21009a 8072390i bk13: 20363a 8178620i bk14: 21523a 8043149i bk15: 20636a 8168385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071073
Row_Buffer_Locality_read = 0.069709
Row_Buffer_Locality_write = 0.106028
Bank_Level_Parallism = 6.105538
Bank_Level_Parallism_Col = 1.911411
Bank_Level_Parallism_Ready = 1.091362
write_to_read_ratio_blp_rw_average = 0.069641
GrpLevelPara = 1.689567 

BW Util details:
bwutil = 0.138527 
total_CMD = 10243697 
util_bw = 1419024 
Wasted_Col = 3476684 
Wasted_Row = 743270 
Idle = 4604719 

BW Util Bottlenecks: 
RCDc_limit = 5427472 
RCDWRc_limit = 105506 
WTRc_limit = 568940 
RTWc_limit = 520481 
CCDLc_limit = 262624 
rwq = 0 
CCDLc_limit_alone = 220143 
WTRc_limit_alone = 549692 
RTWc_limit_alone = 497248 

Commands details: 
total_CMD = 10243697 
n_nop = 9344784 
Read = 333285 
Write = 0 
L2_Alloc = 0 
L2_WB = 21471 
n_act = 321690 
n_pre = 321674 
n_ref = 0 
n_req = 346291 
total_req = 354756 

Dual Bus Interface Util: 
issued_total_row = 643364 
issued_total_col = 354756 
Row_Bus_Util =  0.062806 
CoL_Bus_Util = 0.034632 
Either_Row_CoL_Bus_Util = 0.087753 
Issued_on_Two_Bus_Simul_Util = 0.009685 
issued_two_Eff = 0.110363 
queue_avg = 8.216817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.21682
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9354411 n_act=317055 n_pre=317039 n_ref_event=0 n_req=340298 n_rd=327163 n_rd_L2_A=0 n_write=0 n_wr_bk=21617 bw_util=0.1362
n_activity=6131150 dram_eff=0.2275
bk0: 20529a 8168960i bk1: 20627a 8180792i bk2: 20261a 8241072i bk3: 20179a 8210838i bk4: 20084a 8230800i bk5: 19611a 8299532i bk6: 20808a 8141907i bk7: 20521a 8166965i bk8: 20316a 8204478i bk9: 20554a 8171679i bk10: 21280a 8096441i bk11: 20718a 8139899i bk12: 20455a 8176809i bk13: 20157a 8210972i bk14: 20648a 8165391i bk15: 20415a 8178486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068325
Row_Buffer_Locality_read = 0.066850
Row_Buffer_Locality_write = 0.105063
Bank_Level_Parallism = 5.929930
Bank_Level_Parallism_Col = 1.888512
Bank_Level_Parallism_Ready = 1.092189
write_to_read_ratio_blp_rw_average = 0.068958
GrpLevelPara = 1.672612 

BW Util details:
bwutil = 0.136193 
total_CMD = 10243697 
util_bw = 1395120 
Wasted_Col = 3480831 
Wasted_Row = 758524 
Idle = 4609222 

BW Util Bottlenecks: 
RCDc_limit = 5384305 
RCDWRc_limit = 107211 
WTRc_limit = 560876 
RTWc_limit = 503142 
CCDLc_limit = 251393 
rwq = 0 
CCDLc_limit_alone = 210476 
WTRc_limit_alone = 541844 
RTWc_limit_alone = 481257 

Commands details: 
total_CMD = 10243697 
n_nop = 9354411 
Read = 327163 
Write = 0 
L2_Alloc = 0 
L2_WB = 21617 
n_act = 317055 
n_pre = 317039 
n_ref = 0 
n_req = 340298 
total_req = 348780 

Dual Bus Interface Util: 
issued_total_row = 634094 
issued_total_col = 348780 
Row_Bus_Util =  0.061901 
CoL_Bus_Util = 0.034048 
Either_Row_CoL_Bus_Util = 0.086813 
Issued_on_Two_Bus_Simul_Util = 0.009136 
issued_two_Eff = 0.105239 
queue_avg = 6.703798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7038
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9361745 n_act=314701 n_pre=314685 n_ref_event=0 n_req=337246 n_rd=324242 n_rd_L2_A=0 n_write=0 n_wr_bk=21524 bw_util=0.135
n_activity=6116253 dram_eff=0.2261
bk0: 20369a 8217548i bk1: 20449a 8222874i bk2: 20082a 8275248i bk3: 20411a 8223381i bk4: 19637a 8315924i bk5: 20044a 8247784i bk6: 20892a 8168453i bk7: 20186a 8245831i bk8: 20384a 8239525i bk9: 20887a 8160348i bk10: 20189a 8245227i bk11: 20603a 8205107i bk12: 19693a 8309663i bk13: 19654a 8320383i bk14: 20196a 8245013i bk15: 20566a 8200686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066886
Row_Buffer_Locality_read = 0.065729
Row_Buffer_Locality_write = 0.095740
Bank_Level_Parallism = 5.797769
Bank_Level_Parallism_Col = 1.872582
Bank_Level_Parallism_Ready = 1.091591
write_to_read_ratio_blp_rw_average = 0.064944
GrpLevelPara = 1.662028 

BW Util details:
bwutil = 0.135016 
total_CMD = 10243697 
util_bw = 1383064 
Wasted_Col = 3465496 
Wasted_Row = 764721 
Idle = 4630416 

BW Util Bottlenecks: 
RCDc_limit = 5350267 
RCDWRc_limit = 107339 
WTRc_limit = 567953 
RTWc_limit = 458106 
CCDLc_limit = 247390 
rwq = 0 
CCDLc_limit_alone = 209515 
WTRc_limit_alone = 549266 
RTWc_limit_alone = 438918 

Commands details: 
total_CMD = 10243697 
n_nop = 9361745 
Read = 324242 
Write = 0 
L2_Alloc = 0 
L2_WB = 21524 
n_act = 314701 
n_pre = 314685 
n_ref = 0 
n_req = 337246 
total_req = 345766 

Dual Bus Interface Util: 
issued_total_row = 629386 
issued_total_col = 345766 
Row_Bus_Util =  0.061441 
CoL_Bus_Util = 0.033754 
Either_Row_CoL_Bus_Util = 0.086097 
Issued_on_Two_Bus_Simul_Util = 0.009098 
issued_two_Eff = 0.105675 
queue_avg = 6.209208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9356386 n_act=316236 n_pre=316220 n_ref_event=0 n_req=339158 n_rd=326224 n_rd_L2_A=0 n_write=0 n_wr_bk=21477 bw_util=0.1358
n_activity=6112290 dram_eff=0.2275
bk0: 20266a 8197308i bk1: 20286a 8201420i bk2: 20331a 8203094i bk3: 20574a 8162524i bk4: 19867a 8261411i bk5: 19924a 8254454i bk6: 20334a 8204292i bk7: 20393a 8179805i bk8: 20484a 8164930i bk9: 20520a 8161379i bk10: 20254a 8168846i bk11: 20969a 8087113i bk12: 20358a 8178859i bk13: 20285a 8181959i bk14: 20417a 8171670i bk15: 20962a 8114155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067615
Row_Buffer_Locality_read = 0.066546
Row_Buffer_Locality_write = 0.094557
Bank_Level_Parallism = 5.964306
Bank_Level_Parallism_Col = 1.883222
Bank_Level_Parallism_Ready = 1.093009
write_to_read_ratio_blp_rw_average = 0.067317
GrpLevelPara = 1.671364 

BW Util details:
bwutil = 0.135772 
total_CMD = 10243697 
util_bw = 1390804 
Wasted_Col = 3469451 
Wasted_Row = 757805 
Idle = 4625637 

BW Util Bottlenecks: 
RCDc_limit = 5370158 
RCDWRc_limit = 107026 
WTRc_limit = 561807 
RTWc_limit = 484410 
CCDLc_limit = 247228 
rwq = 0 
CCDLc_limit_alone = 207677 
WTRc_limit_alone = 542925 
RTWc_limit_alone = 463741 

Commands details: 
total_CMD = 10243697 
n_nop = 9356386 
Read = 326224 
Write = 0 
L2_Alloc = 0 
L2_WB = 21477 
n_act = 316236 
n_pre = 316220 
n_ref = 0 
n_req = 339158 
total_req = 347701 

Dual Bus Interface Util: 
issued_total_row = 632456 
issued_total_col = 347701 
Row_Bus_Util =  0.061741 
CoL_Bus_Util = 0.033943 
Either_Row_CoL_Bus_Util = 0.086620 
Issued_on_Two_Bus_Simul_Util = 0.009064 
issued_two_Eff = 0.104637 
queue_avg = 6.723712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9351094 n_act=319236 n_pre=319220 n_ref_event=0 n_req=342445 n_rd=329299 n_rd_L2_A=0 n_write=0 n_wr_bk=21649 bw_util=0.137
n_activity=6122236 dram_eff=0.2293
bk0: 20590a 8140609i bk1: 20404a 8164811i bk2: 20762a 8143314i bk3: 20265a 8194811i bk4: 20496a 8171763i bk5: 19830a 8238781i bk6: 21108a 8096773i bk7: 20399a 8182029i bk8: 20851a 8116374i bk9: 20731a 8147298i bk10: 21160a 8080988i bk11: 20261a 8188891i bk12: 20595a 8158511i bk13: 20074a 8204090i bk14: 21065a 8112162i bk15: 20708a 8130451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067804
Row_Buffer_Locality_read = 0.066711
Row_Buffer_Locality_write = 0.095162
Bank_Level_Parallism = 6.018885
Bank_Level_Parallism_Col = 1.895631
Bank_Level_Parallism_Ready = 1.086410
write_to_read_ratio_blp_rw_average = 0.070206
GrpLevelPara = 1.679672 

BW Util details:
bwutil = 0.137040 
total_CMD = 10243697 
util_bw = 1403792 
Wasted_Col = 3483030 
Wasted_Row = 750517 
Idle = 4606358 

BW Util Bottlenecks: 
RCDc_limit = 5405258 
RCDWRc_limit = 108657 
WTRc_limit = 572969 
RTWc_limit = 515557 
CCDLc_limit = 253611 
rwq = 0 
CCDLc_limit_alone = 213104 
WTRc_limit_alone = 554340 
RTWc_limit_alone = 493679 

Commands details: 
total_CMD = 10243697 
n_nop = 9351094 
Read = 329299 
Write = 0 
L2_Alloc = 0 
L2_WB = 21649 
n_act = 319236 
n_pre = 319220 
n_ref = 0 
n_req = 342445 
total_req = 350948 

Dual Bus Interface Util: 
issued_total_row = 638456 
issued_total_col = 350948 
Row_Bus_Util =  0.062327 
CoL_Bus_Util = 0.034260 
Either_Row_CoL_Bus_Util = 0.087137 
Issued_on_Two_Bus_Simul_Util = 0.009450 
issued_two_Eff = 0.108448 
queue_avg = 7.163688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.16369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9347986 n_act=319643 n_pre=319627 n_ref_event=0 n_req=343071 n_rd=329926 n_rd_L2_A=0 n_write=0 n_wr_bk=21874 bw_util=0.1374
n_activity=6129191 dram_eff=0.2296
bk0: 21296a 8081173i bk1: 20315a 8188107i bk2: 20579a 8163137i bk3: 20063a 8213522i bk4: 19912a 8228679i bk5: 19918a 8248157i bk6: 21290a 8074906i bk7: 20894a 8128757i bk8: 20943a 8119204i bk9: 20926a 8119875i bk10: 20623a 8141249i bk11: 20608a 8138714i bk12: 20702a 8144426i bk13: 20033a 8239917i bk14: 21086a 8104747i bk15: 20738a 8149233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068318
Row_Buffer_Locality_read = 0.067039
Row_Buffer_Locality_write = 0.100418
Bank_Level_Parallism = 6.012015
Bank_Level_Parallism_Col = 1.897580
Bank_Level_Parallism_Ready = 1.093144
write_to_read_ratio_blp_rw_average = 0.069601
GrpLevelPara = 1.679652 

BW Util details:
bwutil = 0.137372 
total_CMD = 10243697 
util_bw = 1407200 
Wasted_Col = 3486215 
Wasted_Row = 748139 
Idle = 4602143 

BW Util Bottlenecks: 
RCDc_limit = 5416024 
RCDWRc_limit = 107723 
WTRc_limit = 569508 
RTWc_limit = 509368 
CCDLc_limit = 253870 
rwq = 0 
CCDLc_limit_alone = 212948 
WTRc_limit_alone = 550358 
RTWc_limit_alone = 487596 

Commands details: 
total_CMD = 10243697 
n_nop = 9347986 
Read = 329926 
Write = 0 
L2_Alloc = 0 
L2_WB = 21874 
n_act = 319643 
n_pre = 319627 
n_ref = 0 
n_req = 343071 
total_req = 351800 

Dual Bus Interface Util: 
issued_total_row = 639270 
issued_total_col = 351800 
Row_Bus_Util =  0.062406 
CoL_Bus_Util = 0.034343 
Either_Row_CoL_Bus_Util = 0.087440 
Issued_on_Two_Bus_Simul_Util = 0.009309 
issued_two_Eff = 0.106462 
queue_avg = 7.098071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09807
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10243697 n_nop=9348175 n_act=319702 n_pre=319686 n_ref_event=0 n_req=343408 n_rd=330333 n_rd_L2_A=0 n_write=0 n_wr_bk=21656 bw_util=0.1374
n_activity=6119666 dram_eff=0.2301
bk0: 20526a 8157276i bk1: 20561a 8163136i bk2: 20390a 8164080i bk3: 20377a 8176481i bk4: 20421a 8159239i bk5: 20689a 8128325i bk6: 21081a 8103394i bk7: 21131a 8110494i bk8: 20851a 8123555i bk9: 21088a 8105587i bk10: 20496a 8156467i bk11: 20722a 8154172i bk12: 20322a 8178264i bk13: 20360a 8174787i bk14: 20704a 8139590i bk15: 20614a 8150471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.069061
Row_Buffer_Locality_read = 0.067680
Row_Buffer_Locality_write = 0.103939
Bank_Level_Parallism = 6.046735
Bank_Level_Parallism_Col = 1.895100
Bank_Level_Parallism_Ready = 1.090422
write_to_read_ratio_blp_rw_average = 0.068216
GrpLevelPara = 1.679732 

BW Util details:
bwutil = 0.137446 
total_CMD = 10243697 
util_bw = 1407956 
Wasted_Col = 3479669 
Wasted_Row = 744792 
Idle = 4611280 

BW Util Bottlenecks: 
RCDc_limit = 5411599 
RCDWRc_limit = 106772 
WTRc_limit = 570231 
RTWc_limit = 497545 
CCDLc_limit = 255012 
rwq = 0 
CCDLc_limit_alone = 214435 
WTRc_limit_alone = 551497 
RTWc_limit_alone = 475702 

Commands details: 
total_CMD = 10243697 
n_nop = 9348175 
Read = 330333 
Write = 0 
L2_Alloc = 0 
L2_WB = 21656 
n_act = 319702 
n_pre = 319686 
n_ref = 0 
n_req = 343408 
total_req = 351989 

Dual Bus Interface Util: 
issued_total_row = 639388 
issued_total_col = 351989 
Row_Bus_Util =  0.062418 
CoL_Bus_Util = 0.034362 
Either_Row_CoL_Bus_Util = 0.087422 
Issued_on_Two_Bus_Simul_Util = 0.009357 
issued_two_Eff = 0.107038 
queue_avg = 7.267068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.26707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1083598, Miss = 167658, Miss_rate = 0.155, Pending_hits = 1008, Reservation_fails = 3762
L2_cache_bank[1]: Access = 886578, Miss = 165226, Miss_rate = 0.186, Pending_hits = 906, Reservation_fails = 4278
L2_cache_bank[2]: Access = 914638, Miss = 167250, Miss_rate = 0.183, Pending_hits = 1088, Reservation_fails = 3623
L2_cache_bank[3]: Access = 883733, Miss = 179860, Miss_rate = 0.204, Pending_hits = 1206, Reservation_fails = 3104
L2_cache_bank[4]: Access = 904874, Miss = 168747, Miss_rate = 0.186, Pending_hits = 1012, Reservation_fails = 4491
L2_cache_bank[5]: Access = 937258, Miss = 170927, Miss_rate = 0.182, Pending_hits = 1128, Reservation_fails = 5193
L2_cache_bank[6]: Access = 883987, Miss = 166074, Miss_rate = 0.188, Pending_hits = 882, Reservation_fails = 2988
L2_cache_bank[7]: Access = 902339, Miss = 165782, Miss_rate = 0.184, Pending_hits = 900, Reservation_fails = 3539
L2_cache_bank[8]: Access = 946576, Miss = 163047, Miss_rate = 0.172, Pending_hits = 901, Reservation_fails = 4804
L2_cache_bank[9]: Access = 910444, Miss = 159600, Miss_rate = 0.175, Pending_hits = 853, Reservation_fails = 3669
L2_cache_bank[10]: Access = 897404, Miss = 171338, Miss_rate = 0.191, Pending_hits = 1162, Reservation_fails = 3193
L2_cache_bank[11]: Access = 855491, Miss = 165636, Miss_rate = 0.194, Pending_hits = 942, Reservation_fails = 2270
L2_cache_bank[12]: Access = 875653, Miss = 166225, Miss_rate = 0.190, Pending_hits = 916, Reservation_fails = 3459
L2_cache_bank[13]: Access = 892182, Miss = 164626, Miss_rate = 0.185, Pending_hits = 914, Reservation_fails = 1162
L2_cache_bank[14]: Access = 869376, Miss = 163285, Miss_rate = 0.188, Pending_hits = 850, Reservation_fails = 3128
L2_cache_bank[15]: Access = 890531, Miss = 164640, Miss_rate = 0.185, Pending_hits = 877, Reservation_fails = 2687
L2_cache_bank[16]: Access = 930039, Miss = 164151, Miss_rate = 0.176, Pending_hits = 919, Reservation_fails = 2737
L2_cache_bank[17]: Access = 888933, Miss = 165750, Miss_rate = 0.186, Pending_hits = 935, Reservation_fails = 2082
L2_cache_bank[18]: Access = 1043452, Miss = 168459, Miss_rate = 0.161, Pending_hits = 1009, Reservation_fails = 4197
L2_cache_bank[19]: Access = 927478, Miss = 164504, Miss_rate = 0.177, Pending_hits = 948, Reservation_fails = 4718
L2_cache_bank[20]: Access = 889613, Miss = 168263, Miss_rate = 0.189, Pending_hits = 1002, Reservation_fails = 4226
L2_cache_bank[21]: Access = 878635, Miss = 165327, Miss_rate = 0.188, Pending_hits = 913, Reservation_fails = 3717
L2_cache_bank[22]: Access = 884109, Miss = 166623, Miss_rate = 0.188, Pending_hits = 942, Reservation_fails = 3813
L2_cache_bank[23]: Access = 847137, Miss = 167374, Miss_rate = 0.198, Pending_hits = 952, Reservation_fails = 1983
L2_total_cache_accesses = 21824058
L2_total_cache_misses = 4000372
L2_total_cache_miss_rate = 0.1833
L2_total_cache_pending_hits = 23165
L2_total_cache_reservation_fails = 82823
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17544295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2307906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1648343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23165
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21523709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 300349
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 236
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 82447
L2_cache_data_port_util = 0.186
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=21824058
icnt_total_pkts_simt_to_mem=21824058
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21824058
Req_Network_cycles = 3994477
Req_Network_injected_packets_per_cycle =       5.4636 
Req_Network_conflicts_per_cycle =       4.4931
Req_Network_conflicts_per_cycle_util =       6.7756
Req_Bank_Level_Parallism =       8.2390
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.6832
Req_Network_out_buffer_full_per_cycle =       0.0721
Req_Network_out_buffer_avg_util =       5.6039

Reply_Network_injected_packets_num = 21824058
Reply_Network_cycles = 3994477
Reply_Network_injected_packets_per_cycle =        5.4636
Reply_Network_conflicts_per_cycle =        4.2537
Reply_Network_conflicts_per_cycle_util =       6.4376
Reply_Bank_Level_Parallism =       8.2686
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5277
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1821
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 1 min, 7 sec (18067 sec)
gpgpu_simulation_rate = 6429 (inst/sec)
gpgpu_simulation_rate = 221 (cycle/sec)
gpgpu_silicon_slowdown = 6176470x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (133,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 133901
gpu_sim_insn = 4520442
gpu_ipc =      33.7596
gpu_tot_sim_cycle = 4128378
gpu_tot_sim_insn = 120679686
gpu_tot_ipc =      29.2317
gpu_tot_issued_cta = 1383
gpu_occupancy = 72.3941% 
gpu_tot_occupancy = 70.3639% 
max_total_param_size = 0
gpu_stall_dramfull = 2347887
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5693
partiton_level_parallism_total  =       5.4346
partiton_level_parallism_util =       6.7591
partiton_level_parallism_util_total  =       8.7018
L2_BW  =     199.5858 GB/Sec
L2_BW_total  =     237.3813 GB/Sec
gpu_total_sim_rate=6455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 990798, Miss = 729028, Miss_rate = 0.736, Pending_hits = 18948, Reservation_fails = 667367
	L1D_cache_core[1]: Access = 943166, Miss = 681574, Miss_rate = 0.723, Pending_hits = 17791, Reservation_fails = 627772
	L1D_cache_core[2]: Access = 978891, Miss = 714106, Miss_rate = 0.730, Pending_hits = 18420, Reservation_fails = 678212
	L1D_cache_core[3]: Access = 1073666, Miss = 757897, Miss_rate = 0.706, Pending_hits = 19178, Reservation_fails = 719002
	L1D_cache_core[4]: Access = 1052069, Miss = 732895, Miss_rate = 0.697, Pending_hits = 19276, Reservation_fails = 732418
	L1D_cache_core[5]: Access = 1065549, Miss = 774734, Miss_rate = 0.727, Pending_hits = 20288, Reservation_fails = 750711
	L1D_cache_core[6]: Access = 964359, Miss = 712310, Miss_rate = 0.739, Pending_hits = 18645, Reservation_fails = 740206
	L1D_cache_core[7]: Access = 1006592, Miss = 702836, Miss_rate = 0.698, Pending_hits = 17955, Reservation_fails = 617805
	L1D_cache_core[8]: Access = 1040801, Miss = 735356, Miss_rate = 0.707, Pending_hits = 18808, Reservation_fails = 668067
	L1D_cache_core[9]: Access = 1012569, Miss = 737395, Miss_rate = 0.728, Pending_hits = 19591, Reservation_fails = 704933
	L1D_cache_core[10]: Access = 958705, Miss = 723429, Miss_rate = 0.755, Pending_hits = 19875, Reservation_fails = 743435
	L1D_cache_core[11]: Access = 935492, Miss = 681857, Miss_rate = 0.729, Pending_hits = 17490, Reservation_fails = 651590
	L1D_cache_core[12]: Access = 966717, Miss = 717191, Miss_rate = 0.742, Pending_hits = 18918, Reservation_fails = 677536
	L1D_cache_core[13]: Access = 1017517, Miss = 770308, Miss_rate = 0.757, Pending_hits = 20272, Reservation_fails = 766210
	L1D_cache_core[14]: Access = 901456, Miss = 664394, Miss_rate = 0.737, Pending_hits = 16904, Reservation_fails = 655260
	L1D_cache_core[15]: Access = 928583, Miss = 689132, Miss_rate = 0.742, Pending_hits = 18150, Reservation_fails = 673596
	L1D_cache_core[16]: Access = 1027545, Miss = 749664, Miss_rate = 0.730, Pending_hits = 19185, Reservation_fails = 648950
	L1D_cache_core[17]: Access = 1006881, Miss = 741577, Miss_rate = 0.737, Pending_hits = 18795, Reservation_fails = 665749
	L1D_cache_core[18]: Access = 924165, Miss = 667992, Miss_rate = 0.723, Pending_hits = 17667, Reservation_fails = 627064
	L1D_cache_core[19]: Access = 996987, Miss = 728997, Miss_rate = 0.731, Pending_hits = 18676, Reservation_fails = 675663
	L1D_cache_core[20]: Access = 919657, Miss = 661105, Miss_rate = 0.719, Pending_hits = 16928, Reservation_fails = 647849
	L1D_cache_core[21]: Access = 1002259, Miss = 745329, Miss_rate = 0.744, Pending_hits = 19786, Reservation_fails = 704852
	L1D_cache_core[22]: Access = 1051013, Miss = 792176, Miss_rate = 0.754, Pending_hits = 20997, Reservation_fails = 792315
	L1D_cache_core[23]: Access = 1040208, Miss = 776795, Miss_rate = 0.747, Pending_hits = 20736, Reservation_fails = 779557
	L1D_cache_core[24]: Access = 902157, Miss = 676908, Miss_rate = 0.750, Pending_hits = 17611, Reservation_fails = 691696
	L1D_cache_core[25]: Access = 952309, Miss = 708083, Miss_rate = 0.744, Pending_hits = 19730, Reservation_fails = 706139
	L1D_cache_core[26]: Access = 938956, Miss = 714923, Miss_rate = 0.761, Pending_hits = 18570, Reservation_fails = 669200
	L1D_cache_core[27]: Access = 1022251, Miss = 755197, Miss_rate = 0.739, Pending_hits = 19206, Reservation_fails = 689469
	L1D_cache_core[28]: Access = 937984, Miss = 696956, Miss_rate = 0.743, Pending_hits = 18453, Reservation_fails = 712151
	L1D_cache_core[29]: Access = 993085, Miss = 741269, Miss_rate = 0.746, Pending_hits = 19439, Reservation_fails = 734539
	L1D_total_cache_accesses = 29552387
	L1D_total_cache_misses = 21681413
	L1D_total_cache_miss_rate = 0.7337
	L1D_total_cache_pending_hits = 566288
	L1D_total_cache_reservation_fails = 20819313
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.253
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7271502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 566288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19381044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20817305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2027878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 566300
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29246712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 305675

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5197188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15207143
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1383, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18420, 17382, 16374, 17945, 16779, 20950, 19048, 19928, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 596780288
gpgpu_n_tot_w_icount = 18649384
gpgpu_n_stall_shd_mem = 14493059
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22130213
gpgpu_n_mem_write_global = 305675
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30972092
gpgpu_n_store_insn = 359216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2831360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13521279
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 971780
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4370976	W0_Idle:19449996	W0_Scoreboard:295554988	W1:7396202	W2:2409308	W3:1313922	W4:869529	W5:657835	W6:541275	W7:451923	W8:383238	W9:337366	W10:297376	W11:271797	W12:240101	W13:221061	W14:205928	W15:198326	W16:181107	W17:171923	W18:160610	W19:152210	W20:142624	W21:138578	W22:138992	W23:137932	W24:140291	W25:136963	W26:134847	W27:128662	W28:124396	W29:124054	W30:123114	W31:119352	W32:598542
single_issue_nums: WS0:4685344	WS1:4613591	WS2:4683112	WS3:4667337	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171271280 {8:21408910,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12227000 {40:305675,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28852120 {40:721303,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 856356400 {40:21408910,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2445400 {8:305675,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28852120 {40:721303,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 434 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2171503 	37658 	80848 	173924 	275837 	278112 	325913 	420260 	410850 	130423 	11583 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8010604 	10900028 	2083092 	1047632 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	374393 	82410 	40516 	33140 	13479515 	3165265 	2199405 	1433933 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9468681 	4521666 	3447115 	2504819 	1688292 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14644 	16600 	2591 	3056 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.084891  1.079427  1.092545  1.082026  1.080137  1.075192  1.079180  1.077842  1.084716  1.088295  1.091747  1.081870  1.075489  1.074076  1.077899  1.086147 
dram[1]:  1.080475  1.082624  1.096787  1.109626  1.074108  1.079437  1.077831  1.084900  1.078177  1.082846  1.082713  1.099833  1.074298  1.079812  1.076706  1.105921 
dram[2]:  1.084731  1.090311  1.079620  1.088511  1.075034  1.085348  1.086834  1.083419  1.087041  1.086439  1.076490  1.079728  1.074574  1.080851  1.082859  1.081173 
dram[3]:  1.076524  1.079677  1.079946  1.076893  1.078674  1.072970  1.078459  1.083193  1.086536  1.075922  1.075384  1.074882  1.074455  1.076472  1.075942  1.071566 
dram[4]:  1.080847  1.082541  1.079431  1.080995  1.075055  1.071029  1.076458  1.074820  1.074207  1.079721  1.079004  1.074014  1.073369  1.074881  1.075184  1.081191 
dram[5]:  1.088813  1.079333  1.092221  1.081209  1.079937  1.072820  1.086873  1.078352  1.091069  1.073478  1.082712  1.078971  1.076996  1.072032  1.095378  1.080476 
dram[6]:  1.088261  1.083881  1.079077  1.082496  1.076442  1.071590  1.082808  1.081911  1.078777  1.077729  1.079190  1.072704  1.075800  1.073954  1.077879  1.074950 
dram[7]:  1.081756  1.080572  1.077461  1.080114  1.079215  1.076119  1.083037  1.074128  1.077161  1.078078  1.072189  1.080377  1.072687  1.074262  1.074449  1.079083 
dram[8]:  1.080472  1.083848  1.078926  1.087360  1.076191  1.083160  1.076003  1.076503  1.080157  1.080940  1.073036  1.077231  1.081636  1.075347  1.076659  1.082649 
dram[9]:  1.077370  1.078280  1.079642  1.085209  1.078484  1.075120  1.080531  1.076744  1.083843  1.081540  1.078988  1.079261  1.074262  1.072940  1.081377  1.079540 
dram[10]:  1.086138  1.080428  1.084655  1.079182  1.070689  1.074456  1.087009  1.087163  1.084267  1.079668  1.074421  1.081088  1.071588  1.075348  1.084235  1.076967 
dram[11]:  1.082734  1.080964  1.080945  1.081097  1.079767  1.078746  1.087978  1.075549  1.082435  1.084269  1.079551  1.077797  1.073866  1.072719  1.084732  1.073661 
average row locality = 4317701/3997488 = 1.080104
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21960     21560     21675     21413     21902     21193     22172     21256     22112     21766     21870     21575     21606     21168     21665     21733 
dram[1]:     21678     22954     21805     23932     21159     22481     21755     23447     21936     23360     21947     23425     21470     22685     21668     23632 
dram[2]:     21808     22375     21955     22009     21244     21811     22196     22411     22505     22451     21870     22163     21538     21969     22155     22404 
dram[3]:     21713     21330     21431     21423     21237     21050     21406     21701     22171     22061     21492     21880     21515     21360     21726     21401 
dram[4]:     21243     21248     20781     20525     20869     20259     21485     20959     21290     21141     21616     20997     20759     20377     21328     20983 
dram[5]:     22297     21415     21969     21493     21206     20961     22420     21697     22773     21448     22369     21907     21964     21355     22578     21643 
dram[6]:     21588     21579     21287     21118     21074     20550     21844     21466     21338     21559     22343     21715     21475     21141     21645     21403 
dram[7]:     21466     21443     21056     21441     20704     20943     21961     21155     21421     21838     21208     21575     20746     20569     21268     21538 
dram[8]:     21338     21435     21417     21695     20842     21047     21330     21457     21494     21584     21236     22000     21427     21316     21427     22095 
dram[9]:     21608     21354     21795     21336     21615     20914     22134     21420     21975     21813     22214     21347     21637     21096     22185     21680 
dram[10]:     22403     21338     21688     21152     21007     20942     22389     22018     22101     22007     21632     21627     21658     20999     22176     21767 
dram[11]:     21616     21620     21476     21481     21444     21606     22145     22110     21921     22144     21541     21719     21301     21400     21823     21581 
total dram reads = 4155628
bank skew: 23932/20259 = 1.18
chip skew: 359334/335860 = 1.07
number of total write accesses:
dram[0]:      1413      1380      1354      1382      1361      1322      1358      1353      1394      1357      1425      1502      1387      1440      1397      1439 
dram[1]:      1376      1381      1374      1437      1306      1365      1301      1345      1366      1408      1437      1484      1448      1523      1386      1442 
dram[2]:      1364      1387      1396      1384      1373      1332      1397      1397      1373      1367      1435      1414      1416      1420      1394      1415 
dram[3]:      1406      1376      1339      1349      1309      1347      1318      1347      1428      1408      1423      1431      1427      1429      1387      1400 
dram[4]:      1381      1400      1357      1335      1317      1306      1313      1331      1385      1394      1495      1418      1417      1431      1389      1358 
dram[5]:      1377      1383      1306      1342      1323      1336      1322      1433      1363      1355      1414      1442      1411      1422      1373      1378 
dram[6]:      1460      1431      1310      1395      1274      1319      1357      1353      1381      1418      1456      1415      1407      1396      1377      1386 
dram[7]:      1438      1380      1370      1369      1318      1290      1390      1356      1377      1402      1397      1463      1365      1360      1352      1388 
dram[8]:      1383      1419      1387      1326      1269      1298      1396      1325      1366      1418      1397      1418      1400      1432      1363      1382 
dram[9]:      1335      1399      1394      1382      1342      1356      1324      1353      1405      1378      1430      1394      1420      1433      1455      1354 
dram[10]:      1418      1435      1366      1319      1310      1391      1437      1367      1387      1425      1428      1457      1469      1439      1402      1355 
dram[11]:      1372      1400      1313      1353      1345      1299      1354      1367      1447      1400      1442      1417      1447      1407      1374      1390 
total dram writes = 265853
bank skew: 1523/1269 = 1.20
chip skew: 22405/21979 = 1.02
average mf latency per bank:
dram[0]:       1657      1597      1713      1523      1584      1627      3127      2935      2676      2489      4760      2234      1999      2025      1807      1834
dram[1]:       2017      2362      1913      2365      1886      2250      4134      5136      3086      3825      2486      3166      2226      2673      2215      2729
dram[2]:       1812      2077      1692      2075      1703      1953      3640      4290      2650      3114      2262      2510      2160      2396      1921      2154
dram[3]:       1694      1801      1671      1594      1555      1550      3319      3165      2622      2517      1933      2236      1971      2051      1753      1976
dram[4]:       1691      1647      1604      1563      1484      1511      3655      3542      2704      2631      2093      2203      2123      2025      1745      1764
dram[5]:       2188      1769      2047      1658      2022      1585      5145      2952      3024      2390      3042      2134      2479      1939      2328      1778
dram[6]:       1609      1606      1567      1558      1484      1494      3291      3394      2419      2359      1845      1942      1868      1865      1766      1708
dram[7]:       1535      1738      1511      1526      1463      1623      2770      3188      2690      2562      1926      1883      1848      2025      1789      1752
dram[8]:       1657      1663      1493      1647      1593      1564      3308      2836      2853      3053      2138      2066      1880      1957      1761      1776
dram[9]:       1842      1786      1638      1659      3412      1590      3359      3821      2809      2718      2108      2459      2024      1910      1894      1826
dram[10]:       1656      1679      1533      1630      1578      1546      2673      3183      2796      2299      2110      2034      1862      1857      1710      1710
dram[11]:       1683      1569      1567      1534      1532      1459      3059      2527      2540      2605      2140      1885      2097      1866      1774      1624
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9653204 n_act=332942 n_pre=332926 n_ref_event=0 n_req=360226 n_rd=346626 n_rd_L2_A=0 n_write=0 n_wr_bk=22264 bw_util=0.1394
n_activity=6322738 dram_eff=0.2334
bk0: 21960a 8350376i bk1: 21560a 8387403i bk2: 21675a 8372285i bk3: 21413a 8421379i bk4: 21902a 8338131i bk5: 21193a 8419075i bk6: 22172a 8304044i bk7: 21256a 8428765i bk8: 22112a 8321020i bk9: 21766a 8384748i bk10: 21870a 8338782i bk11: 21575a 8383054i bk12: 21606a 8365366i bk13: 21168a 8399817i bk14: 21665a 8359098i bk15: 21733a 8359186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075766
Row_Buffer_Locality_read = 0.074680
Row_Buffer_Locality_write = 0.103456
Bank_Level_Parallism = 6.184227
Bank_Level_Parallism_Col = 1.922155
Bank_Level_Parallism_Ready = 1.093351
write_to_read_ratio_blp_rw_average = 0.071700
GrpLevelPara = 1.696672 

BW Util details:
bwutil = 0.139374 
total_CMD = 10587080 
util_bw = 1475560 
Wasted_Col = 3588010 
Wasted_Row = 757058 
Idle = 4766452 

BW Util Bottlenecks: 
RCDc_limit = 5602426 
RCDWRc_limit = 110340 
WTRc_limit = 588864 
RTWc_limit = 555999 
CCDLc_limit = 271258 
rwq = 0 
CCDLc_limit_alone = 226716 
WTRc_limit_alone = 568981 
RTWc_limit_alone = 531340 

Commands details: 
total_CMD = 10587080 
n_nop = 9653204 
Read = 346626 
Write = 0 
L2_Alloc = 0 
L2_WB = 22264 
n_act = 332942 
n_pre = 332926 
n_ref = 0 
n_req = 360226 
total_req = 368890 

Dual Bus Interface Util: 
issued_total_row = 665868 
issued_total_col = 368890 
Row_Bus_Util =  0.062894 
CoL_Bus_Util = 0.034843 
Either_Row_CoL_Bus_Util = 0.088209 
Issued_on_Two_Bus_Simul_Util = 0.009529 
issued_two_Eff = 0.108025 
queue_avg = 7.580659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.58066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9628849 n_act=343652 n_pre=343636 n_ref_event=0 n_req=373050 n_rd=359334 n_rd_L2_A=0 n_write=0 n_wr_bk=22379 bw_util=0.1442
n_activity=6361618 dram_eff=0.24
bk0: 21678a 8288665i bk1: 22954a 8142951i bk2: 21805a 8274893i bk3: 23932a 8062864i bk4: 21159a 8334334i bk5: 22481a 8209762i bk6: 21755a 8280238i bk7: 23447a 8069353i bk8: 21936a 8255291i bk9: 23360a 8090603i bk10: 21947a 8248572i bk11: 23425a 8071111i bk12: 21470a 8306716i bk13: 22685a 8147652i bk14: 21668a 8271995i bk15: 23632a 8058960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078823
Row_Buffer_Locality_read = 0.077440
Row_Buffer_Locality_write = 0.115048
Bank_Level_Parallism = 6.610049
Bank_Level_Parallism_Col = 1.957390
Bank_Level_Parallism_Ready = 1.095844
write_to_read_ratio_blp_rw_average = 0.073570
GrpLevelPara = 1.722342 

BW Util details:
bwutil = 0.144218 
total_CMD = 10587080 
util_bw = 1526852 
Wasted_Col = 3626109 
Wasted_Row = 723490 
Idle = 4710629 

BW Util Bottlenecks: 
RCDc_limit = 5735409 
RCDWRc_limit = 108782 
WTRc_limit = 595934 
RTWc_limit = 601140 
CCDLc_limit = 288657 
rwq = 0 
CCDLc_limit_alone = 241039 
WTRc_limit_alone = 576307 
RTWc_limit_alone = 573149 

Commands details: 
total_CMD = 10587080 
n_nop = 9628849 
Read = 359334 
Write = 0 
L2_Alloc = 0 
L2_WB = 22379 
n_act = 343652 
n_pre = 343636 
n_ref = 0 
n_req = 373050 
total_req = 381713 

Dual Bus Interface Util: 
issued_total_row = 687288 
issued_total_col = 381713 
Row_Bus_Util =  0.064918 
CoL_Bus_Util = 0.036055 
Either_Row_CoL_Bus_Util = 0.090509 
Issued_on_Two_Bus_Simul_Util = 0.010463 
issued_two_Eff = 0.115598 
queue_avg = 10.331207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9643395 n_act=338569 n_pre=338553 n_ref_event=0 n_req=366558 n_rd=352864 n_rd_L2_A=0 n_write=0 n_wr_bk=22264 bw_util=0.1417
n_activity=6342239 dram_eff=0.2366
bk0: 21808a 8312497i bk1: 22375a 8241842i bk2: 21955a 8286872i bk3: 22009a 8257054i bk4: 21244a 8391620i bk5: 21811a 8294851i bk6: 22196a 8262972i bk7: 22411a 8231266i bk8: 22505a 8233429i bk9: 22451a 8222949i bk10: 21870a 8302458i bk11: 22163a 8233003i bk12: 21538a 8315656i bk13: 21969a 8246956i bk14: 22155a 8245635i bk15: 22404a 8214338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076392
Row_Buffer_Locality_read = 0.075386
Row_Buffer_Locality_write = 0.102308
Bank_Level_Parallism = 6.436834
Bank_Level_Parallism_Col = 1.947227
Bank_Level_Parallism_Ready = 1.090193
write_to_read_ratio_blp_rw_average = 0.076301
GrpLevelPara = 1.716007 

BW Util details:
bwutil = 0.141730 
total_CMD = 10587080 
util_bw = 1500512 
Wasted_Col = 3611017 
Wasted_Row = 737673 
Idle = 4737878 

BW Util Bottlenecks: 
RCDc_limit = 5672650 
RCDWRc_limit = 111338 
WTRc_limit = 590516 
RTWc_limit = 619519 
CCDLc_limit = 280714 
rwq = 0 
CCDLc_limit_alone = 233468 
WTRc_limit_alone = 571293 
RTWc_limit_alone = 591496 

Commands details: 
total_CMD = 10587080 
n_nop = 9643395 
Read = 352864 
Write = 0 
L2_Alloc = 0 
L2_WB = 22264 
n_act = 338569 
n_pre = 338553 
n_ref = 0 
n_req = 366558 
total_req = 375128 

Dual Bus Interface Util: 
issued_total_row = 677122 
issued_total_col = 375128 
Row_Bus_Util =  0.063957 
CoL_Bus_Util = 0.035433 
Either_Row_CoL_Bus_Util = 0.089136 
Issued_on_Two_Bus_Simul_Util = 0.010254 
issued_two_Eff = 0.115044 
queue_avg = 8.889027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.88903
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9656390 n_act=332632 n_pre=332616 n_ref_event=0 n_req=358351 n_rd=344897 n_rd_L2_A=0 n_write=0 n_wr_bk=22124 bw_util=0.1387
n_activity=6331776 dram_eff=0.2319
bk0: 21713a 8381659i bk1: 21330a 8422043i bk2: 21431a 8414689i bk3: 21423a 8418573i bk4: 21237a 8434251i bk5: 21050a 8459635i bk6: 21406a 8412641i bk7: 21701a 8383275i bk8: 22171a 8326945i bk9: 22061a 8344501i bk10: 21492a 8399001i bk11: 21880a 8359359i bk12: 21515a 8404530i bk13: 21360a 8417543i bk14: 21726a 8372338i bk15: 21401a 8413032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071796
Row_Buffer_Locality_read = 0.070928
Row_Buffer_Locality_write = 0.094024
Bank_Level_Parallism = 6.094253
Bank_Level_Parallism_Col = 1.909656
Bank_Level_Parallism_Ready = 1.094025
write_to_read_ratio_blp_rw_average = 0.069815
GrpLevelPara = 1.689947 

BW Util details:
bwutil = 0.138668 
total_CMD = 10587080 
util_bw = 1468084 
Wasted_Col = 3602448 
Wasted_Row = 763444 
Idle = 4753104 

BW Util Bottlenecks: 
RCDc_limit = 5616111 
RCDWRc_limit = 110802 
WTRc_limit = 583685 
RTWc_limit = 538446 
CCDLc_limit = 267020 
rwq = 0 
CCDLc_limit_alone = 223971 
WTRc_limit_alone = 564459 
RTWc_limit_alone = 514623 

Commands details: 
total_CMD = 10587080 
n_nop = 9656390 
Read = 344897 
Write = 0 
L2_Alloc = 0 
L2_WB = 22124 
n_act = 332632 
n_pre = 332616 
n_ref = 0 
n_req = 358351 
total_req = 367021 

Dual Bus Interface Util: 
issued_total_row = 665248 
issued_total_col = 367021 
Row_Bus_Util =  0.062836 
CoL_Bus_Util = 0.034667 
Either_Row_CoL_Bus_Util = 0.087908 
Issued_on_Two_Bus_Simul_Util = 0.009595 
issued_two_Eff = 0.109144 
queue_avg = 7.171339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.17134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9672806 n_act=324304 n_pre=324288 n_ref_event=0 n_req=349285 n_rd=335860 n_rd_L2_A=0 n_write=0 n_wr_bk=22027 bw_util=0.1352
n_activity=6304275 dram_eff=0.2271
bk0: 21243a 8505637i bk1: 21248a 8493751i bk2: 20781a 8564958i bk3: 20525a 8609588i bk4: 20869a 8549666i bk5: 20259a 8616162i bk6: 21485a 8478471i bk7: 20959a 8524049i bk8: 21290a 8498849i bk9: 21141a 8513645i bk10: 21616a 8453306i bk11: 20997a 8522736i bk12: 20759a 8541176i bk13: 20377a 8577884i bk14: 21328a 8480337i bk15: 20983a 8535099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071543
Row_Buffer_Locality_read = 0.070616
Row_Buffer_Locality_write = 0.094749
Bank_Level_Parallism = 5.774193
Bank_Level_Parallism_Col = 1.885615
Bank_Level_Parallism_Ready = 1.091369
write_to_read_ratio_blp_rw_average = 0.067793
GrpLevelPara = 1.669687 

BW Util details:
bwutil = 0.135217 
total_CMD = 10587080 
util_bw = 1431548 
Wasted_Col = 3567893 
Wasted_Row = 789963 
Idle = 4797676 

BW Util Bottlenecks: 
RCDc_limit = 5505211 
RCDWRc_limit = 111103 
WTRc_limit = 583236 
RTWc_limit = 508096 
CCDLc_limit = 257768 
rwq = 0 
CCDLc_limit_alone = 216417 
WTRc_limit_alone = 564073 
RTWc_limit_alone = 485908 

Commands details: 
total_CMD = 10587080 
n_nop = 9672806 
Read = 335860 
Write = 0 
L2_Alloc = 0 
L2_WB = 22027 
n_act = 324304 
n_pre = 324288 
n_ref = 0 
n_req = 349285 
total_req = 357887 

Dual Bus Interface Util: 
issued_total_row = 648592 
issued_total_col = 357887 
Row_Bus_Util =  0.061263 
CoL_Bus_Util = 0.033804 
Either_Row_CoL_Bus_Util = 0.086358 
Issued_on_Two_Bus_Simul_Util = 0.008709 
issued_two_Eff = 0.100851 
queue_avg = 6.159343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9649511 n_act=335406 n_pre=335390 n_ref_event=0 n_req=362896 n_rd=349495 n_rd_L2_A=0 n_write=0 n_wr_bk=21980 bw_util=0.1404
n_activity=6355745 dram_eff=0.2338
bk0: 22297a 8308810i bk1: 21415a 8423982i bk2: 21969a 8356827i bk3: 21493a 8410751i bk4: 21206a 8442226i bk5: 20961a 8457296i bk6: 22420a 8271768i bk7: 21697a 8355134i bk8: 22773a 8238256i bk9: 21448a 8402028i bk10: 22369a 8279567i bk11: 21907a 8341768i bk12: 21964a 8308034i bk13: 21355a 8409125i bk14: 22578a 8267513i bk15: 21643a 8402161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075782
Row_Buffer_Locality_read = 0.074599
Row_Buffer_Locality_write = 0.106634
Bank_Level_Parallism = 6.202343
Bank_Level_Parallism_Col = 1.925702
Bank_Level_Parallism_Ready = 1.092721
write_to_read_ratio_blp_rw_average = 0.070640
GrpLevelPara = 1.699121 

BW Util details:
bwutil = 0.140350 
total_CMD = 10587080 
util_bw = 1485900 
Wasted_Col = 3598828 
Wasted_Row = 760840 
Idle = 4741512 

BW Util Bottlenecks: 
RCDc_limit = 5638007 
RCDWRc_limit = 108118 
WTRc_limit = 585259 
RTWc_limit = 554764 
CCDLc_limit = 277801 
rwq = 0 
CCDLc_limit_alone = 232886 
WTRc_limit_alone = 565610 
RTWc_limit_alone = 529498 

Commands details: 
total_CMD = 10587080 
n_nop = 9649511 
Read = 349495 
Write = 0 
L2_Alloc = 0 
L2_WB = 21980 
n_act = 335406 
n_pre = 335390 
n_ref = 0 
n_req = 362896 
total_req = 371475 

Dual Bus Interface Util: 
issued_total_row = 670796 
issued_total_col = 371475 
Row_Bus_Util =  0.063360 
CoL_Bus_Util = 0.035088 
Either_Row_CoL_Bus_Util = 0.088558 
Issued_on_Two_Bus_Simul_Util = 0.009890 
issued_two_Eff = 0.111674 
queue_avg = 8.468729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.46873
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9659338 n_act=330681 n_pre=330665 n_ref_event=0 n_req=356665 n_rd=343125 n_rd_L2_A=0 n_write=0 n_wr_bk=22135 bw_util=0.138
n_activity=6353937 dram_eff=0.2299
bk0: 21588a 8399513i bk1: 21579a 8425873i bk2: 21287a 8474823i bk3: 21118a 8458974i bk4: 21074a 8470708i bk5: 20550a 8545147i bk6: 21844a 8373331i bk7: 21466a 8403843i bk8: 21338a 8433410i bk9: 21559a 8406112i bk10: 22343a 8322375i bk11: 21715a 8373207i bk12: 21475a 8410116i bk13: 21141a 8446812i bk14: 21645a 8402501i bk15: 21403a 8412941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072875
Row_Buffer_Locality_read = 0.071609
Row_Buffer_Locality_write = 0.104948
Bank_Level_Parallism = 6.018883
Bank_Level_Parallism_Col = 1.900100
Bank_Level_Parallism_Ready = 1.093311
write_to_read_ratio_blp_rw_average = 0.069314
GrpLevelPara = 1.680827 

BW Util details:
bwutil = 0.138002 
total_CMD = 10587080 
util_bw = 1461040 
Wasted_Col = 3604181 
Wasted_Row = 775968 
Idle = 4745891 

BW Util Bottlenecks: 
RCDc_limit = 5595333 
RCDWRc_limit = 110030 
WTRc_limit = 577879 
RTWc_limit = 528994 
CCDLc_limit = 265491 
rwq = 0 
CCDLc_limit_alone = 222625 
WTRc_limit_alone = 558355 
RTWc_limit_alone = 505652 

Commands details: 
total_CMD = 10587080 
n_nop = 9659338 
Read = 343125 
Write = 0 
L2_Alloc = 0 
L2_WB = 22135 
n_act = 330681 
n_pre = 330665 
n_ref = 0 
n_req = 356665 
total_req = 365260 

Dual Bus Interface Util: 
issued_total_row = 661346 
issued_total_col = 365260 
Row_Bus_Util =  0.062467 
CoL_Bus_Util = 0.034501 
Either_Row_CoL_Bus_Util = 0.087630 
Issued_on_Two_Bus_Simul_Util = 0.009338 
issued_two_Eff = 0.106564 
queue_avg = 6.941595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94159
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9667243 n_act=328257 n_pre=328241 n_ref_event=0 n_req=353707 n_rd=340332 n_rd_L2_A=0 n_write=0 n_wr_bk=22015 bw_util=0.1369
n_activity=6338063 dram_eff=0.2287
bk0: 21466a 8443627i bk1: 21443a 8457371i bk2: 21056a 8516979i bk3: 21441a 8457038i bk4: 20704a 8544566i bk5: 20943a 8496628i bk6: 21961a 8389678i bk7: 21155a 8478688i bk8: 21421a 8462152i bk9: 21838a 8392761i bk10: 21208a 8471764i bk11: 21575a 8433523i bk12: 20746a 8533260i bk13: 20569a 8559065i bk14: 21268a 8467040i bk15: 21538a 8434808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071986
Row_Buffer_Locality_read = 0.071037
Row_Buffer_Locality_write = 0.096150
Bank_Level_Parallism = 5.907136
Bank_Level_Parallism_Col = 1.884284
Bank_Level_Parallism_Ready = 1.093085
write_to_read_ratio_blp_rw_average = 0.065067
GrpLevelPara = 1.670526 

BW Util details:
bwutil = 0.136902 
total_CMD = 10587080 
util_bw = 1449388 
Wasted_Col = 3586494 
Wasted_Row = 782526 
Idle = 4768672 

BW Util Bottlenecks: 
RCDc_limit = 5558468 
RCDWRc_limit = 109882 
WTRc_limit = 582465 
RTWc_limit = 479479 
CCDLc_limit = 261641 
rwq = 0 
CCDLc_limit_alone = 222048 
WTRc_limit_alone = 563382 
RTWc_limit_alone = 458969 

Commands details: 
total_CMD = 10587080 
n_nop = 9667243 
Read = 340332 
Write = 0 
L2_Alloc = 0 
L2_WB = 22015 
n_act = 328257 
n_pre = 328241 
n_ref = 0 
n_req = 353707 
total_req = 362347 

Dual Bus Interface Util: 
issued_total_row = 656498 
issued_total_col = 362347 
Row_Bus_Util =  0.062009 
CoL_Bus_Util = 0.034225 
Either_Row_CoL_Bus_Util = 0.086883 
Issued_on_Two_Bus_Simul_Util = 0.009352 
issued_two_Eff = 0.107636 
queue_avg = 6.544023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9660520 n_act=330261 n_pre=330245 n_ref_event=0 n_req=356468 n_rd=343140 n_rd_L2_A=0 n_write=0 n_wr_bk=21979 bw_util=0.1379
n_activity=6336728 dram_eff=0.2305
bk0: 21338a 8412428i bk1: 21435a 8405817i bk2: 21417a 8416130i bk3: 21695a 8371237i bk4: 20842a 8488030i bk5: 21047a 8461558i bk6: 21330a 8420869i bk7: 21457a 8392817i bk8: 21494a 8381837i bk9: 21584a 8373411i bk10: 21236a 8387572i bk11: 22000a 8298938i bk12: 21427a 8393599i bk13: 21316a 8400770i bk14: 21427a 8387973i bk15: 22095a 8318706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073547
Row_Buffer_Locality_read = 0.072658
Row_Buffer_Locality_write = 0.096414
Bank_Level_Parallism = 6.114150
Bank_Level_Parallism_Col = 1.903591
Bank_Level_Parallism_Ready = 1.094564
write_to_read_ratio_blp_rw_average = 0.069069
GrpLevelPara = 1.685317 

BW Util details:
bwutil = 0.137949 
total_CMD = 10587080 
util_bw = 1460476 
Wasted_Col = 3589871 
Wasted_Row = 774664 
Idle = 4762069 

BW Util Bottlenecks: 
RCDc_limit = 5580769 
RCDWRc_limit = 109560 
WTRc_limit = 577185 
RTWc_limit = 529298 
CCDLc_limit = 263787 
rwq = 0 
CCDLc_limit_alone = 221201 
WTRc_limit_alone = 557925 
RTWc_limit_alone = 505972 

Commands details: 
total_CMD = 10587080 
n_nop = 9660520 
Read = 343140 
Write = 0 
L2_Alloc = 0 
L2_WB = 21979 
n_act = 330261 
n_pre = 330245 
n_ref = 0 
n_req = 356468 
total_req = 365119 

Dual Bus Interface Util: 
issued_total_row = 660506 
issued_total_col = 365119 
Row_Bus_Util =  0.062388 
CoL_Bus_Util = 0.034487 
Either_Row_CoL_Bus_Util = 0.087518 
Issued_on_Two_Bus_Simul_Util = 0.009357 
issued_two_Eff = 0.106917 
queue_avg = 7.254124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.25412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9655297 n_act=333344 n_pre=333328 n_ref_event=0 n_req=359655 n_rd=346123 n_rd_L2_A=0 n_write=0 n_wr_bk=22154 bw_util=0.1391
n_activity=6346010 dram_eff=0.2321
bk0: 21608a 8366825i bk1: 21354a 8396329i bk2: 21795a 8364577i bk3: 21336a 8417640i bk4: 21615a 8383253i bk5: 20914a 8454803i bk6: 22134a 8314623i bk7: 21420a 8398859i bk8: 21975a 8326652i bk9: 21813a 8359869i bk10: 22214a 8293654i bk11: 21347a 8397145i bk12: 21637a 8374001i bk13: 21096a 8416440i bk14: 22185a 8317495i bk15: 21680a 8356353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073184
Row_Buffer_Locality_read = 0.072321
Row_Buffer_Locality_write = 0.095256
Bank_Level_Parallism = 6.157599
Bank_Level_Parallism_Col = 1.911425
Bank_Level_Parallism_Ready = 1.088127
write_to_read_ratio_blp_rw_average = 0.070838
GrpLevelPara = 1.690958 

BW Util details:
bwutil = 0.139142 
total_CMD = 10587080 
util_bw = 1473108 
Wasted_Col = 3604415 
Wasted_Row = 766958 
Idle = 4742599 

BW Util Bottlenecks: 
RCDc_limit = 5618366 
RCDWRc_limit = 111365 
WTRc_limit = 588850 
RTWc_limit = 547510 
CCDLc_limit = 269095 
rwq = 0 
CCDLc_limit_alone = 226486 
WTRc_limit_alone = 569818 
RTWc_limit_alone = 523933 

Commands details: 
total_CMD = 10587080 
n_nop = 9655297 
Read = 346123 
Write = 0 
L2_Alloc = 0 
L2_WB = 22154 
n_act = 333344 
n_pre = 333328 
n_ref = 0 
n_req = 359655 
total_req = 368277 

Dual Bus Interface Util: 
issued_total_row = 666672 
issued_total_col = 368277 
Row_Bus_Util =  0.062970 
CoL_Bus_Util = 0.034786 
Either_Row_CoL_Bus_Util = 0.088011 
Issued_on_Two_Bus_Simul_Util = 0.009745 
issued_two_Eff = 0.110719 
queue_avg = 7.579330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9651109 n_act=333809 n_pre=333793 n_ref_event=0 n_req=360466 n_rd=346904 n_rd_L2_A=0 n_write=0 n_wr_bk=22405 bw_util=0.1395
n_activity=6355766 dram_eff=0.2324
bk0: 22403a 8291667i bk1: 21338a 8412696i bk2: 21688a 8375168i bk3: 21152a 8432296i bk4: 21007a 8440849i bk5: 20942a 8468917i bk6: 22389a 8283865i bk7: 22018a 8334383i bk8: 22101a 8322737i bk9: 22007a 8331261i bk10: 21632a 8354560i bk11: 21627a 8355216i bk12: 21658a 8365708i bk13: 20999a 8460904i bk14: 22176a 8314470i bk15: 21767a 8367251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073979
Row_Buffer_Locality_read = 0.072885
Row_Buffer_Locality_write = 0.101976
Bank_Level_Parallism = 6.156557
Bank_Level_Parallism_Col = 1.917004
Bank_Level_Parallism_Ready = 1.094562
write_to_read_ratio_blp_rw_average = 0.070979
GrpLevelPara = 1.693041 

BW Util details:
bwutil = 0.139532 
total_CMD = 10587080 
util_bw = 1477236 
Wasted_Col = 3608284 
Wasted_Row = 764358 
Idle = 4737202 

BW Util Bottlenecks: 
RCDc_limit = 5629822 
RCDWRc_limit = 110418 
WTRc_limit = 585727 
RTWc_limit = 551693 
CCDLc_limit = 269791 
rwq = 0 
CCDLc_limit_alone = 225839 
WTRc_limit_alone = 566158 
RTWc_limit_alone = 527310 

Commands details: 
total_CMD = 10587080 
n_nop = 9651109 
Read = 346904 
Write = 0 
L2_Alloc = 0 
L2_WB = 22405 
n_act = 333809 
n_pre = 333793 
n_ref = 0 
n_req = 360466 
total_req = 369309 

Dual Bus Interface Util: 
issued_total_row = 667602 
issued_total_col = 369309 
Row_Bus_Util =  0.063058 
CoL_Bus_Util = 0.034883 
Either_Row_CoL_Bus_Util = 0.088407 
Issued_on_Two_Bus_Simul_Util = 0.009534 
issued_two_Eff = 0.107845 
queue_avg = 7.570240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57024
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10587080 n_nop=9652400 n_act=333748 n_pre=333732 n_ref_event=0 n_req=360374 n_rd=346928 n_rd_L2_A=0 n_write=0 n_wr_bk=22127 bw_util=0.1394
n_activity=6343225 dram_eff=0.2327
bk0: 21616a 8375536i bk1: 21620a 8382459i bk2: 21476a 8384299i bk3: 21481a 8396635i bk4: 21444a 8389900i bk5: 21606a 8369125i bk6: 22145a 8322915i bk7: 22110a 8333025i bk8: 21921a 8341902i bk9: 22144a 8323004i bk10: 21541a 8373458i bk11: 21719a 8378816i bk12: 21301a 8404091i bk13: 21400a 8392665i bk14: 21823a 8353721i bk15: 21581a 8377850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073912
Row_Buffer_Locality_read = 0.072730
Row_Buffer_Locality_write = 0.104418
Bank_Level_Parallism = 6.169362
Bank_Level_Parallism_Col = 1.913438
Bank_Level_Parallism_Ready = 1.091359
write_to_read_ratio_blp_rw_average = 0.069747
GrpLevelPara = 1.692271 

BW Util details:
bwutil = 0.139436 
total_CMD = 10587080 
util_bw = 1476220 
Wasted_Col = 3602054 
Wasted_Row = 761368 
Idle = 4747438 

BW Util Bottlenecks: 
RCDc_limit = 5626378 
RCDWRc_limit = 109196 
WTRc_limit = 585036 
RTWc_limit = 538781 
CCDLc_limit = 271258 
rwq = 0 
CCDLc_limit_alone = 227702 
WTRc_limit_alone = 565921 
RTWc_limit_alone = 514340 

Commands details: 
total_CMD = 10587080 
n_nop = 9652400 
Read = 346928 
Write = 0 
L2_Alloc = 0 
L2_WB = 22127 
n_act = 333748 
n_pre = 333732 
n_ref = 0 
n_req = 360374 
total_req = 369055 

Dual Bus Interface Util: 
issued_total_row = 667480 
issued_total_col = 369055 
Row_Bus_Util =  0.063047 
CoL_Bus_Util = 0.034859 
Either_Row_CoL_Bus_Util = 0.088285 
Issued_on_Two_Bus_Simul_Util = 0.009621 
issued_two_Eff = 0.108973 
queue_avg = 7.628314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.62831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1109408, Miss = 176826, Miss_rate = 0.159, Pending_hits = 1319, Reservation_fails = 4448
L2_cache_bank[1]: Access = 911847, Miss = 173528, Miss_rate = 0.190, Pending_hits = 1152, Reservation_fails = 5610
L2_cache_bank[2]: Access = 941298, Miss = 175294, Miss_rate = 0.186, Pending_hits = 1266, Reservation_fails = 4406
L2_cache_bank[3]: Access = 908685, Miss = 187792, Miss_rate = 0.207, Pending_hits = 1378, Reservation_fails = 4849
L2_cache_bank[4]: Access = 930606, Miss = 177145, Miss_rate = 0.190, Pending_hits = 1236, Reservation_fails = 5434
L2_cache_bank[5]: Access = 963699, Miss = 179465, Miss_rate = 0.186, Pending_hits = 1368, Reservation_fails = 5561
L2_cache_bank[6]: Access = 908789, Miss = 174561, Miss_rate = 0.192, Pending_hits = 1088, Reservation_fails = 4259
L2_cache_bank[7]: Access = 926503, Miss = 174074, Miss_rate = 0.188, Pending_hits = 1089, Reservation_fails = 4797
L2_cache_bank[8]: Access = 974812, Miss = 171251, Miss_rate = 0.176, Pending_hits = 1182, Reservation_fails = 6116
L2_cache_bank[9]: Access = 935853, Miss = 168369, Miss_rate = 0.180, Pending_hits = 1180, Reservation_fails = 4170
L2_cache_bank[10]: Access = 922715, Miss = 179453, Miss_rate = 0.194, Pending_hits = 1389, Reservation_fails = 5699
L2_cache_bank[11]: Access = 878582, Miss = 173795, Miss_rate = 0.198, Pending_hits = 1159, Reservation_fails = 2270
L2_cache_bank[12]: Access = 899949, Miss = 174470, Miss_rate = 0.194, Pending_hits = 1107, Reservation_fails = 4309
L2_cache_bank[13]: Access = 916692, Miss = 172407, Miss_rate = 0.188, Pending_hits = 1116, Reservation_fails = 1969
L2_cache_bank[14]: Access = 894319, Miss = 171705, Miss_rate = 0.192, Pending_hits = 1056, Reservation_fails = 5153
L2_cache_bank[15]: Access = 916348, Miss = 172374, Miss_rate = 0.188, Pending_hits = 1073, Reservation_fails = 4664
L2_cache_bank[16]: Access = 954943, Miss = 172383, Miss_rate = 0.181, Pending_hits = 1132, Reservation_fails = 3206
L2_cache_bank[17]: Access = 913164, Miss = 174498, Miss_rate = 0.191, Pending_hits = 1194, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1076101, Miss = 177027, Miss_rate = 0.165, Pending_hits = 1221, Reservation_fails = 5682
L2_cache_bank[19]: Access = 953706, Miss = 172824, Miss_rate = 0.181, Pending_hits = 1173, Reservation_fails = 6135
L2_cache_bank[20]: Access = 914908, Miss = 176918, Miss_rate = 0.193, Pending_hits = 1238, Reservation_fails = 4226
L2_cache_bank[21]: Access = 903009, Miss = 173714, Miss_rate = 0.192, Pending_hits = 1118, Reservation_fails = 4757
L2_cache_bank[22]: Access = 909268, Miss = 175131, Miss_rate = 0.193, Pending_hits = 1122, Reservation_fails = 4347
L2_cache_bank[23]: Access = 870684, Miss = 175525, Miss_rate = 0.202, Pending_hits = 1113, Reservation_fails = 3321
L2_total_cache_accesses = 22435888
L2_total_cache_misses = 4200529
L2_total_cache_miss_rate = 0.1872
L2_total_cache_pending_hits = 28469
L2_total_cache_reservation_fails = 109060
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17946116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2430991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1724637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28469
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22130213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 305675
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 108503
L2_cache_data_port_util = 0.184
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=22435888
icnt_total_pkts_simt_to_mem=22435888
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22435888
Req_Network_cycles = 4128378
Req_Network_injected_packets_per_cycle =       5.4346 
Req_Network_conflicts_per_cycle =       4.3905
Req_Network_conflicts_per_cycle_util =       6.6160
Req_Bank_Level_Parallism =       8.1893
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.2616
Req_Network_out_buffer_full_per_cycle =       0.0698
Req_Network_out_buffer_avg_util =       5.9256

Reply_Network_injected_packets_num = 22435888
Reply_Network_cycles = 4128378
Reply_Network_injected_packets_per_cycle =        5.4346
Reply_Network_conflicts_per_cycle =        4.1705
Reply_Network_conflicts_per_cycle_util =       6.3063
Reply_Bank_Level_Parallism =       8.2178
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4556
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1812
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 11 min, 35 sec (18695 sec)
gpgpu_simulation_rate = 6455 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (25,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 9: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 60591
gpu_sim_insn = 704192
gpu_ipc =      11.6221
gpu_tot_sim_cycle = 4188969
gpu_tot_sim_insn = 121383878
gpu_tot_ipc =      28.9770
gpu_tot_issued_cta = 1408
gpu_occupancy = 17.6881% 
gpu_tot_occupancy = 69.8361% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9074
partiton_level_parallism_total  =       5.3691
partiton_level_parallism_util =       2.7150
partiton_level_parallism_util_total  =       8.6552
L2_BW  =      39.6358 GB/Sec
L2_BW_total  =     234.5210 GB/Sec
gpu_total_sim_rate=6443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1002259, Miss = 745329, Miss_rate = 0.744, Pending_hits = 19786, Reservation_fails = 704852
	L1D_cache_core[22]: Access = 1051013, Miss = 792176, Miss_rate = 0.754, Pending_hits = 20997, Reservation_fails = 792315
	L1D_cache_core[23]: Access = 1040208, Miss = 776795, Miss_rate = 0.747, Pending_hits = 20736, Reservation_fails = 779557
	L1D_cache_core[24]: Access = 902157, Miss = 676908, Miss_rate = 0.750, Pending_hits = 17611, Reservation_fails = 691696
	L1D_cache_core[25]: Access = 952309, Miss = 708083, Miss_rate = 0.744, Pending_hits = 19730, Reservation_fails = 706139
	L1D_cache_core[26]: Access = 942659, Miss = 716741, Miss_rate = 0.760, Pending_hits = 18783, Reservation_fails = 670335
	L1D_cache_core[27]: Access = 1026082, Miss = 757118, Miss_rate = 0.738, Pending_hits = 19422, Reservation_fails = 690801
	L1D_cache_core[28]: Access = 942249, Miss = 698955, Miss_rate = 0.742, Pending_hits = 18669, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997536, Miss = 743305, Miss_rate = 0.745, Pending_hits = 19658, Reservation_fails = 735976
	L1D_total_cache_accesses = 29673083
	L1D_total_cache_misses = 21734143
	L1D_total_cache_miss_rate = 0.7325
	L1D_total_cache_pending_hits = 571841
	L1D_total_cache_reservation_fails = 20841877
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7333809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 571841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19422610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20839869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2038285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 571853
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29366545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306538

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5204605
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599260768
gpgpu_n_tot_w_icount = 18726899
gpgpu_n_stall_shd_mem = 14541595
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22184331
gpgpu_n_mem_write_global = 306538
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31107328
gpgpu_n_store_insn = 360285
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2882560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13565940
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 975655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373426	W0_Idle:20166683	W0_Scoreboard:298179968	W1:7421056	W2:2418810	W3:1318824	W4:872075	W5:660403	W6:543154	W7:453881	W8:384968	W9:338715	W10:298688	W11:272708	W12:241174	W13:222000	W14:206966	W15:199392	W16:181804	W17:172797	W18:161203	W19:152824	W20:143238	W21:139312	W22:139867	W23:139021	W24:141513	W25:138005	W26:135851	W27:129416	W28:124740	W29:124124	W30:123184	W31:119382	W32:607804
single_issue_nums: WS0:4704220	WS1:4633121	WS2:4702086	WS3:4687472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171687064 {8:21460883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12261520 {40:306538,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28937920 {40:723448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858435320 {40:21460883,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2452304 {8:306538,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28937920 {40:723448,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 434 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2182536 	37804 	81134 	174555 	277046 	279505 	328161 	423417 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8041905 	10913561 	2089818 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376462 	82486 	40516 	33140 	13526269 	3168444 	2201983 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9520024 	4525012 	3447403 	2504823 	1688292 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14768 	16885 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085392  1.080277  1.093231  1.082479  1.081491  1.076466  1.079931  1.078264  1.085266  1.088810  1.092816  1.083991  1.076083  1.075039  1.079041  1.087936 
dram[1]:  1.080902  1.083133  1.097898  1.110343  1.075122  1.080376  1.078164  1.085518  1.078816  1.083619  1.084530  1.101633  1.075453  1.080697  1.077278  1.106464 
dram[2]:  1.085418  1.090760  1.080130  1.089035  1.075423  1.086014  1.087411  1.084283  1.088481  1.087714  1.078173  1.081375  1.075445  1.081867  1.083310  1.082020 
dram[3]:  1.076839  1.080048  1.081259  1.078176  1.079333  1.073573  1.079517  1.084036  1.087508  1.077150  1.077052  1.076894  1.075100  1.077640  1.077196  1.072065 
dram[4]:  1.082237  1.083085  1.080793  1.081615  1.076110  1.071501  1.077330  1.075245  1.075377  1.080721  1.081143  1.075593  1.074298  1.075404  1.075432  1.081764 
dram[5]:  1.089140  1.079801  1.093396  1.082295  1.080589  1.073203  1.088158  1.079125  1.091754  1.074391  1.084806  1.081043  1.077963  1.072705  1.096339  1.081363 
dram[6]:  1.089073  1.084171  1.080136  1.082827  1.076998  1.072535  1.082962  1.082783  1.079743  1.078704  1.081409  1.074566  1.076215  1.074618  1.078037  1.076007 
dram[7]:  1.081932  1.081313  1.078462  1.080680  1.080006  1.076946  1.083499  1.075435  1.078278  1.078656  1.074205  1.082310  1.073834  1.075598  1.075165  1.080197 
dram[8]:  1.081487  1.084507  1.079861  1.088917  1.077187  1.084119  1.076556  1.076982  1.080484  1.082638  1.074753  1.079146  1.082337  1.075960  1.077500  1.083451 
dram[9]:  1.078022  1.079383  1.080986  1.085851  1.079719  1.075848  1.081229  1.077571  1.084517  1.082244  1.080877  1.080490  1.075307  1.074177  1.082253  1.080174 
dram[10]:  1.087058  1.082047  1.085315  1.080039  1.071826  1.075827  1.087603  1.087433  1.084666  1.080669  1.076393  1.082879  1.071876  1.076614  1.084965  1.077547 
dram[11]:  1.083049  1.081544  1.081567  1.081808  1.080942  1.080069  1.089070  1.076306  1.083385  1.084833  1.081088  1.079111  1.074546  1.073937  1.085259  1.074069 
average row locality = 4340846/4015458 = 1.081034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22073     21673     21791     21515     22013     21325     22293     21361     22239     21895     22002     21730     21719     21303     21782     21871 
dram[1]:     21754     23064     21913     24014     21280     22599     21856     23530     22063     23475     22081     23561     21616     22817     21788     23731 
dram[2]:     21907     22471     22031     22127     21349     21937     22284     22535     22617     22555     22003     22308     21650     22084     22243     22505 
dram[3]:     21821     21436     21554     21536     21346     21154     21547     21812     22291     22177     21627     22024     21642     21472     21850     21489 
dram[4]:     21381     21359     20894     20639     20966     20345     21610     21054     21419     21275     21780     21133     20865     20505     21415     21090 
dram[5]:     22388     21492     22076     21587     21293     21056     22524     21803     22890     21538     22514     22017     22111     21451     22668     21771 
dram[6]:     21690     21673     21390     21215     21202     20652     21969     21595     21466     21662     22482     21850     21580     21272     21737     21534 
dram[7]:     21565     21556     21163     21547     20828     21044     22075     21277     21562     21927     21342     21739     20865     20683     21385     21690 
dram[8]:     21463     21540     21521     21836     20943     21160     21461     21564     21593     21712     21361     22151     21534     21429     21543     22199 
dram[9]:     21747     21499     21925     21445     21761     21030     22269     21540     22099     21907     22349     21469     21769     21208     22296     21797 
dram[10]:     22509     21470     21781     21279     21124     21055     22514     22147     22214     22112     21777     21758     21747     21108     22291     21866 
dram[11]:     21719     21709     21578     21564     21564     21731     22261     22234     22028     22240     21677     21858     21423     21533     21954     21694 
total dram reads = 4177876
bank skew: 24014/20345 = 1.18
chip skew: 361142/337730 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1330      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1384      1380      1442      1310      1372      1304      1356      1370      1411      1440      1490      1457      1526      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1335      1408      1400      1380      1376      1443      1423      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1317      1353      1325      1351      1434      1415      1426      1434      1440      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1421      1438      1391      1362 
dram[5]:      1379      1388      1311      1344      1327      1342      1328      1436      1372      1357      1418      1447      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1279      1328      1364      1360      1384      1431      1465      1419      1418      1401      1381      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1405      1399      1468      1371      1364      1354      1393 
dram[8]:      1388      1424      1394      1341      1272      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1386 
dram[9]:      1341      1405      1396      1388      1348      1359      1327      1362      1408      1381      1439      1401      1428      1444      1459      1355 
dram[10]:      1424      1438      1367      1325      1322      1396      1440      1373      1393      1433      1437      1466      1476      1448      1411      1364 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1406      1446      1421      1455      1412      1383      1395 
total dram writes = 266963
bank skew: 1526/1272 = 1.20
chip skew: 22513/22063 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1708      1519      1580      1623      3116      2927      2666      2479      4746      2224      1993      2018      1803      1829
dram[1]:       2014      2355      1907      2360      1880      2243      4122      5123      3073      3811      2477      3153      2216      2662      2210      2722
dram[2]:       1809      2073      1688      2069      1698      1946      3631      4275      2642      3104      2253      2499      2155      2389      1917      2149
dram[3]:       1690      1797      1666      1589      1550      1546      3306      3155      2614      2508      1926      2227      1964      2044      1747      1973
dram[4]:       1686      1643      1601      1559      1481      1508      3642      3531      2694      2621      2085      2194      2119      2018      1742      1759
dram[5]:       2183      1766      2041      1654      2018      1581      5128      2943      3013      2384      3028      2128      2468      1934      2322      1772
dram[6]:       1606      1603      1564      1554      1479      1490      3279      3381      2411      2352      1838      1935      1862      1860      1763      1703
dram[7]:       1533      1735      1507      1523      1459      1620      2763      3177      2680      2556      1920      1875      1843      2020      1785      1744
dram[8]:       1652      1659      1489      1640      1589      1560      3296      2827      2845      3042      2130      2058      1875      1951      1756      1771
dram[9]:       1836      1780      1633      1655      3395      1586      3347      3808      2799      2711      2101      2451      2017      1904      1890      1821
dram[10]:       1652      1676      1530      1624      1573      1542      2665      3171      2787      2293      2102      2027      1858      1851      1705      1706
dram[11]:       1680      1566      1563      1532      1529      1455      3049      2520      2532      2598      2132      1878      2091      1860      1768      1621
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9803665 n_act=334535 n_pre=334519 n_ref_event=0 n_req=362264 n_rd=348585 n_rd_L2_A=0 n_write=0 n_wr_bk=22362 bw_util=0.1381
n_activity=6369975 dram_eff=0.2329
bk0: 22073a 8495285i bk1: 21673a 8532633i bk2: 21791a 8517895i bk3: 21515a 8566930i bk4: 22013a 8484678i bk5: 21325a 8563180i bk6: 22293a 8448856i bk7: 21361a 8573812i bk8: 22239a 8465657i bk9: 21895a 8529678i bk10: 22002a 8483306i bk11: 21730a 8527021i bk12: 21719a 8508991i bk13: 21303a 8544336i bk14: 21782a 8504271i bk15: 21871a 8502899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076568
Row_Buffer_Locality_read = 0.075525
Row_Buffer_Locality_write = 0.103151
Bank_Level_Parallism = 6.174456
Bank_Level_Parallism_Col = 1.922262
Bank_Level_Parallism_Ready = 1.093549
write_to_read_ratio_blp_rw_average = 0.071854
GrpLevelPara = 1.696278 

BW Util details:
bwutil = 0.138124 
total_CMD = 10742462 
util_bw = 1483788 
Wasted_Col = 3608360 
Wasted_Row = 766065 
Idle = 4884249 

BW Util Bottlenecks: 
RCDc_limit = 5629240 
RCDWRc_limit = 110929 
WTRc_limit = 590974 
RTWc_limit = 560719 
CCDLc_limit = 272790 
rwq = 0 
CCDLc_limit_alone = 227920 
WTRc_limit_alone = 571047 
RTWc_limit_alone = 535776 

Commands details: 
total_CMD = 10742462 
n_nop = 9803665 
Read = 348585 
Write = 0 
L2_Alloc = 0 
L2_WB = 22362 
n_act = 334535 
n_pre = 334519 
n_ref = 0 
n_req = 362264 
total_req = 370947 

Dual Bus Interface Util: 
issued_total_row = 669054 
issued_total_col = 370947 
Row_Bus_Util =  0.062281 
CoL_Bus_Util = 0.034531 
Either_Row_CoL_Bus_Util = 0.087391 
Issued_on_Two_Bus_Simul_Util = 0.009421 
issued_two_Eff = 0.107802 
queue_avg = 7.515599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.5156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9779749 n_act=345104 n_pre=345088 n_ref_event=0 n_req=374923 n_rd=361142 n_rd_L2_A=0 n_write=0 n_wr_bk=22458 bw_util=0.1428
n_activity=6409488 dram_eff=0.2394
bk0: 21754a 8438577i bk1: 23064a 8289491i bk2: 21913a 8422098i bk3: 24014a 8210500i bk4: 21280a 8479114i bk5: 22599a 8355275i bk6: 21856a 8426326i bk7: 23530a 8216358i bk8: 22063a 8400466i bk9: 23475a 8236850i bk10: 22081a 8394127i bk11: 23561a 8216963i bk12: 21616a 8451339i bk13: 22817a 8292074i bk14: 21788a 8417900i bk15: 23731a 8204996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079552
Row_Buffer_Locality_read = 0.078199
Row_Buffer_Locality_write = 0.115013
Bank_Level_Parallism = 6.595067
Bank_Level_Parallism_Col = 1.957346
Bank_Level_Parallism_Ready = 1.096192
write_to_read_ratio_blp_rw_average = 0.073667
GrpLevelPara = 1.721809 

BW Util details:
bwutil = 0.142835 
total_CMD = 10742462 
util_bw = 1534400 
Wasted_Col = 3645311 
Wasted_Row = 733500 
Idle = 4829251 

BW Util Bottlenecks: 
RCDc_limit = 5760163 
RCDWRc_limit = 109232 
WTRc_limit = 597795 
RTWc_limit = 605437 
CCDLc_limit = 290043 
rwq = 0 
CCDLc_limit_alone = 242064 
WTRc_limit_alone = 578103 
RTWc_limit_alone = 577150 

Commands details: 
total_CMD = 10742462 
n_nop = 9779749 
Read = 361142 
Write = 0 
L2_Alloc = 0 
L2_WB = 22458 
n_act = 345104 
n_pre = 345088 
n_ref = 0 
n_req = 374923 
total_req = 383600 

Dual Bus Interface Util: 
issued_total_row = 690192 
issued_total_col = 383600 
Row_Bus_Util =  0.064249 
CoL_Bus_Util = 0.035709 
Either_Row_CoL_Bus_Util = 0.089618 
Issued_on_Two_Bus_Simul_Util = 0.010340 
issued_two_Eff = 0.115381 
queue_avg = 10.222153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9794451 n_act=339973 n_pre=339957 n_ref_event=0 n_req=368374 n_rd=354606 n_rd_L2_A=0 n_write=0 n_wr_bk=22357 bw_util=0.1404
n_activity=6388268 dram_eff=0.236
bk0: 21907a 8459148i bk1: 22471a 8388122i bk2: 22031a 8434937i bk3: 22127a 8402325i bk4: 21349a 8537412i bk5: 21937a 8439077i bk6: 22284a 8409521i bk7: 22535a 8376227i bk8: 22617a 8378804i bk9: 22555a 8369108i bk10: 22003a 8449331i bk11: 22308a 8378081i bk12: 21650a 8461660i bk13: 22084a 8392557i bk14: 22243a 8394486i bk15: 22505a 8360254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077134
Row_Buffer_Locality_read = 0.076161
Row_Buffer_Locality_write = 0.102193
Bank_Level_Parallism = 6.424793
Bank_Level_Parallism_Col = 1.947074
Bank_Level_Parallism_Ready = 1.090283
write_to_read_ratio_blp_rw_average = 0.076412
GrpLevelPara = 1.715476 

BW Util details:
bwutil = 0.140364 
total_CMD = 10742462 
util_bw = 1507852 
Wasted_Col = 3629448 
Wasted_Row = 746995 
Idle = 4858167 

BW Util Bottlenecks: 
RCDc_limit = 5696407 
RCDWRc_limit = 111926 
WTRc_limit = 592797 
RTWc_limit = 623443 
CCDLc_limit = 282190 
rwq = 0 
CCDLc_limit_alone = 234565 
WTRc_limit_alone = 573510 
RTWc_limit_alone = 595105 

Commands details: 
total_CMD = 10742462 
n_nop = 9794451 
Read = 354606 
Write = 0 
L2_Alloc = 0 
L2_WB = 22357 
n_act = 339973 
n_pre = 339957 
n_ref = 0 
n_req = 368374 
total_req = 376963 

Dual Bus Interface Util: 
issued_total_row = 679930 
issued_total_col = 376963 
Row_Bus_Util =  0.063294 
CoL_Bus_Util = 0.035091 
Either_Row_CoL_Bus_Util = 0.088249 
Issued_on_Two_Bus_Simul_Util = 0.010136 
issued_two_Eff = 0.114853 
queue_avg = 8.801887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.80189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9807030 n_act=334149 n_pre=334133 n_ref_event=0 n_req=360318 n_rd=346778 n_rd_L2_A=0 n_write=0 n_wr_bk=22234 bw_util=0.1374
n_activity=6379128 dram_eff=0.2314
bk0: 21821a 8527279i bk1: 21436a 8567520i bk2: 21554a 8559262i bk3: 21536a 8565172i bk4: 21346a 8578961i bk5: 21154a 8605532i bk6: 21547a 8556330i bk7: 21812a 8529055i bk8: 22291a 8472287i bk9: 22177a 8490429i bk10: 21627a 8544185i bk11: 22024a 8504838i bk12: 21642a 8549263i bk13: 21472a 8562902i bk14: 21850a 8516757i bk15: 21489a 8559732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072652
Row_Buffer_Locality_read = 0.071804
Row_Buffer_Locality_write = 0.094387
Bank_Level_Parallism = 6.084459
Bank_Level_Parallism_Col = 1.909750
Bank_Level_Parallism_Ready = 1.094327
write_to_read_ratio_blp_rw_average = 0.069917
GrpLevelPara = 1.689601 

BW Util details:
bwutil = 0.137403 
total_CMD = 10742462 
util_bw = 1476048 
Wasted_Col = 3621785 
Wasted_Row = 772982 
Idle = 4871647 

BW Util Bottlenecks: 
RCDc_limit = 5641447 
RCDWRc_limit = 111438 
WTRc_limit = 585891 
RTWc_limit = 542061 
CCDLc_limit = 268401 
rwq = 0 
CCDLc_limit_alone = 225087 
WTRc_limit_alone = 566596 
RTWc_limit_alone = 518042 

Commands details: 
total_CMD = 10742462 
n_nop = 9807030 
Read = 346778 
Write = 0 
L2_Alloc = 0 
L2_WB = 22234 
n_act = 334149 
n_pre = 334133 
n_ref = 0 
n_req = 360318 
total_req = 369012 

Dual Bus Interface Util: 
issued_total_row = 668282 
issued_total_col = 369012 
Row_Bus_Util =  0.062209 
CoL_Bus_Util = 0.034351 
Either_Row_CoL_Bus_Util = 0.087078 
Issued_on_Two_Bus_Simul_Util = 0.009482 
issued_two_Eff = 0.108893 
queue_avg = 7.110437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.11044
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9823503 n_act=325825 n_pre=325809 n_ref_event=0 n_req=351228 n_rd=337730 n_rd_L2_A=0 n_write=0 n_wr_bk=22110 bw_util=0.134
n_activity=6350793 dram_eff=0.2266
bk0: 21381a 8649850i bk1: 21359a 8638682i bk2: 20894a 8711733i bk3: 20639a 8755457i bk4: 20966a 8696832i bk5: 20345a 8763412i bk6: 21610a 8623626i bk7: 21054a 8670929i bk8: 21419a 8643004i bk9: 21275a 8657318i bk10: 21780a 8596322i bk11: 21133a 8666763i bk12: 20865a 8686789i bk13: 20505a 8721624i bk14: 21415a 8627295i bk15: 21090a 8681073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072349
Row_Buffer_Locality_read = 0.071451
Row_Buffer_Locality_write = 0.094829
Bank_Level_Parallism = 5.766815
Bank_Level_Parallism_Col = 1.885371
Bank_Level_Parallism_Ready = 1.091632
write_to_read_ratio_blp_rw_average = 0.067821
GrpLevelPara = 1.669423 

BW Util details:
bwutil = 0.133988 
total_CMD = 10742462 
util_bw = 1439360 
Wasted_Col = 3587216 
Wasted_Row = 799134 
Idle = 4916752 

BW Util Bottlenecks: 
RCDc_limit = 5530959 
RCDWRc_limit = 111579 
WTRc_limit = 585661 
RTWc_limit = 511020 
CCDLc_limit = 259103 
rwq = 0 
CCDLc_limit_alone = 217512 
WTRc_limit_alone = 566431 
RTWc_limit_alone = 488659 

Commands details: 
total_CMD = 10742462 
n_nop = 9823503 
Read = 337730 
Write = 0 
L2_Alloc = 0 
L2_WB = 22110 
n_act = 325825 
n_pre = 325809 
n_ref = 0 
n_req = 351228 
total_req = 359840 

Dual Bus Interface Util: 
issued_total_row = 651634 
issued_total_col = 359840 
Row_Bus_Util =  0.060660 
CoL_Bus_Util = 0.033497 
Either_Row_CoL_Bus_Util = 0.085545 
Issued_on_Two_Bus_Simul_Util = 0.008612 
issued_two_Eff = 0.100674 
queue_avg = 6.114804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9800773 n_act=336721 n_pre=336705 n_ref_event=0 n_req=364644 n_rd=351179 n_rd_L2_A=0 n_write=0 n_wr_bk=22063 bw_util=0.139
n_activity=6399140 dram_eff=0.2333
bk0: 22388a 8455761i bk1: 21492a 8570808i bk2: 22076a 8503135i bk3: 21587a 8558246i bk4: 21293a 8589522i bk5: 21056a 8603767i bk6: 22524a 8418559i bk7: 21803a 8502401i bk8: 22890a 8383694i bk9: 21538a 8549687i bk10: 22514a 8425130i bk11: 22017a 8488508i bk12: 22111a 8452107i bk13: 21451a 8555540i bk14: 22668a 8415276i bk15: 21771a 8547072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076606
Row_Buffer_Locality_read = 0.075452
Row_Buffer_Locality_write = 0.106721
Bank_Level_Parallism = 6.192856
Bank_Level_Parallism_Col = 1.925898
Bank_Level_Parallism_Ready = 1.093075
write_to_read_ratio_blp_rw_average = 0.070731
GrpLevelPara = 1.698856 

BW Util details:
bwutil = 0.138978 
total_CMD = 10742462 
util_bw = 1492968 
Wasted_Col = 3615817 
Wasted_Row = 769717 
Idle = 4863960 

BW Util Bottlenecks: 
RCDc_limit = 5660025 
RCDWRc_limit = 108511 
WTRc_limit = 587105 
RTWc_limit = 558347 
CCDLc_limit = 279187 
rwq = 0 
CCDLc_limit_alone = 233955 
WTRc_limit_alone = 567416 
RTWc_limit_alone = 532804 

Commands details: 
total_CMD = 10742462 
n_nop = 9800773 
Read = 351179 
Write = 0 
L2_Alloc = 0 
L2_WB = 22063 
n_act = 336721 
n_pre = 336705 
n_ref = 0 
n_req = 364644 
total_req = 373242 

Dual Bus Interface Util: 
issued_total_row = 673426 
issued_total_col = 373242 
Row_Bus_Util =  0.062688 
CoL_Bus_Util = 0.034745 
Either_Row_CoL_Bus_Util = 0.087660 
Issued_on_Two_Bus_Simul_Util = 0.009772 
issued_two_Eff = 0.111479 
queue_avg = 8.383835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.38383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9809994 n_act=332207 n_pre=332191 n_ref_event=0 n_req=358589 n_rd=344969 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1367
n_activity=6401273 dram_eff=0.2295
bk0: 21690a 8545848i bk1: 21673a 8572060i bk2: 21390a 8620006i bk3: 21215a 8605406i bk4: 21202a 8615276i bk5: 20652a 8690597i bk6: 21969a 8517046i bk7: 21595a 8548460i bk8: 21466a 8578027i bk9: 21662a 8551452i bk10: 22482a 8466900i bk11: 21850a 8519370i bk12: 21580a 8555392i bk13: 21272a 8591410i bk14: 21737a 8548148i bk15: 21534a 8556463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073594
Row_Buffer_Locality_read = 0.072349
Row_Buffer_Locality_write = 0.105140
Bank_Level_Parallism = 6.010247
Bank_Level_Parallism_Col = 1.900298
Bank_Level_Parallism_Ready = 1.093406
write_to_read_ratio_blp_rw_average = 0.069420
GrpLevelPara = 1.680622 

BW Util details:
bwutil = 0.136731 
total_CMD = 10742462 
util_bw = 1468828 
Wasted_Col = 3623762 
Wasted_Row = 785278 
Idle = 4864594 

BW Util Bottlenecks: 
RCDc_limit = 5621321 
RCDWRc_limit = 110615 
WTRc_limit = 580633 
RTWc_limit = 532919 
CCDLc_limit = 266828 
rwq = 0 
CCDLc_limit_alone = 223590 
WTRc_limit_alone = 561028 
RTWc_limit_alone = 509286 

Commands details: 
total_CMD = 10742462 
n_nop = 9809994 
Read = 344969 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 332207 
n_pre = 332191 
n_ref = 0 
n_req = 358589 
total_req = 367207 

Dual Bus Interface Util: 
issued_total_row = 664398 
issued_total_col = 367207 
Row_Bus_Util =  0.061848 
CoL_Bus_Util = 0.034183 
Either_Row_CoL_Bus_Util = 0.086802 
Issued_on_Two_Bus_Simul_Util = 0.009229 
issued_two_Eff = 0.106317 
queue_avg = 6.885044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.88504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9817933 n_act=329792 n_pre=329776 n_ref_event=0 n_req=355687 n_rd=342248 n_rd_L2_A=0 n_write=0 n_wr_bk=22090 bw_util=0.1357
n_activity=6387181 dram_eff=0.2282
bk0: 21565a 8590353i bk1: 21556a 8602431i bk2: 21163a 8662569i bk3: 21547a 8602712i bk4: 20828a 8690073i bk5: 21044a 8643854i bk6: 22075a 8534471i bk7: 21277a 8623835i bk8: 21562a 8606030i bk9: 21927a 8540036i bk10: 21342a 8616891i bk11: 21739a 8577691i bk12: 20865a 8678715i bk13: 20683a 8704623i bk14: 21385a 8612598i bk15: 21690a 8578082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072837
Row_Buffer_Locality_read = 0.071924
Row_Buffer_Locality_write = 0.096064
Bank_Level_Parallism = 5.897521
Bank_Level_Parallism_Col = 1.884423
Bank_Level_Parallism_Ready = 1.093447
write_to_read_ratio_blp_rw_average = 0.065172
GrpLevelPara = 1.670056 

BW Util details:
bwutil = 0.135663 
total_CMD = 10742462 
util_bw = 1457352 
Wasted_Col = 3606378 
Wasted_Row = 792409 
Idle = 4886323 

BW Util Bottlenecks: 
RCDc_limit = 5584500 
RCDWRc_limit = 110359 
WTRc_limit = 584243 
RTWc_limit = 483327 
CCDLc_limit = 263156 
rwq = 0 
CCDLc_limit_alone = 223297 
WTRc_limit_alone = 565108 
RTWc_limit_alone = 462603 

Commands details: 
total_CMD = 10742462 
n_nop = 9817933 
Read = 342248 
Write = 0 
L2_Alloc = 0 
L2_WB = 22090 
n_act = 329792 
n_pre = 329776 
n_ref = 0 
n_req = 355687 
total_req = 364338 

Dual Bus Interface Util: 
issued_total_row = 659568 
issued_total_col = 364338 
Row_Bus_Util =  0.061398 
CoL_Bus_Util = 0.033916 
Either_Row_CoL_Bus_Util = 0.086063 
Issued_on_Two_Bus_Simul_Util = 0.009251 
issued_two_Eff = 0.107489 
queue_avg = 6.492033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9811217 n_act=331766 n_pre=331750 n_ref_event=0 n_req=358420 n_rd=345010 n_rd_L2_A=0 n_write=0 n_wr_bk=22083 bw_util=0.1367
n_activity=6383337 dram_eff=0.23
bk0: 21463a 8557377i bk1: 21540a 8552575i bk2: 21521a 8562461i bk3: 21836a 8515617i bk4: 20943a 8634505i bk5: 21160a 8606723i bk6: 21461a 8565246i bk7: 21564a 8539341i bk8: 21593a 8527657i bk9: 21712a 8518284i bk10: 21361a 8532966i bk11: 22151a 8443240i bk12: 21534a 8538582i bk13: 21429a 8546046i bk14: 21543a 8533124i bk15: 22199a 8464980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074393
Row_Buffer_Locality_read = 0.073540
Row_Buffer_Locality_write = 0.096346
Bank_Level_Parallism = 6.103890
Bank_Level_Parallism_Col = 1.902936
Bank_Level_Parallism_Ready = 1.095009
write_to_read_ratio_blp_rw_average = 0.069026
GrpLevelPara = 1.684574 

BW Util details:
bwutil = 0.136689 
total_CMD = 10742462 
util_bw = 1468372 
Wasted_Col = 3609330 
Wasted_Row = 784116 
Idle = 4880644 

BW Util Bottlenecks: 
RCDc_limit = 5605897 
RCDWRc_limit = 110157 
WTRc_limit = 579857 
RTWc_limit = 531311 
CCDLc_limit = 264991 
rwq = 0 
CCDLc_limit_alone = 222251 
WTRc_limit_alone = 560533 
RTWc_limit_alone = 507895 

Commands details: 
total_CMD = 10742462 
n_nop = 9811217 
Read = 345010 
Write = 0 
L2_Alloc = 0 
L2_WB = 22083 
n_act = 331766 
n_pre = 331750 
n_ref = 0 
n_req = 358420 
total_req = 367093 

Dual Bus Interface Util: 
issued_total_row = 663516 
issued_total_col = 367093 
Row_Bus_Util =  0.061766 
CoL_Bus_Util = 0.034172 
Either_Row_CoL_Bus_Util = 0.086688 
Issued_on_Two_Bus_Simul_Util = 0.009250 
issued_two_Eff = 0.106700 
queue_avg = 7.189944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.18994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9805705 n_act=334952 n_pre=334936 n_ref_event=0 n_req=361715 n_rd=348110 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1379
n_activity=6396044 dram_eff=0.2316
bk0: 21747a 8510348i bk1: 21499a 8539157i bk2: 21925a 8509381i bk3: 21445a 8563745i bk4: 21761a 8526066i bk5: 21030a 8600009i bk6: 22269a 8458738i bk7: 21540a 8543686i bk8: 22099a 8470898i bk9: 21907a 8506456i bk10: 22349a 8437873i bk11: 21469a 8541479i bk12: 21769a 8518719i bk13: 21208a 8561512i bk14: 22296a 8463251i bk15: 21797a 8501349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074017
Row_Buffer_Locality_read = 0.073192
Row_Buffer_Locality_write = 0.095112
Bank_Level_Parallism = 6.147170
Bank_Level_Parallism_Col = 1.911243
Bank_Level_Parallism_Ready = 1.088309
write_to_read_ratio_blp_rw_average = 0.070908
GrpLevelPara = 1.690501 

BW Util details:
bwutil = 0.137902 
total_CMD = 10742462 
util_bw = 1481404 
Wasted_Col = 3625015 
Wasted_Row = 777050 
Idle = 4858993 

BW Util Bottlenecks: 
RCDc_limit = 5645520 
RCDWRc_limit = 111930 
WTRc_limit = 591145 
RTWc_limit = 551174 
CCDLc_limit = 270593 
rwq = 0 
CCDLc_limit_alone = 227671 
WTRc_limit_alone = 572048 
RTWc_limit_alone = 527349 

Commands details: 
total_CMD = 10742462 
n_nop = 9805705 
Read = 348110 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 334952 
n_pre = 334936 
n_ref = 0 
n_req = 361715 
total_req = 370351 

Dual Bus Interface Util: 
issued_total_row = 669888 
issued_total_col = 370351 
Row_Bus_Util =  0.062359 
CoL_Bus_Util = 0.034475 
Either_Row_CoL_Bus_Util = 0.087201 
Issued_on_Two_Bus_Simul_Util = 0.009633 
issued_two_Eff = 0.110468 
queue_avg = 7.516165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.51617
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9801873 n_act=335301 n_pre=335285 n_ref_event=0 n_req=362400 n_rd=348752 n_rd_L2_A=0 n_write=0 n_wr_bk=22513 bw_util=0.1382
n_activity=6403801 dram_eff=0.2319
bk0: 22509a 8437922i bk1: 21470a 8557817i bk2: 21781a 8523037i bk3: 21279a 8577504i bk4: 21124a 8586007i bk5: 21055a 8615085i bk6: 22514a 8428903i bk7: 22147a 8478565i bk8: 22214a 8467414i bk9: 22112a 8476400i bk10: 21777a 8498839i bk11: 21758a 8500244i bk12: 21747a 8511310i bk13: 21108a 8607270i bk14: 22291a 8459656i bk15: 21866a 8512834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074804
Row_Buffer_Locality_read = 0.073743
Row_Buffer_Locality_write = 0.101920
Bank_Level_Parallism = 6.146076
Bank_Level_Parallism_Col = 1.917133
Bank_Level_Parallism_Ready = 1.094823
write_to_read_ratio_blp_rw_average = 0.071145
GrpLevelPara = 1.692783 

BW Util details:
bwutil = 0.138242 
total_CMD = 10742462 
util_bw = 1485060 
Wasted_Col = 3627632 
Wasted_Row = 774134 
Idle = 4855636 

BW Util Bottlenecks: 
RCDc_limit = 5654654 
RCDWRc_limit = 111040 
WTRc_limit = 588061 
RTWc_limit = 556331 
CCDLc_limit = 271213 
rwq = 0 
CCDLc_limit_alone = 226897 
WTRc_limit_alone = 568433 
RTWc_limit_alone = 531643 

Commands details: 
total_CMD = 10742462 
n_nop = 9801873 
Read = 348752 
Write = 0 
L2_Alloc = 0 
L2_WB = 22513 
n_act = 335301 
n_pre = 335285 
n_ref = 0 
n_req = 362400 
total_req = 371265 

Dual Bus Interface Util: 
issued_total_row = 670586 
issued_total_col = 371265 
Row_Bus_Util =  0.062424 
CoL_Bus_Util = 0.034561 
Either_Row_CoL_Bus_Util = 0.087558 
Issued_on_Two_Bus_Simul_Util = 0.009426 
issued_two_Eff = 0.107658 
queue_avg = 7.502808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.50281
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10742462 n_nop=9803136 n_act=335250 n_pre=335234 n_ref_event=0 n_req=362284 n_rd=348767 n_rd_L2_A=0 n_write=0 n_wr_bk=22214 bw_util=0.1381
n_activity=6388847 dram_eff=0.2323
bk0: 21719a 8521339i bk1: 21709a 8529738i bk2: 21578a 8529801i bk3: 21564a 8544456i bk4: 21564a 8534146i bk5: 21731a 8514188i bk6: 22261a 8469163i bk7: 22234a 8477360i bk8: 22028a 8487592i bk9: 22240a 8469467i bk10: 21677a 8517648i bk11: 21858a 8523723i bk12: 21423a 8547867i bk13: 21533a 8536974i bk14: 21954a 8498017i bk15: 21694a 8522844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074649
Row_Buffer_Locality_read = 0.073496
Row_Buffer_Locality_write = 0.104387
Bank_Level_Parallism = 6.160233
Bank_Level_Parallism_Col = 1.914174
Bank_Level_Parallism_Ready = 1.091498
write_to_read_ratio_blp_rw_average = 0.069937
GrpLevelPara = 1.692146 

BW Util details:
bwutil = 0.138136 
total_CMD = 10742462 
util_bw = 1483924 
Wasted_Col = 3621374 
Wasted_Row = 770097 
Idle = 4867067 

BW Util Bottlenecks: 
RCDc_limit = 5651920 
RCDWRc_limit = 109708 
WTRc_limit = 587124 
RTWc_limit = 544189 
CCDLc_limit = 272794 
rwq = 0 
CCDLc_limit_alone = 228798 
WTRc_limit_alone = 567963 
RTWc_limit_alone = 519354 

Commands details: 
total_CMD = 10742462 
n_nop = 9803136 
Read = 348767 
Write = 0 
L2_Alloc = 0 
L2_WB = 22214 
n_act = 335250 
n_pre = 335234 
n_ref = 0 
n_req = 362284 
total_req = 370981 

Dual Bus Interface Util: 
issued_total_row = 670484 
issued_total_col = 370981 
Row_Bus_Util =  0.062414 
CoL_Bus_Util = 0.034534 
Either_Row_CoL_Bus_Util = 0.087440 
Issued_on_Two_Bus_Simul_Util = 0.009508 
issued_two_Eff = 0.108736 
queue_avg = 7.562838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.56284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1112648, Miss = 177780, Miss_rate = 0.160, Pending_hits = 1345, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914222, Miss = 174541, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 943763, Miss = 176231, Miss_rate = 0.187, Pending_hits = 1290, Reservation_fails = 4406
L2_cache_bank[3]: Access = 910939, Miss = 188671, Miss_rate = 0.207, Pending_hits = 1402, Reservation_fails = 4849
L2_cache_bank[4]: Access = 932826, Miss = 177962, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966111, Miss = 180398, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911042, Miss = 175552, Miss_rate = 0.193, Pending_hits = 1109, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928527, Miss = 174972, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977380, Miss = 172218, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938035, Miss = 169288, Miss_rate = 0.180, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 924930, Miss = 180349, Miss_rate = 0.195, Pending_hits = 1412, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880429, Miss = 174599, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902080, Miss = 175400, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 918995, Miss = 173337, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896604, Miss = 172668, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 918734, Miss = 173343, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957163, Miss = 173299, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915306, Miss = 175466, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1078558, Miss = 178083, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956073, Miss = 173763, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917104, Miss = 177825, Miss_rate = 0.194, Pending_hits = 1262, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905101, Miss = 174663, Miss_rate = 0.193, Pending_hits = 1149, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911516, Miss = 176072, Miss_rate = 0.193, Pending_hits = 1157, Reservation_fails = 4699
L2_cache_bank[23]: Access = 872783, Miss = 176431, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22490869
L2_total_cache_misses = 4222911
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29055
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17977400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2443894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1733982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29055
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22184331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306538
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=22490869
icnt_total_pkts_simt_to_mem=22490869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22490869
Req_Network_cycles = 4188969
Req_Network_injected_packets_per_cycle =       5.3691 
Req_Network_conflicts_per_cycle =       4.3287
Req_Network_conflicts_per_cycle_util =       6.5701
Req_Bank_Level_Parallism =       8.1491
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.0721
Req_Network_out_buffer_full_per_cycle =       0.0688
Req_Network_out_buffer_avg_util =       5.8404

Reply_Network_injected_packets_num = 22490869
Reply_Network_cycles = 4188969
Reply_Network_injected_packets_per_cycle =        5.3691
Reply_Network_conflicts_per_cycle =        4.1130
Reply_Network_conflicts_per_cycle_util =       6.2634
Reply_Bank_Level_Parallism =       8.1761
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4202
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1790
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 13 min, 59 sec (18839 sec)
gpgpu_simulation_rate = 6443 (inst/sec)
gpgpu_simulation_rate = 222 (cycle/sec)
gpgpu_silicon_slowdown = 6148648x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 39602
gpu_sim_insn = 118240
gpu_ipc =       2.9857
gpu_tot_sim_cycle = 4228571
gpu_tot_sim_insn = 121502118
gpu_tot_ipc =      28.7336
gpu_tot_issued_cta = 1413
gpu_occupancy = 14.3412% 
gpu_tot_occupancy = 69.7409% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2168
partiton_level_parallism_total  =       5.3208
partiton_level_parallism_util =       1.4410
partiton_level_parallism_util_total  =       8.6387
L2_BW  =       9.4679 GB/Sec
L2_BW_total  =     232.4133 GB/Sec
gpu_total_sim_rate=6431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1005912, Miss = 747077, Miss_rate = 0.743, Pending_hits = 20014, Reservation_fails = 705420
	L1D_cache_core[22]: Access = 1055373, Miss = 794104, Miss_rate = 0.752, Pending_hits = 21244, Reservation_fails = 792749
	L1D_cache_core[23]: Access = 1044498, Miss = 778622, Miss_rate = 0.745, Pending_hits = 20972, Reservation_fails = 780159
	L1D_cache_core[24]: Access = 907635, Miss = 679120, Miss_rate = 0.748, Pending_hits = 17873, Reservation_fails = 692176
	L1D_cache_core[25]: Access = 953225, Miss = 708543, Miss_rate = 0.743, Pending_hits = 19773, Reservation_fails = 706151
	L1D_cache_core[26]: Access = 942659, Miss = 716741, Miss_rate = 0.760, Pending_hits = 18783, Reservation_fails = 670335
	L1D_cache_core[27]: Access = 1026082, Miss = 757118, Miss_rate = 0.738, Pending_hits = 19422, Reservation_fails = 690801
	L1D_cache_core[28]: Access = 942249, Miss = 698955, Miss_rate = 0.742, Pending_hits = 18669, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997536, Miss = 743305, Miss_rate = 0.745, Pending_hits = 19658, Reservation_fails = 735976
	L1D_total_cache_accesses = 29691780
	L1D_total_cache_misses = 21742318
	L1D_total_cache_miss_rate = 0.7323
	L1D_total_cache_pending_hits = 572857
	L1D_total_cache_reservation_fails = 20843973
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7343246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 572857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19429053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20841965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2039946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 572869
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29385102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306678

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5206409
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1413, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599660576
gpgpu_n_tot_w_icount = 18739393
gpgpu_n_stall_shd_mem = 14548696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22192775
gpgpu_n_mem_write_global = 306678
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31128679
gpgpu_n_store_insn = 360455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2892800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13572460
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 976236
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373713	W0_Idle:20362615	W0_Scoreboard:298557935	W1:7424981	W2:2420124	W3:1319651	W4:872730	W5:660632	W6:543529	W7:454356	W8:385269	W9:338832	W10:298788	W11:272834	W12:241439	W13:222107	W14:207104	W15:199577	W16:181878	W17:172938	W18:161307	W19:152997	W20:143342	W21:139386	W22:140031	W23:139147	W24:141615	W25:138207	W26:135893	W27:129590	W28:124882	W29:124124	W30:123184	W31:119396	W32:609523
single_issue_nums: WS0:4707513	WS1:4635833	WS2:4705226	WS3:4690821	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171751896 {8:21468987,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12267120 {40:306678,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28951520 {40:723788,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858759480 {40:21468987,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2453424 {8:306678,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28951520 {40:723788,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 433 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2184650 	37828 	81175 	174649 	277167 	279568 	328175 	423421 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8047698 	10916346 	2089824 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376802 	82486 	40516 	33140 	13534079 	3168868 	2201993 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9527410 	4525729 	3447694 	2504982 	1688323 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14937 	17021 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085411  1.080415  1.093225  1.082540  1.081465  1.076474  1.079955  1.078331  1.085291  1.088898  1.092967  1.084019  1.076087  1.075070  1.079110  1.088073 
dram[1]:  1.080887  1.083099  1.097851  1.110304  1.075190  1.080400  1.078124  1.085525  1.078764  1.083630  1.084546  1.101587  1.075413  1.080702  1.077336  1.106586 
dram[2]:  1.085365  1.090824  1.080115  1.088985  1.075394  1.086216  1.087507  1.084287  1.088583  1.087647  1.078252  1.081438  1.075545  1.081868  1.083380  1.082010 
dram[3]:  1.076970  1.080159  1.081372  1.078187  1.079343  1.073649  1.079511  1.084131  1.087560  1.077258  1.077192  1.076923  1.075083  1.077673  1.077346  1.072311 
dram[4]:  1.082351  1.083041  1.080757  1.081658  1.076182  1.071468  1.077511  1.075287  1.075423  1.080722  1.081291  1.075646  1.074261  1.075591  1.075559  1.081768 
dram[5]:  1.089290  1.079896  1.093529  1.082364  1.080685  1.073363  1.088224  1.079318  1.091783  1.074414  1.084813  1.081067  1.077901  1.072726  1.096421  1.081400 
dram[6]:  1.089096  1.084131  1.080134  1.082831  1.077044  1.072709  1.082981  1.082783  1.079780  1.078711  1.081390  1.074629  1.076182  1.074683  1.077988  1.076000 
dram[7]:  1.081968  1.081419  1.078545  1.080670  1.080036  1.077105  1.083514  1.075555  1.078277  1.078787  1.074144  1.082509  1.073865  1.075541  1.075148  1.080247 
dram[8]:  1.081484  1.084494  1.079931  1.089062  1.077335  1.084065  1.076605  1.076997  1.080457  1.082642  1.074907  1.079120  1.082386  1.075935  1.077555  1.083670 
dram[9]:  1.078132  1.079322  1.080963  1.085936  1.079872  1.075954  1.081249  1.077623  1.084646  1.082264  1.080875  1.080528  1.075253  1.074238  1.082187  1.080223 
dram[10]:  1.087106  1.082007  1.085454  1.080158  1.071966  1.075835  1.087712  1.087410  1.084606  1.080722  1.076444  1.083063  1.071936  1.076697  1.084937  1.077562 
dram[11]:  1.083145  1.081572  1.081765  1.081825  1.080999  1.080038  1.089024  1.076346  1.083534  1.084876  1.081257  1.079176  1.074499  1.073942  1.085227  1.074122 
average row locality = 4343321/4017579 = 1.081079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22081     21691     21804     21526     22033     21336     22300     21371     22258     21911     22015     21749     21732     21323     21791     21888 
dram[1]:     21758     23073     21923     24021     21290     22606     21867     23541     22076     23485     22089     23571     21627     22828     21800     23747 
dram[2]:     21920     22480     22035     22139     21357     21950     22298     22547     22629     22584     22009     22318     21665     22097     22251     22521 
dram[3]:     21841     21448     21565     21547     21356     21162     21562     21826     22303     22189     21645     22030     21659     21491     21865     21507 
dram[4]:     21405     21370     20903     20655     20975     20354     21631     21071     21435     21288     21795     21147     20874     20527     21437     21102 
dram[5]:     22401     21508     22093     21596     21308     21069     22545     21820     22907     21546     22525     22023     22128     21460     22684     21788 
dram[6]:     21697     21683     21404     21227     21217     20663     21977     21608     21470     21674     22487     21861     21588     21283     21749     21550 
dram[7]:     21569     21569     21169     21563     20834     21058     22084     21287     21576     21932     21359     21753     20870     20696     21404     21704 
dram[8]:     21476     21556     21530     21851     20959     21173     21476     21574     21600     21724     21376     22158     21548     21436     21556     22220 
dram[9]:     21758     21515     21931     21450     21774     21044     22277     21554     22118     21915     22362     21486     21783     21220     22313     21810 
dram[10]:     22522     21480     21798     21289     21143     21066     22536     22165     22229     22125     21790     21776     21759     21128     22298     21875 
dram[11]:     21734     21715     21594     21573     21576     21739     22272     22251     22042     22254     21700     21868     21435     21545     21962     21707 
total dram reads = 4180311
bank skew: 24021/20354 = 1.18
chip skew: 361302/337969 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1331      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1384      1380      1443      1310      1372      1304      1356      1371      1411      1441      1490      1457      1527      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1337      1408      1400      1380      1376      1443      1423      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1318      1353      1325      1352      1434      1415      1426      1434      1442      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1425      1438      1391      1362 
dram[5]:      1379      1388      1311      1344      1328      1343      1328      1436      1372      1357      1418      1451      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1280      1328      1364      1360      1384      1431      1465      1419      1419      1401      1382      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1406      1399      1469      1373      1369      1354      1393 
dram[8]:      1389      1424      1394      1341      1273      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1387 
dram[9]:      1342      1405      1396      1388      1349      1359      1327      1362      1408      1381      1440      1401      1429      1444      1459      1356 
dram[10]:      1424      1438      1367      1325      1324      1397      1441      1373      1393      1433      1438      1468      1476      1448      1411      1365 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1407      1446      1421      1459      1416      1383      1396 
total dram writes = 267022
bank skew: 1527/1273 = 1.20
chip skew: 22521/22069 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1707      1518      1579      1622      3116      2926      2665      2478      4744      2223      1992      2017      1802      1828
dram[1]:       2014      2354      1906      2359      1879      2242      4121      5122      3072      3810      2477      3152      2216      2661      2209      2721
dram[2]:       1808      2072      1688      2068      1698      1946      3630      4274      2641      3101      2253      2498      2154      2388      1917      2148
dram[3]:       1689      1797      1666      1589      1550      1545      3304      3153      2613      2507      1926      2227      1963      2043      1746      1972
dram[4]:       1685      1643      1601      1558      1481      1508      3640      3529      2693      2620      2084      2193      2118      2017      1741      1759
dram[5]:       2183      1766      2040      1654      2017      1580      5124      2941      3011      2384      3027      2128      2467      1933      2321      1772
dram[6]:       1606      1603      1563      1554      1479      1490      3279      3380      2411      2352      1838      1934      1862      1859      1762      1703
dram[7]:       1533      1735      1507      1522      1459      1620      2762      3176      2679      2556      1919      1874      1842      2019      1784      1744
dram[8]:       1652      1658      1489      1639      1588      1560      3295      2826      2845      3041      2129      2058      1874      1951      1756      1770
dram[9]:       1836      1779      1633      1655      3395      1585      3347      3806      2798      2710      2100      2450      2016      1904      1889      1821
dram[10]:       1652      1675      1530      1624      1573      1541      2663      3169      2786      2292      2101      2026      1857      1850      1704      1706
dram[11]:       1679      1566      1563      1532      1528      1455      3048      2519      2531      2597      2131      1878      2091      1859      1768      1620
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9904638 n_act=334727 n_pre=334711 n_ref_event=0 n_req=362489 n_rd=348809 n_rd_L2_A=0 n_write=0 n_wr_bk=22363 bw_util=0.1369
n_activity=6380011 dram_eff=0.2327
bk0: 22081a 8596466i bk1: 21691a 8633431i bk2: 21804a 8618760i bk3: 21526a 8667874i bk4: 22033a 8585068i bk5: 21336a 8664037i bk6: 22300a 8550054i bk7: 21371a 8674924i bk8: 22258a 8566174i bk9: 21911a 8630588i bk10: 22015a 8584383i bk11: 21749a 8627556i bk12: 21732a 8609835i bk13: 21323a 8644841i bk14: 21791a 8605426i bk15: 21888a 8603557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076612
Row_Buffer_Locality_read = 0.075571
Row_Buffer_Locality_write = 0.103143
Bank_Level_Parallism = 6.170160
Bank_Level_Parallism_Col = 1.921815
Bank_Level_Parallism_Ready = 1.093501
write_to_read_ratio_blp_rw_average = 0.071809
GrpLevelPara = 1.695949 

BW Util details:
bwutil = 0.136913 
total_CMD = 10844018 
util_bw = 1484688 
Wasted_Col = 3611513 
Wasted_Row = 768172 
Idle = 4979645 

BW Util Bottlenecks: 
RCDc_limit = 5633141 
RCDWRc_limit = 110937 
WTRc_limit = 591014 
RTWc_limit = 560761 
CCDLc_limit = 272882 
rwq = 0 
CCDLc_limit_alone = 228008 
WTRc_limit_alone = 571085 
RTWc_limit_alone = 535816 

Commands details: 
total_CMD = 10844018 
n_nop = 9904638 
Read = 348809 
Write = 0 
L2_Alloc = 0 
L2_WB = 22363 
n_act = 334727 
n_pre = 334711 
n_ref = 0 
n_req = 362489 
total_req = 371172 

Dual Bus Interface Util: 
issued_total_row = 669438 
issued_total_col = 371172 
Row_Bus_Util =  0.061733 
CoL_Bus_Util = 0.034228 
Either_Row_CoL_Bus_Util = 0.086627 
Issued_on_Two_Bus_Simul_Util = 0.009335 
issued_two_Eff = 0.107763 
queue_avg = 7.445386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.44539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9880850 n_act=345255 n_pre=345239 n_ref_event=0 n_req=375087 n_rd=361302 n_rd_L2_A=0 n_write=0 n_wr_bk=22462 bw_util=0.1416
n_activity=6417606 dram_eff=0.2392
bk0: 21758a 8539926i bk1: 23073a 8390586i bk2: 21923a 8523115i bk3: 24021a 8311622i bk4: 21290a 8580199i bk5: 22606a 8456515i bk6: 21867a 8527295i bk7: 23541a 8317335i bk8: 22076a 8501030i bk9: 23485a 8337886i bk10: 22089a 8495190i bk11: 23571a 8318002i bk12: 21627a 8552189i bk13: 22828a 8393014i bk14: 21800a 8518909i bk15: 23747a 8305872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079552
Row_Buffer_Locality_read = 0.078201
Row_Buffer_Locality_write = 0.114980
Bank_Level_Parallism = 6.590969
Bank_Level_Parallism_Col = 1.956931
Bank_Level_Parallism_Ready = 1.096157
write_to_read_ratio_blp_rw_average = 0.073636
GrpLevelPara = 1.721490 

BW Util details:
bwutil = 0.141558 
total_CMD = 10844018 
util_bw = 1535056 
Wasted_Col = 3647986 
Wasted_Row = 735334 
Idle = 4925642 

BW Util Bottlenecks: 
RCDc_limit = 5763303 
RCDWRc_limit = 109283 
WTRc_limit = 597933 
RTWc_limit = 605513 
CCDLc_limit = 290095 
rwq = 0 
CCDLc_limit_alone = 242108 
WTRc_limit_alone = 578235 
RTWc_limit_alone = 577224 

Commands details: 
total_CMD = 10844018 
n_nop = 9880850 
Read = 361302 
Write = 0 
L2_Alloc = 0 
L2_WB = 22462 
n_act = 345255 
n_pre = 345239 
n_ref = 0 
n_req = 375087 
total_req = 383764 

Dual Bus Interface Util: 
issued_total_row = 690494 
issued_total_col = 383764 
Row_Bus_Util =  0.063675 
CoL_Bus_Util = 0.035389 
Either_Row_CoL_Bus_Util = 0.088820 
Issued_on_Two_Bus_Simul_Util = 0.010244 
issued_two_Eff = 0.115338 
queue_avg = 10.126521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1265
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9895487 n_act=340142 n_pre=340126 n_ref_event=0 n_req=368569 n_rd=354800 n_rd_L2_A=0 n_write=0 n_wr_bk=22359 bw_util=0.1391
n_activity=6397038 dram_eff=0.2358
bk0: 21920a 8560002i bk1: 22480a 8489282i bk2: 22035a 8536226i bk3: 22139a 8503219i bk4: 21357a 8638361i bk5: 21950a 8539942i bk6: 22298a 8510296i bk7: 22547a 8477071i bk8: 22629a 8479875i bk9: 22584a 8468903i bk10: 22009a 8550636i bk11: 22318a 8479214i bk12: 21665a 8562537i bk13: 22097a 8493493i bk14: 22251a 8495685i bk15: 22521a 8460870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077163
Row_Buffer_Locality_read = 0.076192
Row_Buffer_Locality_write = 0.102186
Bank_Level_Parallism = 6.420788
Bank_Level_Parallism_Col = 1.946649
Bank_Level_Parallism_Ready = 1.090243
write_to_read_ratio_blp_rw_average = 0.076366
GrpLevelPara = 1.715173 

BW Util details:
bwutil = 0.139122 
total_CMD = 10844018 
util_bw = 1508636 
Wasted_Col = 3632267 
Wasted_Row = 748876 
Idle = 4954239 

BW Util Bottlenecks: 
RCDc_limit = 5699848 
RCDWRc_limit = 111938 
WTRc_limit = 592817 
RTWc_limit = 623461 
CCDLc_limit = 282274 
rwq = 0 
CCDLc_limit_alone = 234645 
WTRc_limit_alone = 573526 
RTWc_limit_alone = 595123 

Commands details: 
total_CMD = 10844018 
n_nop = 9895487 
Read = 354800 
Write = 0 
L2_Alloc = 0 
L2_WB = 22359 
n_act = 340142 
n_pre = 340126 
n_ref = 0 
n_req = 368569 
total_req = 377159 

Dual Bus Interface Util: 
issued_total_row = 680268 
issued_total_col = 377159 
Row_Bus_Util =  0.062732 
CoL_Bus_Util = 0.034780 
Either_Row_CoL_Bus_Util = 0.087470 
Issued_on_Two_Bus_Simul_Util = 0.010042 
issued_two_Eff = 0.114805 
queue_avg = 8.719766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.71977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9908023 n_act=334330 n_pre=334314 n_ref_event=0 n_req=360540 n_rd=346996 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1362
n_activity=6388636 dram_eff=0.2312
bk0: 21841a 8627811i bk1: 21448a 8668540i bk2: 21565a 8660367i bk3: 21547a 8666134i bk4: 21356a 8679921i bk5: 21162a 8706718i bk6: 21562a 8657173i bk7: 21826a 8629900i bk8: 22303a 8573224i bk9: 22189a 8591437i bk10: 21645a 8644829i bk11: 22030a 8606119i bk12: 21659a 8649311i bk13: 21491a 8663384i bk14: 21865a 8617639i bk15: 21507a 8660544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072721
Row_Buffer_Locality_read = 0.071877
Row_Buffer_Locality_write = 0.094359
Bank_Level_Parallism = 6.080534
Bank_Level_Parallism_Col = 1.909374
Bank_Level_Parallism_Ready = 1.094283
write_to_read_ratio_blp_rw_average = 0.069897
GrpLevelPara = 1.689317 

BW Util details:
bwutil = 0.136198 
total_CMD = 10844018 
util_bw = 1476936 
Wasted_Col = 3624758 
Wasted_Row = 775021 
Idle = 4967303 

BW Util Bottlenecks: 
RCDc_limit = 5645019 
RCDWRc_limit = 111482 
WTRc_limit = 585969 
RTWc_limit = 542263 
CCDLc_limit = 268517 
rwq = 0 
CCDLc_limit_alone = 225193 
WTRc_limit_alone = 566670 
RTWc_limit_alone = 518238 

Commands details: 
total_CMD = 10844018 
n_nop = 9908023 
Read = 346996 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 334330 
n_pre = 334314 
n_ref = 0 
n_req = 360540 
total_req = 369234 

Dual Bus Interface Util: 
issued_total_row = 668644 
issued_total_col = 369234 
Row_Bus_Util =  0.061660 
CoL_Bus_Util = 0.034050 
Either_Row_CoL_Bus_Util = 0.086314 
Issued_on_Two_Bus_Simul_Util = 0.009395 
issued_two_Eff = 0.108850 
queue_avg = 7.044101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9924421 n_act=326031 n_pre=326015 n_ref_event=0 n_req=351468 n_rd=337969 n_rd_L2_A=0 n_write=0 n_wr_bk=22114 bw_util=0.1328
n_activity=6361354 dram_eff=0.2264
bk0: 21405a 8750300i bk1: 21370a 8739551i bk2: 20903a 8812753i bk3: 20655a 8856253i bk4: 20975a 8797957i bk5: 20354a 8864541i bk6: 21631a 8724235i bk7: 21071a 8771505i bk8: 21435a 8743755i bk9: 21288a 8758037i bk10: 21795a 8697275i bk11: 21147a 8767582i bk12: 20874a 8787753i bk13: 20527a 8822100i bk14: 21437a 8727853i bk15: 21102a 8782045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072396
Row_Buffer_Locality_read = 0.071501
Row_Buffer_Locality_write = 0.094822
Bank_Level_Parallism = 5.762430
Bank_Level_Parallism_Col = 1.884889
Bank_Level_Parallism_Ready = 1.091593
write_to_read_ratio_blp_rw_average = 0.067770
GrpLevelPara = 1.669069 

BW Util details:
bwutil = 0.132823 
total_CMD = 10844018 
util_bw = 1440332 
Wasted_Col = 3590709 
Wasted_Row = 801454 
Idle = 5011523 

BW Util Bottlenecks: 
RCDc_limit = 5535231 
RCDWRc_limit = 111587 
WTRc_limit = 585766 
RTWc_limit = 511046 
CCDLc_limit = 259182 
rwq = 0 
CCDLc_limit_alone = 217583 
WTRc_limit_alone = 566528 
RTWc_limit_alone = 488685 

Commands details: 
total_CMD = 10844018 
n_nop = 9924421 
Read = 337969 
Write = 0 
L2_Alloc = 0 
L2_WB = 22114 
n_act = 326031 
n_pre = 326015 
n_ref = 0 
n_req = 351468 
total_req = 360083 

Dual Bus Interface Util: 
issued_total_row = 652046 
issued_total_col = 360083 
Row_Bus_Util =  0.060130 
CoL_Bus_Util = 0.033206 
Either_Row_CoL_Bus_Util = 0.084802 
Issued_on_Two_Bus_Simul_Util = 0.008533 
issued_two_Eff = 0.100622 
queue_avg = 6.057720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9901743 n_act=336907 n_pre=336891 n_ref_event=0 n_req=364869 n_rd=351401 n_rd_L2_A=0 n_write=0 n_wr_bk=22069 bw_util=0.1378
n_activity=6409661 dram_eff=0.2331
bk0: 22401a 8556834i bk1: 21508a 8671560i bk2: 22093a 8603988i bk3: 21596a 8659398i bk4: 21308a 8690164i bk5: 21069a 8704796i bk6: 22545a 8519038i bk7: 21820a 8603312i bk8: 22907a 8484438i bk9: 21546a 8650827i bk10: 22525a 8526173i bk11: 22023a 8589669i bk12: 22128a 8552755i bk13: 21460a 8656602i bk14: 22684a 8516061i bk15: 21788a 8647886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076666
Row_Buffer_Locality_read = 0.075515
Row_Buffer_Locality_write = 0.106697
Bank_Level_Parallism = 6.188050
Bank_Level_Parallism_Col = 1.925422
Bank_Level_Parallism_Ready = 1.093042
write_to_read_ratio_blp_rw_average = 0.070695
GrpLevelPara = 1.698491 

BW Util details:
bwutil = 0.137761 
total_CMD = 10844018 
util_bw = 1493880 
Wasted_Col = 3619066 
Wasted_Row = 772092 
Idle = 4958980 

BW Util Bottlenecks: 
RCDc_limit = 5663809 
RCDWRc_limit = 108544 
WTRc_limit = 587220 
RTWc_limit = 558416 
CCDLc_limit = 279301 
rwq = 0 
CCDLc_limit_alone = 234063 
WTRc_limit_alone = 567527 
RTWc_limit_alone = 532871 

Commands details: 
total_CMD = 10844018 
n_nop = 9901743 
Read = 351401 
Write = 0 
L2_Alloc = 0 
L2_WB = 22069 
n_act = 336907 
n_pre = 336891 
n_ref = 0 
n_req = 364869 
total_req = 373470 

Dual Bus Interface Util: 
issued_total_row = 673798 
issued_total_col = 373470 
Row_Bus_Util =  0.062135 
CoL_Bus_Util = 0.034440 
Either_Row_CoL_Bus_Util = 0.086894 
Issued_on_Two_Bus_Simul_Util = 0.009682 
issued_two_Eff = 0.111425 
queue_avg = 8.305470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.30547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9911072 n_act=332361 n_pre=332345 n_ref_event=0 n_req=358761 n_rd=345138 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1355
n_activity=6410308 dram_eff=0.2292
bk0: 21697a 8647102i bk1: 21683a 8673084i bk2: 21404a 8720842i bk3: 21227a 8706361i bk4: 21217a 8716009i bk5: 20663a 8791705i bk6: 21977a 8618219i bk7: 21608a 8649357i bk8: 21470a 8679416i bk9: 21674a 8652372i bk10: 22487a 8568206i bk11: 21861a 8620468i bk12: 21588a 8656482i bk13: 21283a 8692506i bk14: 21749a 8649067i bk15: 21550a 8657256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073609
Row_Buffer_Locality_read = 0.072365
Row_Buffer_Locality_write = 0.105116
Bank_Level_Parallism = 6.006266
Bank_Level_Parallism_Col = 1.899861
Bank_Level_Parallism_Ready = 1.093375
write_to_read_ratio_blp_rw_average = 0.069388
GrpLevelPara = 1.680305 

BW Util details:
bwutil = 0.135514 
total_CMD = 10844018 
util_bw = 1469516 
Wasted_Col = 3626603 
Wasted_Row = 787243 
Idle = 4960656 

BW Util Bottlenecks: 
RCDc_limit = 5624622 
RCDWRc_limit = 110651 
WTRc_limit = 580695 
RTWc_limit = 532963 
CCDLc_limit = 266874 
rwq = 0 
CCDLc_limit_alone = 223636 
WTRc_limit_alone = 561090 
RTWc_limit_alone = 509330 

Commands details: 
total_CMD = 10844018 
n_nop = 9911072 
Read = 345138 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 332361 
n_pre = 332345 
n_ref = 0 
n_req = 358761 
total_req = 367379 

Dual Bus Interface Util: 
issued_total_row = 664706 
issued_total_col = 367379 
Row_Bus_Util =  0.061297 
CoL_Bus_Util = 0.033878 
Either_Row_CoL_Bus_Util = 0.086033 
Issued_on_Two_Bus_Simul_Util = 0.009142 
issued_two_Eff = 0.106264 
queue_avg = 6.820612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9919006 n_act=329947 n_pre=329931 n_ref_event=0 n_req=355871 n_rd=342427 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.1345
n_activity=6396163 dram_eff=0.228
bk0: 21569a 8691739i bk1: 21569a 8703398i bk2: 21169a 8763920i bk3: 21563a 8703449i bk4: 20834a 8791328i bk5: 21058a 8744808i bk6: 22084a 8635616i bk7: 21287a 8725032i bk8: 21576a 8706908i bk9: 21932a 8641413i bk10: 21359a 8717506i bk11: 21753a 8678646i bk12: 20870a 8779849i bk13: 20696a 8805246i bk14: 21404a 8713152i bk15: 21704a 8678937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072880
Row_Buffer_Locality_read = 0.071972
Row_Buffer_Locality_write = 0.096028
Bank_Level_Parallism = 5.893756
Bank_Level_Parallism_Col = 1.884008
Bank_Level_Parallism_Ready = 1.093403
write_to_read_ratio_blp_rw_average = 0.065164
GrpLevelPara = 1.669751 

BW Util details:
bwutil = 0.134462 
total_CMD = 10844018 
util_bw = 1458104 
Wasted_Col = 3609185 
Wasted_Row = 794336 
Idle = 4982393 

BW Util Bottlenecks: 
RCDc_limit = 5587680 
RCDWRc_limit = 110421 
WTRc_limit = 584297 
RTWc_limit = 483443 
CCDLc_limit = 263230 
rwq = 0 
CCDLc_limit_alone = 223367 
WTRc_limit_alone = 565158 
RTWc_limit_alone = 462719 

Commands details: 
total_CMD = 10844018 
n_nop = 9919006 
Read = 342427 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 329947 
n_pre = 329931 
n_ref = 0 
n_req = 355871 
total_req = 364526 

Dual Bus Interface Util: 
issued_total_row = 659878 
issued_total_col = 364526 
Row_Bus_Util =  0.060852 
CoL_Bus_Util = 0.033615 
Either_Row_CoL_Bus_Util = 0.085302 
Issued_on_Two_Bus_Simul_Util = 0.009166 
issued_two_Eff = 0.107449 
queue_avg = 6.431306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9912232 n_act=331942 n_pre=331926 n_ref_event=0 n_req=358626 n_rd=345213 n_rd_L2_A=0 n_write=0 n_wr_bk=22086 bw_util=0.1355
n_activity=6392577 dram_eff=0.2298
bk0: 21476a 8658170i bk1: 21556a 8653231i bk2: 21530a 8663625i bk3: 21851a 8616471i bk4: 20959a 8735298i bk5: 21173a 8707581i bk6: 21476a 8666071i bk7: 21574a 8640323i bk8: 21600a 8628753i bk9: 21724a 8619259i bk10: 21376a 8633873i bk11: 22158a 8544359i bk12: 21548a 8639531i bk13: 21436a 8647258i bk14: 21556a 8634052i bk15: 22220a 8565396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074434
Row_Buffer_Locality_read = 0.073584
Row_Buffer_Locality_write = 0.096324
Bank_Level_Parallism = 6.099833
Bank_Level_Parallism_Col = 1.902529
Bank_Level_Parallism_Ready = 1.094970
write_to_read_ratio_blp_rw_average = 0.068991
GrpLevelPara = 1.684274 

BW Util details:
bwutil = 0.135484 
total_CMD = 10844018 
util_bw = 1469196 
Wasted_Col = 3612221 
Wasted_Row = 786210 
Idle = 4976391 

BW Util Bottlenecks: 
RCDc_limit = 5609415 
RCDWRc_limit = 110195 
WTRc_limit = 579875 
RTWc_limit = 531337 
CCDLc_limit = 265070 
rwq = 0 
CCDLc_limit_alone = 222326 
WTRc_limit_alone = 560549 
RTWc_limit_alone = 507919 

Commands details: 
total_CMD = 10844018 
n_nop = 9912232 
Read = 345213 
Write = 0 
L2_Alloc = 0 
L2_WB = 22086 
n_act = 331942 
n_pre = 331926 
n_ref = 0 
n_req = 358626 
total_req = 367299 

Dual Bus Interface Util: 
issued_total_row = 663868 
issued_total_col = 367299 
Row_Bus_Util =  0.061220 
CoL_Bus_Util = 0.033871 
Either_Row_CoL_Bus_Util = 0.085926 
Issued_on_Two_Bus_Simul_Util = 0.009165 
issued_two_Eff = 0.106656 
queue_avg = 7.122826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.12283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9906718 n_act=335130 n_pre=335114 n_ref_event=0 n_req=361920 n_rd=348310 n_rd_L2_A=0 n_write=0 n_wr_bk=22246 bw_util=0.1367
n_activity=6406142 dram_eff=0.2314
bk0: 21758a 8611408i bk1: 21515a 8639769i bk2: 21931a 8610631i bk3: 21450a 8665152i bk4: 21774a 8627080i bk5: 21044a 8700951i bk6: 22277a 8559959i bk7: 21554a 8644517i bk8: 22118a 8571445i bk9: 21915a 8607629i bk10: 22362a 8538632i bk11: 21486a 8642150i bk12: 21783a 8619344i bk13: 21220a 8662518i bk14: 22313a 8563800i bk15: 21810a 8602248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074050
Row_Buffer_Locality_read = 0.073228
Row_Buffer_Locality_write = 0.095077
Bank_Level_Parallism = 6.142603
Bank_Level_Parallism_Col = 1.910762
Bank_Level_Parallism_Ready = 1.088266
write_to_read_ratio_blp_rw_average = 0.070876
GrpLevelPara = 1.690141 

BW Util details:
bwutil = 0.136686 
total_CMD = 10844018 
util_bw = 1482224 
Wasted_Col = 3628197 
Wasted_Row = 779337 
Idle = 4954260 

BW Util Bottlenecks: 
RCDc_limit = 5649163 
RCDWRc_limit = 111994 
WTRc_limit = 591223 
RTWc_limit = 551255 
CCDLc_limit = 270668 
rwq = 0 
CCDLc_limit_alone = 227740 
WTRc_limit_alone = 572124 
RTWc_limit_alone = 527426 

Commands details: 
total_CMD = 10844018 
n_nop = 9906718 
Read = 348310 
Write = 0 
L2_Alloc = 0 
L2_WB = 22246 
n_act = 335130 
n_pre = 335114 
n_ref = 0 
n_req = 361920 
total_req = 370556 

Dual Bus Interface Util: 
issued_total_row = 670244 
issued_total_col = 370556 
Row_Bus_Util =  0.061808 
CoL_Bus_Util = 0.034171 
Either_Row_CoL_Bus_Util = 0.086435 
Issued_on_Two_Bus_Simul_Util = 0.009544 
issued_two_Eff = 0.110424 
queue_avg = 7.445912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.44591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9902831 n_act=335500 n_pre=335484 n_ref_event=0 n_req=362633 n_rd=348979 n_rd_L2_A=0 n_write=0 n_wr_bk=22521 bw_util=0.137
n_activity=6412534 dram_eff=0.2317
bk0: 22522a 8538726i bk1: 21480a 8658613i bk2: 21798a 8623664i bk3: 21289a 8678647i bk4: 21143a 8686549i bk5: 21066a 8715901i bk6: 22536a 8529015i bk7: 22165a 8578882i bk8: 22229a 8567865i bk9: 22125a 8577257i bk10: 21790a 8599585i bk11: 21776a 8600701i bk12: 21759a 8612203i bk13: 21128a 8707549i bk14: 22298a 8560635i bk15: 21875a 8613821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074850
Row_Buffer_Locality_read = 0.073790
Row_Buffer_Locality_write = 0.101948
Bank_Level_Parallism = 6.142810
Bank_Level_Parallism_Col = 1.916849
Bank_Level_Parallism_Ready = 1.094779
write_to_read_ratio_blp_rw_average = 0.071132
GrpLevelPara = 1.692576 

BW Util details:
bwutil = 0.137034 
total_CMD = 10844018 
util_bw = 1486000 
Wasted_Col = 3630525 
Wasted_Row = 775934 
Idle = 4951559 

BW Util Bottlenecks: 
RCDc_limit = 5658339 
RCDWRc_limit = 111097 
WTRc_limit = 588271 
RTWc_limit = 556541 
CCDLc_limit = 271366 
rwq = 0 
CCDLc_limit_alone = 227036 
WTRc_limit_alone = 568637 
RTWc_limit_alone = 531845 

Commands details: 
total_CMD = 10844018 
n_nop = 9902831 
Read = 348979 
Write = 0 
L2_Alloc = 0 
L2_WB = 22521 
n_act = 335500 
n_pre = 335484 
n_ref = 0 
n_req = 362633 
total_req = 371500 

Dual Bus Interface Util: 
issued_total_row = 670984 
issued_total_col = 371500 
Row_Bus_Util =  0.061876 
CoL_Bus_Util = 0.034259 
Either_Row_CoL_Bus_Util = 0.086793 
Issued_on_Two_Bus_Simul_Util = 0.009341 
issued_two_Eff = 0.107627 
queue_avg = 7.432836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.43284
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10844018 n_nop=9904148 n_act=335424 n_pre=335408 n_ref_event=0 n_req=362488 n_rd=348967 n_rd_L2_A=0 n_write=0 n_wr_bk=22224 bw_util=0.1369
n_activity=6398420 dram_eff=0.2321
bk0: 21734a 8622209i bk1: 21715a 8631037i bk2: 21594a 8630721i bk3: 21573a 8645532i bk4: 21576a 8635127i bk5: 21739a 8615281i bk6: 22272a 8570043i bk7: 22251a 8578111i bk8: 22042a 8588623i bk9: 22254a 8570271i bk10: 21700a 8618174i bk11: 21868a 8624776i bk12: 21435a 8648619i bk13: 21545a 8637852i bk14: 21962a 8599115i bk15: 21707a 8623773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074689
Row_Buffer_Locality_read = 0.073540
Row_Buffer_Locality_write = 0.104356
Bank_Level_Parallism = 6.156014
Bank_Level_Parallism_Col = 1.913768
Bank_Level_Parallism_Ready = 1.091473
write_to_read_ratio_blp_rw_average = 0.069904
GrpLevelPara = 1.691832 

BW Util details:
bwutil = 0.136920 
total_CMD = 10844018 
util_bw = 1484764 
Wasted_Col = 3624366 
Wasted_Row = 772138 
Idle = 4962750 

BW Util Bottlenecks: 
RCDc_limit = 5655473 
RCDWRc_limit = 109751 
WTRc_limit = 587341 
RTWc_limit = 544268 
CCDLc_limit = 272887 
rwq = 0 
CCDLc_limit_alone = 228868 
WTRc_limit_alone = 568158 
RTWc_limit_alone = 519432 

Commands details: 
total_CMD = 10844018 
n_nop = 9904148 
Read = 348967 
Write = 0 
L2_Alloc = 0 
L2_WB = 22224 
n_act = 335424 
n_pre = 335408 
n_ref = 0 
n_req = 362488 
total_req = 371191 

Dual Bus Interface Util: 
issued_total_row = 670832 
issued_total_col = 371191 
Row_Bus_Util =  0.061862 
CoL_Bus_Util = 0.034230 
Either_Row_CoL_Bus_Util = 0.086672 
Issued_on_Two_Bus_Simul_Util = 0.009420 
issued_two_Eff = 0.108688 
queue_avg = 7.492097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.4921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1112962, Miss = 177882, Miss_rate = 0.160, Pending_hits = 1346, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914612, Miss = 174663, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 944148, Miss = 176310, Miss_rate = 0.187, Pending_hits = 1291, Reservation_fails = 4406
L2_cache_bank[3]: Access = 911269, Miss = 188752, Miss_rate = 0.207, Pending_hits = 1403, Reservation_fails = 4849
L2_cache_bank[4]: Access = 933193, Miss = 178042, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966510, Miss = 180512, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911425, Miss = 175674, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928855, Miss = 175074, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977813, Miss = 172343, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938381, Miss = 169402, Miss_rate = 0.181, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 925322, Miss = 180476, Miss_rate = 0.195, Pending_hits = 1414, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880712, Miss = 174694, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902400, Miss = 175473, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 919373, Miss = 173433, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896928, Miss = 172748, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 919104, Miss = 173442, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957517, Miss = 173401, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915635, Miss = 175567, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1079100, Miss = 178184, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956409, Miss = 173862, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917456, Miss = 177943, Miss_rate = 0.194, Pending_hits = 1264, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905406, Miss = 174772, Miss_rate = 0.193, Pending_hits = 1151, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911861, Miss = 176183, Miss_rate = 0.193, Pending_hits = 1158, Reservation_fails = 4699
L2_cache_bank[23]: Access = 873062, Miss = 176520, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22499453
L2_total_cache_misses = 4225352
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29066
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17983398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2445028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1735283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29066
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22192775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306678
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.180
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=22499453
icnt_total_pkts_simt_to_mem=22499453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22499453
Req_Network_cycles = 4228571
Req_Network_injected_packets_per_cycle =       5.3208 
Req_Network_conflicts_per_cycle =       4.2882
Req_Network_conflicts_per_cycle_util =       6.5560
Req_Bank_Level_Parallism =       8.1346
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.9497
Req_Network_out_buffer_full_per_cycle =       0.0681
Req_Network_out_buffer_avg_util =       5.7858

Reply_Network_injected_packets_num = 22499453
Reply_Network_cycles = 4228571
Reply_Network_injected_packets_per_cycle =        5.3208
Reply_Network_conflicts_per_cycle =        4.0755
Reply_Network_conflicts_per_cycle_util =       6.2510
Reply_Bank_Level_Parallism =       8.1611
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3976
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1774
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 14 min, 52 sec (18892 sec)
gpgpu_simulation_rate = 6431 (inst/sec)
gpgpu_simulation_rate = 223 (cycle/sec)
gpgpu_silicon_slowdown = 6121076x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 11: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 29548
gpu_sim_insn = 20415
gpu_ipc =       0.6909
gpu_tot_sim_cycle = 4258119
gpu_tot_sim_insn = 121522533
gpu_tot_ipc =      28.5390
gpu_tot_issued_cta = 1414
gpu_occupancy = 14.2178% 
gpu_tot_occupancy = 69.7250% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0480
partiton_level_parallism_total  =       5.2842
partiton_level_parallism_util =       1.0014
partiton_level_parallism_util_total  =       8.6345
L2_BW  =       2.0962 GB/Sec
L2_BW_total  =     230.8151 GB/Sec
gpu_total_sim_rate=6421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1005912, Miss = 747077, Miss_rate = 0.743, Pending_hits = 20014, Reservation_fails = 705420
	L1D_cache_core[22]: Access = 1055373, Miss = 794104, Miss_rate = 0.752, Pending_hits = 21244, Reservation_fails = 792749
	L1D_cache_core[23]: Access = 1044498, Miss = 778622, Miss_rate = 0.745, Pending_hits = 20972, Reservation_fails = 780159
	L1D_cache_core[24]: Access = 907635, Miss = 679120, Miss_rate = 0.748, Pending_hits = 17873, Reservation_fails = 692176
	L1D_cache_core[25]: Access = 953225, Miss = 708543, Miss_rate = 0.743, Pending_hits = 19773, Reservation_fails = 706151
	L1D_cache_core[26]: Access = 945749, Miss = 718070, Miss_rate = 0.759, Pending_hits = 18960, Reservation_fails = 670647
	L1D_cache_core[27]: Access = 1026082, Miss = 757118, Miss_rate = 0.738, Pending_hits = 19422, Reservation_fails = 690801
	L1D_cache_core[28]: Access = 942249, Miss = 698955, Miss_rate = 0.742, Pending_hits = 18669, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997536, Miss = 743305, Miss_rate = 0.745, Pending_hits = 19658, Reservation_fails = 735976
	L1D_total_cache_accesses = 29694870
	L1D_total_cache_misses = 21743647
	L1D_total_cache_miss_rate = 0.7322
	L1D_total_cache_pending_hits = 573034
	L1D_total_cache_reservation_fails = 20844285
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7344805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 573034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19430095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20842277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2040229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 573046
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29388163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306707

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5206721
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1414, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599726816
gpgpu_n_tot_w_icount = 18741463
gpgpu_n_stall_shd_mem = 14549835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22194164
gpgpu_n_mem_write_global = 306707
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31132247
gpgpu_n_store_insn = 360487
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2894848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13573476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 976359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373763	W0_Idle:20389382	W0_Scoreboard:298627236	W1:7425593	W2:2420307	W3:1319763	W4:872808	W5:660716	W6:543568	W7:454384	W8:385391	W9:338927	W10:298839	W11:272834	W12:241439	W13:222107	W14:207143	W15:199627	W16:181928	W17:172998	W18:161307	W19:153027	W20:143342	W21:139386	W22:140061	W23:139147	W24:141657	W25:138221	W26:135923	W27:129604	W28:124882	W29:124124	W30:123184	W31:119396	W32:609830
single_issue_nums: WS0:4708268	WS1:4636414	WS2:4705580	WS3:4691201	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171762496 {8:21470312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12268280 {40:306707,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28954080 {40:723852,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858812480 {40:21470312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2453656 {8:306707,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28954080 {40:723852,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 433 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2185008 	37829 	81177 	174655 	277169 	279569 	328175 	423421 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8048705 	10916757 	2089824 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376866 	82486 	40516 	33140 	13535362 	3168939 	2201993 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9528712 	4525807 	3447728 	2504986 	1688323 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15058 	17090 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085407  1.080455  1.093221  1.082536  1.081548  1.076474  1.080049  1.078371  1.085291  1.088894  1.092997  1.084015  1.076083  1.075070  1.079107  1.088112 
dram[1]:  1.080883  1.083092  1.097851  1.110304  1.075186  1.080396  1.078160  1.085517  1.078760  1.083630  1.084538  1.101583  1.075457  1.080702  1.077376  1.106586 
dram[2]:  1.085365  1.090824  1.080158  1.088976  1.075379  1.086208  1.087538  1.084271  1.088583  1.087643  1.078252  1.081430  1.075541  1.081857  1.083368  1.082002 
dram[3]:  1.076963  1.080151  1.081372  1.078172  1.079336  1.073646  1.079508  1.084175  1.087556  1.077250  1.077184  1.076963  1.075128  1.077669  1.077338  1.072304 
dram[4]:  1.082396  1.083041  1.080799  1.081700  1.076179  1.071468  1.077603  1.075287  1.075423  1.080718  1.081291  1.075646  1.074261  1.075588  1.075559  1.081760 
dram[5]:  1.089333  1.079888  1.093529  1.082404  1.080677  1.073353  1.088220  1.079361  1.091779  1.074503  1.084809  1.081067  1.077901  1.072722  1.096407  1.081396 
dram[6]:  1.089096  1.084126  1.080175  1.082819  1.077040  1.072709  1.082978  1.082875  1.079768  1.078751  1.081382  1.074625  1.076178  1.074679  1.078036  1.076041 
dram[7]:  1.081956  1.081459  1.078541  1.080711  1.080028  1.077143  1.083511  1.075555  1.078362  1.078783  1.074330  1.082541  1.073861  1.075584  1.075148  1.080243 
dram[8]:  1.081480  1.084482  1.079927  1.089106  1.077469  1.084065  1.076605  1.076993  1.080538  1.082634  1.074896  1.079167  1.082426  1.075935  1.077555  1.083713 
dram[9]:  1.078157  1.079318  1.080956  1.085976  1.079868  1.075954  1.081249  1.077704  1.084638  1.082308  1.080918  1.080569  1.075290  1.074234  1.082180  1.080215 
dram[10]:  1.087149  1.082003  1.085454  1.080245  1.071959  1.075827  1.087750  1.087410  1.084602  1.080812  1.076433  1.083043  1.071929  1.076689  1.084921  1.077598 
dram[11]:  1.083185  1.081564  1.081841  1.081853  1.080999  1.080071  1.089059  1.076342  1.083570  1.084918  1.081297  1.079172  1.074484  1.073935  1.085227  1.074118 
average row locality = 4343691/4017873 = 1.081092
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22082     21694     21805     21527     22038     21336     22302     21374     22258     21912     22020     21750     21733     21323     21792     21891 
dram[1]:     21759     23074     21923     24021     21291     22607     21871     23543     22077     23485     22091     23572     21629     22828     21803     23747 
dram[2]:     21920     22480     22037     22141     21361     21952     22303     22551     22629     22585     22009     22319     21666     22100     22254     22523 
dram[3]:     21843     21450     21565     21551     21358     21163     21563     21828     22304     22191     21647     22033     21661     21492     21867     21509 
dram[4]:     21407     21370     20906     20658     20976     20354     21634     21071     21435     21289     21795     21147     20874     20528     21437     21103 
dram[5]:     22403     21510     22093     21599     21310     21072     22546     21822     22908     21549     22526     22023     22128     21461     22687     21789 
dram[6]:     21697     21684     21407     21230     21218     20663     21978     21611     21473     21677     22489     21862     21589     21284     21750     21553 
dram[7]:     21572     21572     21170     21566     20836     21062     22085     21287     21581     21933     21365     21758     20871     20699     21404     21705 
dram[8]:     21477     21559     21531     21853     20966     21173     21476     21575     21606     21726     21379     22159     21551     21436     21556     22222 
dram[9]:     21765     21516     21933     21453     21775     21044     22277     21560     22120     21917     22364     21489     21787     21221     22315     21811 
dram[10]:     22524     21481     21798     21294     21145     21068     22539     22165     22230     22128     21793     21781     21760     21130     22302     21879 
dram[11]:     21737     21717     21601     21579     21576     21744     22276     22252     22046     22256     21703     21869     21439     21547     21962     21708 
total dram reads = 4180675
bank skew: 24021/20354 = 1.18
chip skew: 361321/337984 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1331      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1385      1380      1443      1310      1372      1304      1356      1371      1411      1441      1490      1457      1527      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1337      1408      1400      1380      1376      1443      1424      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1318      1353      1325      1352      1434      1415      1426      1434      1442      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1425      1438      1391      1363 
dram[5]:      1379      1388      1311      1344      1328      1343      1328      1436      1372      1358      1418      1451      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1280      1328      1364      1360      1384      1431      1465      1419      1419      1401      1382      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1406      1399      1469      1373      1369      1354      1393 
dram[8]:      1389      1424      1394      1341      1273      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1387 
dram[9]:      1342      1405      1396      1388      1349      1359      1327      1362      1408      1381      1440      1401      1429      1444      1459      1357 
dram[10]:      1424      1438      1367      1325      1324      1397      1441      1373      1393      1433      1438      1468      1480      1448      1411      1365 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1407      1446      1421      1459      1416      1383      1396 
total dram writes = 267031
bank skew: 1527/1273 = 1.20
chip skew: 22525/22070 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1707      1518      1579      1622      3116      2926      2665      2478      4744      2223      1992      2017      1802      1828
dram[1]:       2014      2354      1906      2359      1879      2242      4120      5121      3072      3810      2476      3152      2216      2661      2209      2721
dram[2]:       1808      2072      1688      2068      1698      1946      3629      4274      2641      3101      2253      2498      2154      2388      1917      2148
dram[3]:       1689      1796      1666      1589      1550      1545      3304      3153      2613      2507      1926      2227      1963      2043      1746      1972
dram[4]:       1685      1643      1600      1558      1481      1508      3639      3529      2693      2620      2084      2193      2118      2017      1741      1759
dram[5]:       2183      1766      2040      1654      2017      1580      5124      2941      3011      2383      3027      2128      2467      1933      2321      1772
dram[6]:       1606      1603      1563      1554      1479      1490      3279      3380      2411      2351      1838      1934      1862      1859      1762      1702
dram[7]:       1533      1734      1507      1522      1459      1620      2762      3176      2679      2556      1919      1874      1842      2019      1784      1744
dram[8]:       1652      1658      1489      1639      1588      1560      3295      2826      2845      3041      2129      2058      1874      1951      1756      1770
dram[9]:       1836      1779      1633      1655      3395      1585      3347      3806      2798      2710      2100      2450      2015      1904      1889      1821
dram[10]:       1652      1675      1530      1623      1572      1541      2663      3169      2786      2292      2101      2026      1857      1850      1704      1706
dram[11]:       1679      1566      1562      1532      1528      1454      3048      2519      2531      2597      2131      1878      2090      1859      1768      1620
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9980343 n_act=334747 n_pre=334731 n_ref_event=0 n_req=362517 n_rd=348837 n_rd_L2_A=0 n_write=0 n_wr_bk=22363 bw_util=0.136
n_activity=6382043 dram_eff=0.2327
bk0: 22082a 8672192i bk1: 21694a 8709108i bk2: 21805a 8694484i bk3: 21527a 8743598i bk4: 22038a 8660695i bk5: 21336a 8739806i bk6: 22302a 8625826i bk7: 21374a 8750601i bk8: 22258a 8641945i bk9: 21912a 8706315i bk10: 22020a 8659961i bk11: 21750a 8703276i bk12: 21733a 8685557i bk13: 21323a 8720614i bk14: 21792a 8681153i bk15: 21891a 8679227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076628
Row_Buffer_Locality_read = 0.075588
Row_Buffer_Locality_write = 0.103143
Bank_Level_Parallism = 6.169342
Bank_Level_Parallism_Col = 1.921728
Bank_Level_Parallism_Ready = 1.093494
write_to_read_ratio_blp_rw_average = 0.071802
GrpLevelPara = 1.695881 

BW Util details:
bwutil = 0.135973 
total_CMD = 10919791 
util_bw = 1484800 
Wasted_Col = 3611977 
Wasted_Row = 768606 
Idle = 5054408 

BW Util Bottlenecks: 
RCDc_limit = 5633617 
RCDWRc_limit = 110937 
WTRc_limit = 591014 
RTWc_limit = 560761 
CCDLc_limit = 272884 
rwq = 0 
CCDLc_limit_alone = 228010 
WTRc_limit_alone = 571085 
RTWc_limit_alone = 535816 

Commands details: 
total_CMD = 10919791 
n_nop = 9980343 
Read = 348837 
Write = 0 
L2_Alloc = 0 
L2_WB = 22363 
n_act = 334747 
n_pre = 334731 
n_ref = 0 
n_req = 362517 
total_req = 371200 

Dual Bus Interface Util: 
issued_total_row = 669478 
issued_total_col = 371200 
Row_Bus_Util =  0.061309 
CoL_Bus_Util = 0.033993 
Either_Row_CoL_Bus_Util = 0.086032 
Issued_on_Two_Bus_Simul_Util = 0.009270 
issued_two_Eff = 0.107755 
queue_avg = 7.393723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.39372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9956569 n_act=345272 n_pre=345256 n_ref_event=0 n_req=375107 n_rd=361321 n_rd_L2_A=0 n_write=0 n_wr_bk=22463 bw_util=0.1406
n_activity=6419092 dram_eff=0.2392
bk0: 21759a 8615651i bk1: 23074a 8466243i bk2: 21923a 8598886i bk3: 24021a 8387394i bk4: 21291a 8655925i bk5: 22607a 8532244i bk6: 21871a 8602924i bk7: 23543a 8393008i bk8: 22077a 8576752i bk9: 23485a 8413658i bk10: 22091a 8570868i bk11: 23572a 8393724i bk12: 21629a 8627911i bk13: 22828a 8468786i bk14: 21803a 8594585i bk15: 23747a 8381643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079556
Row_Buffer_Locality_read = 0.078205
Row_Buffer_Locality_write = 0.114972
Bank_Level_Parallism = 6.590226
Bank_Level_Parallism_Col = 1.956856
Bank_Level_Parallism_Ready = 1.096152
write_to_read_ratio_blp_rw_average = 0.073636
GrpLevelPara = 1.721431 

BW Util details:
bwutil = 0.140583 
total_CMD = 10919791 
util_bw = 1535136 
Wasted_Col = 3648388 
Wasted_Row = 735694 
Idle = 5000573 

BW Util Bottlenecks: 
RCDc_limit = 5763687 
RCDWRc_limit = 109295 
WTRc_limit = 597933 
RTWc_limit = 605531 
CCDLc_limit = 290097 
rwq = 0 
CCDLc_limit_alone = 242108 
WTRc_limit_alone = 578235 
RTWc_limit_alone = 577240 

Commands details: 
total_CMD = 10919791 
n_nop = 9956569 
Read = 361321 
Write = 0 
L2_Alloc = 0 
L2_WB = 22463 
n_act = 345272 
n_pre = 345256 
n_ref = 0 
n_req = 375107 
total_req = 383784 

Dual Bus Interface Util: 
issued_total_row = 690528 
issued_total_col = 383784 
Row_Bus_Util =  0.063236 
CoL_Bus_Util = 0.035146 
Either_Row_CoL_Bus_Util = 0.088209 
Issued_on_Two_Bus_Simul_Util = 0.010173 
issued_two_Eff = 0.115332 
queue_avg = 10.056252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0563
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9971171 n_act=340171 n_pre=340155 n_ref_event=0 n_req=368600 n_rd=354830 n_rd_L2_A=0 n_write=0 n_wr_bk=22360 bw_util=0.1382
n_activity=6399170 dram_eff=0.2358
bk0: 21920a 8635774i bk1: 22480a 8565060i bk2: 22037a 8611951i bk3: 22141a 8578900i bk4: 21361a 8713939i bk5: 21952a 8615615i bk6: 22303a 8585799i bk7: 22551a 8552642i bk8: 22629a 8555638i bk9: 22585a 8544627i bk10: 22009a 8626410i bk11: 22319a 8554872i bk12: 21666a 8638262i bk13: 22100a 8569093i bk14: 22254a 8571293i bk15: 22523a 8536543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077162
Row_Buffer_Locality_read = 0.076191
Row_Buffer_Locality_write = 0.102179
Bank_Level_Parallism = 6.419611
Bank_Level_Parallism_Col = 1.946530
Bank_Level_Parallism_Ready = 1.090236
write_to_read_ratio_blp_rw_average = 0.076359
GrpLevelPara = 1.715081 

BW Util details:
bwutil = 0.138167 
total_CMD = 10919791 
util_bw = 1508760 
Wasted_Col = 3632922 
Wasted_Row = 749461 
Idle = 5028648 

BW Util Bottlenecks: 
RCDc_limit = 5700504 
RCDWRc_limit = 111950 
WTRc_limit = 592835 
RTWc_limit = 623479 
CCDLc_limit = 282280 
rwq = 0 
CCDLc_limit_alone = 234649 
WTRc_limit_alone = 573544 
RTWc_limit_alone = 595139 

Commands details: 
total_CMD = 10919791 
n_nop = 9971171 
Read = 354830 
Write = 0 
L2_Alloc = 0 
L2_WB = 22360 
n_act = 340171 
n_pre = 340155 
n_ref = 0 
n_req = 368600 
total_req = 377190 

Dual Bus Interface Util: 
issued_total_row = 680326 
issued_total_col = 377190 
Row_Bus_Util =  0.062302 
CoL_Bus_Util = 0.034542 
Either_Row_CoL_Bus_Util = 0.086872 
Issued_on_Two_Bus_Simul_Util = 0.009972 
issued_two_Eff = 0.114794 
queue_avg = 8.659278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.65928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9983715 n_act=334356 n_pre=334340 n_ref_event=0 n_req=360569 n_rd=347025 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1353
n_activity=6390432 dram_eff=0.2311
bk0: 21843a 8703474i bk1: 21450a 8744214i bk2: 21565a 8736138i bk3: 21551a 8741683i bk4: 21358a 8755591i bk5: 21163a 8782436i bk6: 21563a 8732899i bk7: 21828a 8705605i bk8: 22304a 8648950i bk9: 22191a 8667116i bk10: 21647a 8720502i bk11: 22033a 8681796i bk12: 21661a 8725032i bk13: 21492a 8739107i bk14: 21867a 8693314i bk15: 21509a 8736221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072724
Row_Buffer_Locality_read = 0.071880
Row_Buffer_Locality_write = 0.094359
Bank_Level_Parallism = 6.079690
Bank_Level_Parallism_Col = 1.909282
Bank_Level_Parallism_Ready = 1.094275
write_to_read_ratio_blp_rw_average = 0.069888
GrpLevelPara = 1.689246 

BW Util details:
bwutil = 0.135264 
total_CMD = 10919791 
util_bw = 1477052 
Wasted_Col = 3625295 
Wasted_Row = 775449 
Idle = 5041995 

BW Util Bottlenecks: 
RCDc_limit = 5645609 
RCDWRc_limit = 111482 
WTRc_limit = 585969 
RTWc_limit = 542263 
CCDLc_limit = 268521 
rwq = 0 
CCDLc_limit_alone = 225197 
WTRc_limit_alone = 566670 
RTWc_limit_alone = 518238 

Commands details: 
total_CMD = 10919791 
n_nop = 9983715 
Read = 347025 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 334356 
n_pre = 334340 
n_ref = 0 
n_req = 360569 
total_req = 369263 

Dual Bus Interface Util: 
issued_total_row = 668696 
issued_total_col = 369263 
Row_Bus_Util =  0.061237 
CoL_Bus_Util = 0.033816 
Either_Row_CoL_Bus_Util = 0.085723 
Issued_on_Two_Bus_Simul_Util = 0.009330 
issued_two_Eff = 0.108841 
queue_avg = 6.995223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.99522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=10000156 n_act=326042 n_pre=326026 n_ref_event=0 n_req=351484 n_rd=337984 n_rd_L2_A=0 n_write=0 n_wr_bk=22115 bw_util=0.1319
n_activity=6362222 dram_eff=0.2264
bk0: 21407a 8826026i bk1: 21370a 8815324i bk2: 20906a 8888431i bk3: 20658a 8931929i bk4: 20976a 8873676i bk5: 20354a 8940310i bk6: 21634a 8799956i bk7: 21071a 8847274i bk8: 21435a 8819527i bk9: 21289a 8833760i bk10: 21795a 8773046i bk11: 21147a 8843356i bk12: 20874a 8863529i bk13: 20528a 8897828i bk14: 21437a 8803629i bk15: 21103a 8857706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072407
Row_Buffer_Locality_read = 0.071512
Row_Buffer_Locality_write = 0.094815
Bank_Level_Parallism = 5.762059
Bank_Level_Parallism_Col = 1.884843
Bank_Level_Parallism_Ready = 1.091589
write_to_read_ratio_blp_rw_average = 0.067772
GrpLevelPara = 1.669032 

BW Util details:
bwutil = 0.131907 
total_CMD = 10919791 
util_bw = 1440396 
Wasted_Col = 3590962 
Wasted_Row = 801645 
Idle = 5086788 

BW Util Bottlenecks: 
RCDc_limit = 5535467 
RCDWRc_limit = 111599 
WTRc_limit = 585766 
RTWc_limit = 511064 
CCDLc_limit = 259184 
rwq = 0 
CCDLc_limit_alone = 217583 
WTRc_limit_alone = 566528 
RTWc_limit_alone = 488701 

Commands details: 
total_CMD = 10919791 
n_nop = 10000156 
Read = 337984 
Write = 0 
L2_Alloc = 0 
L2_WB = 22115 
n_act = 326042 
n_pre = 326026 
n_ref = 0 
n_req = 351484 
total_req = 360099 

Dual Bus Interface Util: 
issued_total_row = 652068 
issued_total_col = 360099 
Row_Bus_Util =  0.059714 
CoL_Bus_Util = 0.032977 
Either_Row_CoL_Bus_Util = 0.084217 
Issued_on_Two_Bus_Simul_Util = 0.008474 
issued_two_Eff = 0.100618 
queue_avg = 6.015686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9977449 n_act=336928 n_pre=336912 n_ref_event=0 n_req=364895 n_rd=351426 n_rd_L2_A=0 n_write=0 n_wr_bk=22070 bw_util=0.1368
n_activity=6411405 dram_eff=0.233
bk0: 22403a 8632557i bk1: 21510a 8747236i bk2: 22093a 8679759i bk3: 21599a 8735074i bk4: 21310a 8765839i bk5: 21072a 8780414i bk6: 22546a 8594756i bk7: 21822a 8679030i bk8: 22908a 8560159i bk9: 21549a 8726481i bk10: 22526a 8601897i bk11: 22023a 8665443i bk12: 22128a 8628532i bk13: 21461a 8732333i bk14: 22687a 8591681i bk15: 21789a 8723593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076674
Row_Buffer_Locality_read = 0.075524
Row_Buffer_Locality_write = 0.106689
Bank_Level_Parallism = 6.187276
Bank_Level_Parallism_Col = 1.925342
Bank_Level_Parallism_Ready = 1.093037
write_to_read_ratio_blp_rw_average = 0.070692
GrpLevelPara = 1.698431 

BW Util details:
bwutil = 0.136814 
total_CMD = 10919791 
util_bw = 1493984 
Wasted_Col = 3619528 
Wasted_Row = 772490 
Idle = 5033789 

BW Util Bottlenecks: 
RCDc_limit = 5664277 
RCDWRc_limit = 108556 
WTRc_limit = 587238 
RTWc_limit = 558434 
CCDLc_limit = 279305 
rwq = 0 
CCDLc_limit_alone = 234065 
WTRc_limit_alone = 567545 
RTWc_limit_alone = 532887 

Commands details: 
total_CMD = 10919791 
n_nop = 9977449 
Read = 351426 
Write = 0 
L2_Alloc = 0 
L2_WB = 22070 
n_act = 336928 
n_pre = 336912 
n_ref = 0 
n_req = 364895 
total_req = 373496 

Dual Bus Interface Util: 
issued_total_row = 673840 
issued_total_col = 373496 
Row_Bus_Util =  0.061708 
CoL_Bus_Util = 0.034204 
Either_Row_CoL_Bus_Util = 0.086297 
Issued_on_Two_Bus_Simul_Util = 0.009615 
issued_two_Eff = 0.111418 
queue_avg = 8.247838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.24784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9986776 n_act=332382 n_pre=332366 n_ref_event=0 n_req=358788 n_rd=345165 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1346
n_activity=6411689 dram_eff=0.2292
bk0: 21697a 8722874i bk1: 21684a 8748812i bk2: 21407a 8796520i bk3: 21230a 8781987i bk4: 21218a 8791730i bk5: 20663a 8867478i bk6: 21978a 8693946i bk7: 21611a 8725084i bk8: 21473a 8755044i bk9: 21677a 8728045i bk10: 22489a 8643858i bk11: 21862a 8696185i bk12: 21589a 8732204i bk13: 21284a 8768229i bk14: 21750a 8724840i bk15: 21553a 8732924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073620
Row_Buffer_Locality_read = 0.072377
Row_Buffer_Locality_write = 0.105116
Bank_Level_Parallism = 6.005643
Bank_Level_Parallism_Col = 1.899785
Bank_Level_Parallism_Ready = 1.093369
write_to_read_ratio_blp_rw_average = 0.069381
GrpLevelPara = 1.680249 

BW Util details:
bwutil = 0.134584 
total_CMD = 10919791 
util_bw = 1469624 
Wasted_Col = 3627035 
Wasted_Row = 787531 
Idle = 5035601 

BW Util Bottlenecks: 
RCDc_limit = 5625099 
RCDWRc_limit = 110651 
WTRc_limit = 580695 
RTWc_limit = 532963 
CCDLc_limit = 266874 
rwq = 0 
CCDLc_limit_alone = 223636 
WTRc_limit_alone = 561090 
RTWc_limit_alone = 509330 

Commands details: 
total_CMD = 10919791 
n_nop = 9986776 
Read = 345165 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 332382 
n_pre = 332366 
n_ref = 0 
n_req = 358788 
total_req = 367406 

Dual Bus Interface Util: 
issued_total_row = 664748 
issued_total_col = 367406 
Row_Bus_Util =  0.060876 
CoL_Bus_Util = 0.033646 
Either_Row_CoL_Bus_Util = 0.085443 
Issued_on_Two_Bus_Simul_Util = 0.009079 
issued_two_Eff = 0.106257 
queue_avg = 6.773283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.77328
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9994684 n_act=329975 n_pre=329959 n_ref_event=0 n_req=355910 n_rd=342466 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.1335
n_activity=6398221 dram_eff=0.2279
bk0: 21572a 8767367i bk1: 21572a 8779075i bk2: 21170a 8839634i bk3: 21566a 8779125i bk4: 20836a 8867004i bk5: 21062a 8820434i bk6: 22085a 8711338i bk7: 21287a 8800805i bk8: 21581a 8782530i bk9: 21933a 8717128i bk10: 21365a 8793174i bk11: 21758a 8754188i bk12: 20871a 8855566i bk13: 20699a 8880920i bk14: 21404a 8788920i bk15: 21705a 8754662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072903
Row_Buffer_Locality_read = 0.071995
Row_Buffer_Locality_write = 0.096028
Bank_Level_Parallism = 5.892889
Bank_Level_Parallism_Col = 1.883912
Bank_Level_Parallism_Ready = 1.093396
write_to_read_ratio_blp_rw_average = 0.065156
GrpLevelPara = 1.669681 

BW Util details:
bwutil = 0.133543 
total_CMD = 10919791 
util_bw = 1458260 
Wasted_Col = 3609744 
Wasted_Row = 794796 
Idle = 5056991 

BW Util Bottlenecks: 
RCDc_limit = 5588291 
RCDWRc_limit = 110421 
WTRc_limit = 584297 
RTWc_limit = 483443 
CCDLc_limit = 263236 
rwq = 0 
CCDLc_limit_alone = 223373 
WTRc_limit_alone = 565158 
RTWc_limit_alone = 462719 

Commands details: 
total_CMD = 10919791 
n_nop = 9994684 
Read = 342466 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 329975 
n_pre = 329959 
n_ref = 0 
n_req = 355910 
total_req = 364565 

Dual Bus Interface Util: 
issued_total_row = 659934 
issued_total_col = 364565 
Row_Bus_Util =  0.060435 
CoL_Bus_Util = 0.033386 
Either_Row_CoL_Bus_Util = 0.084718 
Issued_on_Two_Bus_Simul_Util = 0.009102 
issued_two_Eff = 0.107438 
queue_avg = 6.386682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38668
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9987927 n_act=331965 n_pre=331949 n_ref_event=0 n_req=358658 n_rd=345245 n_rd_L2_A=0 n_write=0 n_wr_bk=22086 bw_util=0.1346
n_activity=6394383 dram_eff=0.2298
bk0: 21477a 8733898i bk1: 21559a 8728860i bk2: 21531a 8739348i bk3: 21853a 8692195i bk4: 20966a 8810871i bk5: 21173a 8783348i bk6: 21476a 8741844i bk7: 21575a 8716043i bk8: 21606a 8704330i bk9: 21726a 8694929i bk10: 21379a 8709495i bk11: 22159a 8620123i bk12: 21551a 8715207i bk13: 21436a 8723031i bk14: 21556a 8709829i bk15: 22222a 8641124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074453
Row_Buffer_Locality_read = 0.073603
Row_Buffer_Locality_write = 0.096324
Bank_Level_Parallism = 6.099092
Bank_Level_Parallism_Col = 1.902449
Bank_Level_Parallism_Ready = 1.094962
write_to_read_ratio_blp_rw_average = 0.068984
GrpLevelPara = 1.684207 

BW Util details:
bwutil = 0.134556 
total_CMD = 10919791 
util_bw = 1469324 
Wasted_Col = 3612690 
Wasted_Row = 786578 
Idle = 5051199 

BW Util Bottlenecks: 
RCDc_limit = 5609944 
RCDWRc_limit = 110195 
WTRc_limit = 579875 
RTWc_limit = 531337 
CCDLc_limit = 265078 
rwq = 0 
CCDLc_limit_alone = 222334 
WTRc_limit_alone = 560549 
RTWc_limit_alone = 507919 

Commands details: 
total_CMD = 10919791 
n_nop = 9987927 
Read = 345245 
Write = 0 
L2_Alloc = 0 
L2_WB = 22086 
n_act = 331965 
n_pre = 331949 
n_ref = 0 
n_req = 358658 
total_req = 367331 

Dual Bus Interface Util: 
issued_total_row = 663914 
issued_total_col = 367331 
Row_Bus_Util =  0.060799 
CoL_Bus_Util = 0.033639 
Either_Row_CoL_Bus_Util = 0.085337 
Issued_on_Two_Bus_Simul_Util = 0.009101 
issued_two_Eff = 0.106648 
queue_avg = 7.073400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9982393 n_act=335160 n_pre=335144 n_ref_event=0 n_req=361958 n_rd=348347 n_rd_L2_A=0 n_write=0 n_wr_bk=22247 bw_util=0.1358
n_activity=6408337 dram_eff=0.2313
bk0: 21765a 8686881i bk1: 21516a 8715489i bk2: 21933a 8686305i bk3: 21453a 8740817i bk4: 21775a 8702800i bk5: 21044a 8776725i bk6: 22277a 8635734i bk7: 21560a 8720091i bk8: 22120a 8647118i bk9: 21917a 8683352i bk10: 22364a 8614355i bk11: 21489a 8717826i bk12: 21787a 8694967i bk13: 21221a 8738239i bk14: 22315a 8639470i bk15: 21811a 8677904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074064
Row_Buffer_Locality_read = 0.073243
Row_Buffer_Locality_write = 0.095070
Bank_Level_Parallism = 6.141645
Bank_Level_Parallism_Col = 1.910661
Bank_Level_Parallism_Ready = 1.088258
write_to_read_ratio_blp_rw_average = 0.070872
GrpLevelPara = 1.690060 

BW Util details:
bwutil = 0.135751 
total_CMD = 10919791 
util_bw = 1482376 
Wasted_Col = 3628797 
Wasted_Row = 779813 
Idle = 5028805 

BW Util Bottlenecks: 
RCDc_limit = 5649809 
RCDWRc_limit = 112006 
WTRc_limit = 591223 
RTWc_limit = 551273 
CCDLc_limit = 270682 
rwq = 0 
CCDLc_limit_alone = 227752 
WTRc_limit_alone = 572124 
RTWc_limit_alone = 527442 

Commands details: 
total_CMD = 10919791 
n_nop = 9982393 
Read = 348347 
Write = 0 
L2_Alloc = 0 
L2_WB = 22247 
n_act = 335160 
n_pre = 335144 
n_ref = 0 
n_req = 361958 
total_req = 370594 

Dual Bus Interface Util: 
issued_total_row = 670304 
issued_total_col = 370594 
Row_Bus_Util =  0.061384 
CoL_Bus_Util = 0.033938 
Either_Row_CoL_Bus_Util = 0.085844 
Issued_on_Two_Bus_Simul_Util = 0.009478 
issued_two_Eff = 0.110412 
queue_avg = 7.394245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.39424
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9978498 n_act=335532 n_pre=335516 n_ref_event=0 n_req=362672 n_rd=349017 n_rd_L2_A=0 n_write=0 n_wr_bk=22525 bw_util=0.1361
n_activity=6414906 dram_eff=0.2317
bk0: 22524a 8614441i bk1: 21481a 8734338i bk2: 21798a 8699438i bk3: 21294a 8754278i bk4: 21145a 8762225i bk5: 21068a 8791576i bk6: 22539a 8604676i bk7: 22165a 8654657i bk8: 22230a 8643595i bk9: 22128a 8652986i bk10: 21793a 8675213i bk11: 21781a 8676230i bk12: 21760a 8687835i bk13: 21130a 8783224i bk14: 22302a 8636162i bk15: 21879a 8689433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074861
Row_Buffer_Locality_read = 0.073802
Row_Buffer_Locality_write = 0.101941
Bank_Level_Parallism = 6.141680
Bank_Level_Parallism_Col = 1.916729
Bank_Level_Parallism_Ready = 1.094769
write_to_read_ratio_blp_rw_average = 0.071128
GrpLevelPara = 1.692486 

BW Util details:
bwutil = 0.136099 
total_CMD = 10919791 
util_bw = 1486168 
Wasted_Col = 3631199 
Wasted_Row = 776517 
Idle = 5025907 

BW Util Bottlenecks: 
RCDc_limit = 5659049 
RCDWRc_limit = 111112 
WTRc_limit = 588271 
RTWc_limit = 556541 
CCDLc_limit = 271378 
rwq = 0 
CCDLc_limit_alone = 227048 
WTRc_limit_alone = 568637 
RTWc_limit_alone = 531845 

Commands details: 
total_CMD = 10919791 
n_nop = 9978498 
Read = 349017 
Write = 0 
L2_Alloc = 0 
L2_WB = 22525 
n_act = 335532 
n_pre = 335516 
n_ref = 0 
n_req = 362672 
total_req = 371542 

Dual Bus Interface Util: 
issued_total_row = 671048 
issued_total_col = 371542 
Row_Bus_Util =  0.061452 
CoL_Bus_Util = 0.034025 
Either_Row_CoL_Bus_Util = 0.086201 
Issued_on_Two_Bus_Simul_Util = 0.009276 
issued_two_Eff = 0.107615 
queue_avg = 7.381267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38127
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10919791 n_nop=9979804 n_act=335460 n_pre=335444 n_ref_event=0 n_req=362533 n_rd=349012 n_rd_L2_A=0 n_write=0 n_wr_bk=22224 bw_util=0.136
n_activity=6401210 dram_eff=0.232
bk0: 21737a 8697888i bk1: 21717a 8706712i bk2: 21601a 8706238i bk3: 21579a 8721055i bk4: 21576a 8710895i bk5: 21744a 8690862i bk6: 22276a 8645661i bk7: 22252a 8653834i bk8: 22046a 8664251i bk9: 22256a 8645995i bk10: 21703a 8693844i bk11: 21869a 8700500i bk12: 21439a 8724195i bk13: 21547a 8713521i bk14: 21962a 8674882i bk15: 21708a 8699492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074705
Row_Buffer_Locality_read = 0.073556
Row_Buffer_Locality_write = 0.104356
Bank_Level_Parallism = 6.154807
Bank_Level_Parallism_Col = 1.913636
Bank_Level_Parallism_Ready = 1.091462
write_to_read_ratio_blp_rw_average = 0.069893
GrpLevelPara = 1.691734 

BW Util details:
bwutil = 0.135986 
total_CMD = 10919791 
util_bw = 1484944 
Wasted_Col = 3625112 
Wasted_Row = 772747 
Idle = 5036988 

BW Util Bottlenecks: 
RCDc_limit = 5656297 
RCDWRc_limit = 109751 
WTRc_limit = 587341 
RTWc_limit = 544268 
CCDLc_limit = 272891 
rwq = 0 
CCDLc_limit_alone = 228872 
WTRc_limit_alone = 568158 
RTWc_limit_alone = 519432 

Commands details: 
total_CMD = 10919791 
n_nop = 9979804 
Read = 349012 
Write = 0 
L2_Alloc = 0 
L2_WB = 22224 
n_act = 335460 
n_pre = 335444 
n_ref = 0 
n_req = 362533 
total_req = 371236 

Dual Bus Interface Util: 
issued_total_row = 670904 
issued_total_col = 371236 
Row_Bus_Util =  0.061439 
CoL_Bus_Util = 0.033997 
Either_Row_CoL_Bus_Util = 0.086081 
Issued_on_Two_Bus_Simul_Util = 0.009355 
issued_two_Eff = 0.108675 
queue_avg = 7.440113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.44011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1113047, Miss = 177898, Miss_rate = 0.160, Pending_hits = 1346, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914667, Miss = 174675, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 944209, Miss = 176324, Miss_rate = 0.187, Pending_hits = 1291, Reservation_fails = 4406
L2_cache_bank[3]: Access = 911315, Miss = 188757, Miss_rate = 0.207, Pending_hits = 1403, Reservation_fails = 4849
L2_cache_bank[4]: Access = 933256, Miss = 178057, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966583, Miss = 180527, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911474, Miss = 175686, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928897, Miss = 175091, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977911, Miss = 172352, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938434, Miss = 169408, Miss_rate = 0.181, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 925376, Miss = 180486, Miss_rate = 0.195, Pending_hits = 1414, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880760, Miss = 174709, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902451, Miss = 175485, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 919427, Miss = 173448, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896978, Miss = 172767, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 919171, Miss = 173462, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957586, Miss = 173422, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915680, Miss = 175578, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1079160, Miss = 178204, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956470, Miss = 173879, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917512, Miss = 177959, Miss_rate = 0.194, Pending_hits = 1264, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905462, Miss = 174794, Miss_rate = 0.193, Pending_hits = 1151, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911933, Miss = 176208, Miss_rate = 0.193, Pending_hits = 1158, Reservation_fails = 4699
L2_cache_bank[23]: Access = 873112, Miss = 176540, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22500871
L2_total_cache_misses = 4225716
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29066
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2445196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1735479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29066
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22194164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306707
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=22500871
icnt_total_pkts_simt_to_mem=22500871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22500871
Req_Network_cycles = 4258119
Req_Network_injected_packets_per_cycle =       5.2842 
Req_Network_conflicts_per_cycle =       4.2585
Req_Network_conflicts_per_cycle_util =       6.5526
Req_Bank_Level_Parallism =       8.1310
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.8598
Req_Network_out_buffer_full_per_cycle =       0.0677
Req_Network_out_buffer_avg_util =       5.7457

Reply_Network_injected_packets_num = 22500871
Reply_Network_cycles = 4258119
Reply_Network_injected_packets_per_cycle =        5.2842
Reply_Network_conflicts_per_cycle =        4.0473
Reply_Network_conflicts_per_cycle_util =       6.2479
Reply_Bank_Level_Parallism =       8.1574
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3810
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1761
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 15 min, 23 sec (18923 sec)
gpgpu_simulation_rate = 6421 (inst/sec)
gpgpu_simulation_rate = 225 (cycle/sec)
gpgpu_silicon_slowdown = 6066666x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 12: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 19140
gpu_sim_insn = 8326
gpu_ipc =       0.4350
gpu_tot_sim_cycle = 4277259
gpu_tot_sim_insn = 121530859
gpu_tot_ipc =      28.4133
gpu_tot_issued_cta = 1415
gpu_occupancy = 3.6279% 
gpu_tot_occupancy = 69.7140% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0125
partiton_level_parallism_total  =       5.2606
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.6338
L2_BW  =       0.5477 GB/Sec
L2_BW_total  =     229.7847 GB/Sec
gpu_total_sim_rate=6415

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1005912, Miss = 747077, Miss_rate = 0.743, Pending_hits = 20014, Reservation_fails = 705420
	L1D_cache_core[22]: Access = 1055373, Miss = 794104, Miss_rate = 0.752, Pending_hits = 21244, Reservation_fails = 792749
	L1D_cache_core[23]: Access = 1044498, Miss = 778622, Miss_rate = 0.745, Pending_hits = 20972, Reservation_fails = 780159
	L1D_cache_core[24]: Access = 907635, Miss = 679120, Miss_rate = 0.748, Pending_hits = 17873, Reservation_fails = 692176
	L1D_cache_core[25]: Access = 953225, Miss = 708543, Miss_rate = 0.743, Pending_hits = 19773, Reservation_fails = 706151
	L1D_cache_core[26]: Access = 945749, Miss = 718070, Miss_rate = 0.759, Pending_hits = 18960, Reservation_fails = 670647
	L1D_cache_core[27]: Access = 1026511, Miss = 757348, Miss_rate = 0.738, Pending_hits = 19453, Reservation_fails = 690809
	L1D_cache_core[28]: Access = 942249, Miss = 698955, Miss_rate = 0.742, Pending_hits = 18669, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997536, Miss = 743305, Miss_rate = 0.745, Pending_hits = 19658, Reservation_fails = 735976
	L1D_total_cache_accesses = 29695299
	L1D_total_cache_misses = 21743877
	L1D_total_cache_miss_rate = 0.7322
	L1D_total_cache_pending_hits = 573065
	L1D_total_cache_reservation_fails = 20844293
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7344971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 573065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19430292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20842285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2040261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 573077
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29388589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306710

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5206729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1415, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599740832
gpgpu_n_tot_w_icount = 18741901
gpgpu_n_stall_shd_mem = 14549986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22194401
gpgpu_n_mem_write_global = 306710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31132975
gpgpu_n_store_insn = 360491
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2896896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13573615
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 976371
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373828	W0_Idle:20432099	W0_Scoreboard:298640572	W1:7425651	W2:2420322	W3:1319791	W4:872836	W5:660716	W6:543568	W7:454412	W8:385391	W9:338938	W10:298839	W11:272834	W12:241439	W13:222107	W14:207143	W15:199627	W16:181928	W17:173039	W18:161307	W19:153027	W20:143342	W21:139386	W22:140061	W23:139147	W24:141657	W25:138221	W26:135937	W27:129604	W28:124882	W29:124124	W30:123184	W31:119396	W32:610045
single_issue_nums: WS0:4708562	WS1:4636462	WS2:4705628	WS3:4691249	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171764328 {8:21470541,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12268400 {40:306710,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28954400 {40:723860,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858821640 {40:21470541,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2453680 {8:306710,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28954400 {40:723860,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 433 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2185059 	37829 	81177 	174656 	277169 	279569 	328175 	423421 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8048894 	10916808 	2089824 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376874 	82486 	40516 	33140 	13535594 	3168939 	2201993 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9528951 	4525808 	3447728 	2504986 	1688323 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15098 	17103 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085407  1.080455  1.093221  1.082536  1.081548  1.076474  1.080049  1.078371  1.085291  1.088894  1.092992  1.084015  1.076080  1.075070  1.079107  1.088112 
dram[1]:  1.080879  1.083092  1.097847  1.110304  1.075186  1.080396  1.078160  1.085513  1.078760  1.083670  1.084538  1.101623  1.075457  1.080702  1.077376  1.106586 
dram[2]:  1.085365  1.090820  1.080158  1.088976  1.075379  1.086208  1.087580  1.084271  1.088579  1.087643  1.078252  1.081430  1.075541  1.081857  1.083368  1.082048 
dram[3]:  1.076963  1.080151  1.081372  1.078172  1.079336  1.073646  1.079508  1.084219  1.087556  1.077250  1.077184  1.076963  1.075128  1.077669  1.077338  1.072304 
dram[4]:  1.082396  1.083041  1.080799  1.081696  1.076175  1.071468  1.077603  1.075287  1.075423  1.080718  1.081291  1.075646  1.074261  1.075584  1.075559  1.081760 
dram[5]:  1.089333  1.079936  1.093529  1.082404  1.080677  1.073353  1.088220  1.079361  1.091779  1.074499  1.084809  1.081067  1.077901  1.072722  1.096403  1.081396 
dram[6]:  1.089096  1.084126  1.080175  1.082819  1.077040  1.072709  1.082978  1.082920  1.079768  1.078751  1.081382  1.074625  1.076178  1.074679  1.078036  1.076041 
dram[7]:  1.081956  1.081455  1.078541  1.080711  1.080028  1.077143  1.083511  1.075555  1.078358  1.078783  1.074330  1.082537  1.073861  1.075580  1.075148  1.080243 
dram[8]:  1.081529  1.084478  1.079927  1.089106  1.077461  1.084065  1.076605  1.076993  1.080538  1.082630  1.074896  1.079167  1.082475  1.075935  1.077555  1.083713 
dram[9]:  1.078157  1.079318  1.080952  1.085976  1.079868  1.075954  1.081249  1.077704  1.084638  1.082351  1.080964  1.080569  1.075290  1.074234  1.082180  1.080215 
dram[10]:  1.087149  1.082003  1.085450  1.080241  1.071959  1.075827  1.087746  1.087410  1.084602  1.080855  1.076433  1.083039  1.071926  1.076689  1.084917  1.077642 
dram[11]:  1.083185  1.081560  1.081841  1.081853  1.080999  1.080071  1.089059  1.076342  1.083566  1.084918  1.081293  1.079172  1.074484  1.073935  1.085223  1.074118 
average row locality = 4343743/4017912 = 1.081095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22082     21694     21805     21527     22038     21336     22302     21374     22258     21912     22021     21750     21734     21323     21792     21891 
dram[1]:     21760     23074     21924     24021     21291     22607     21871     23544     22077     23487     22091     23574     21629     22828     21803     23747 
dram[2]:     21920     22481     22037     22141     21361     21952     22305     22551     22630     22585     22009     22319     21666     22100     22254     22524 
dram[3]:     21843     21450     21565     21551     21358     21163     21563     21830     22304     22191     21647     22033     21661     21492     21867     21509 
dram[4]:     21407     21370     20906     20659     20977     20354     21634     21071     21435     21289     21795     21147     20874     20529     21437     21103 
dram[5]:     22403     21511     22093     21599     21310     21072     22546     21822     22908     21550     22526     22023     22128     21461     22688     21789 
dram[6]:     21697     21684     21407     21230     21218     20663     21978     21613     21473     21677     22489     21862     21589     21284     21750     21553 
dram[7]:     21572     21573     21170     21566     20836     21062     22085     21287     21582     21933     21365     21759     20871     20700     21404     21705 
dram[8]:     21478     21560     21531     21853     20968     21173     21476     21575     21606     21727     21379     22159     21552     21436     21556     22222 
dram[9]:     21765     21516     21934     21453     21775     21044     22277     21560     22120     21919     22365     21489     21787     21221     22315     21811 
dram[10]:     22524     21481     21799     21295     21145     21068     22540     22165     22230     22130     21793     21782     21760     21130     22303     21881 
dram[11]:     21737     21718     21601     21579     21576     21744     22276     22252     22047     22256     21704     21869     21439     21547     21963     21708 
total dram reads = 4180726
bank skew: 24021/20354 = 1.18
chip skew: 361328/337987 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1331      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1385      1380      1443      1310      1372      1304      1356      1371      1411      1441      1490      1457      1527      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1337      1408      1400      1380      1376      1443      1424      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1318      1353      1325      1352      1434      1415      1426      1434      1442      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1425      1438      1391      1363 
dram[5]:      1379      1388      1311      1344      1328      1343      1328      1436      1372      1358      1418      1451      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1280      1328      1364      1360      1384      1431      1465      1419      1419      1401      1382      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1406      1399      1469      1373      1369      1354      1393 
dram[8]:      1389      1424      1394      1341      1273      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1387 
dram[9]:      1342      1405      1396      1388      1349      1359      1327      1362      1408      1381      1440      1401      1429      1444      1459      1357 
dram[10]:      1424      1438      1367      1325      1324      1397      1441      1373      1393      1433      1438      1468      1481      1448      1411      1365 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1407      1446      1421      1459      1416      1383      1396 
total dram writes = 267032
bank skew: 1527/1273 = 1.20
chip skew: 22526/22070 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1707      1518      1579      1623      3116      2926      2665      2478      4743      2223      1992      2017      1802      1828
dram[1]:       2014      2354      1906      2359      1879      2242      4120      5121      3072      3810      2476      3152      2216      2661      2209      2721
dram[2]:       1808      2072      1688      2068      1698      1946      3629      4274      2641      3101      2253      2498      2154      2388      1917      2148
dram[3]:       1689      1796      1666      1589      1550      1545      3304      3153      2613      2507      1926      2227      1963      2043      1746      1972
dram[4]:       1685      1643      1600      1558      1481      1508      3639      3529      2693      2620      2084      2193      2118      2017      1741      1759
dram[5]:       2183      1766      2040      1654      2017      1580      5124      2941      3011      2383      3027      2128      2467      1933      2321      1772
dram[6]:       1606      1603      1563      1554      1479      1490      3279      3380      2411      2351      1838      1934      1862      1859      1762      1702
dram[7]:       1533      1734      1507      1522      1459      1620      2762      3176      2679      2556      1919      1874      1842      2019      1784      1744
dram[8]:       1652      1658      1489      1639      1588      1560      3295      2826      2845      3041      2129      2058      1874      1951      1756      1770
dram[9]:       1836      1779      1633      1655      3395      1585      3347      3806      2798      2710      2100      2450      2015      1904      1889      1821
dram[10]:       1652      1675      1530      1623      1572      1541      2663      3169      2786      2292      2101      2026      1857      1850      1704      1705
dram[11]:       1679      1566      1562      1532      1528      1454      3048      2519      2531      2597      2131      1878      2090      1859      1768      1620
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10029419 n_act=334749 n_pre=334733 n_ref_event=0 n_req=362519 n_rd=348839 n_rd_L2_A=0 n_write=0 n_wr_bk=22363 bw_util=0.1354
n_activity=6382247 dram_eff=0.2326
bk0: 22082a 8721273i bk1: 21694a 8758189i bk2: 21805a 8743565i bk3: 21527a 8792679i bk4: 22038a 8709776i bk5: 21336a 8788889i bk6: 22302a 8674909i bk7: 21374a 8799684i bk8: 22258a 8691029i bk9: 21912a 8755399i bk10: 22021a 8708996i bk11: 21750a 8752358i bk12: 21734a 8734590i bk13: 21323a 8769694i bk14: 21792a 8730234i bk15: 21891a 8728308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076628
Row_Buffer_Locality_read = 0.075588
Row_Buffer_Locality_write = 0.103143
Bank_Level_Parallism = 6.169255
Bank_Level_Parallism_Col = 1.921719
Bank_Level_Parallism_Ready = 1.093494
write_to_read_ratio_blp_rw_average = 0.071801
GrpLevelPara = 1.695874 

BW Util details:
bwutil = 0.135366 
total_CMD = 10968873 
util_bw = 1484808 
Wasted_Col = 3612025 
Wasted_Row = 768654 
Idle = 5103386 

BW Util Bottlenecks: 
RCDc_limit = 5633665 
RCDWRc_limit = 110937 
WTRc_limit = 591014 
RTWc_limit = 560761 
CCDLc_limit = 272884 
rwq = 0 
CCDLc_limit_alone = 228010 
WTRc_limit_alone = 571085 
RTWc_limit_alone = 535816 

Commands details: 
total_CMD = 10968873 
n_nop = 10029419 
Read = 348839 
Write = 0 
L2_Alloc = 0 
L2_WB = 22363 
n_act = 334749 
n_pre = 334733 
n_ref = 0 
n_req = 362519 
total_req = 371202 

Dual Bus Interface Util: 
issued_total_row = 669482 
issued_total_col = 371202 
Row_Bus_Util =  0.061035 
CoL_Bus_Util = 0.033841 
Either_Row_CoL_Bus_Util = 0.085647 
Issued_on_Two_Bus_Simul_Util = 0.009229 
issued_two_Eff = 0.107754 
queue_avg = 7.360638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.36064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10005634 n_act=345277 n_pre=345261 n_ref_event=0 n_req=375114 n_rd=361328 n_rd_L2_A=0 n_write=0 n_wr_bk=22463 bw_util=0.14
n_activity=6419419 dram_eff=0.2391
bk0: 21760a 8664685i bk1: 23074a 8515324i bk2: 21924a 8647919i bk3: 24021a 8436474i bk4: 21291a 8705009i bk5: 22607a 8581329i bk6: 21871a 8652009i bk7: 23544a 8442043i bk8: 22077a 8625835i bk9: 23487a 8462691i bk10: 22091a 8619947i bk11: 23574a 8442757i bk12: 21629a 8676990i bk13: 22828a 8517866i bk14: 21803a 8643666i bk15: 23747a 8430724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079560
Row_Buffer_Locality_read = 0.078209
Row_Buffer_Locality_write = 0.114972
Bank_Level_Parallism = 6.590067
Bank_Level_Parallism_Col = 1.956838
Bank_Level_Parallism_Ready = 1.096151
write_to_read_ratio_blp_rw_average = 0.073634
GrpLevelPara = 1.721417 

BW Util details:
bwutil = 0.139956 
total_CMD = 10968873 
util_bw = 1535164 
Wasted_Col = 3648485 
Wasted_Row = 735760 
Idle = 5049464 

BW Util Bottlenecks: 
RCDc_limit = 5763799 
RCDWRc_limit = 109295 
WTRc_limit = 597933 
RTWc_limit = 605531 
CCDLc_limit = 290099 
rwq = 0 
CCDLc_limit_alone = 242110 
WTRc_limit_alone = 578235 
RTWc_limit_alone = 577240 

Commands details: 
total_CMD = 10968873 
n_nop = 10005634 
Read = 361328 
Write = 0 
L2_Alloc = 0 
L2_WB = 22463 
n_act = 345277 
n_pre = 345261 
n_ref = 0 
n_req = 375114 
total_req = 383791 

Dual Bus Interface Util: 
issued_total_row = 690538 
issued_total_col = 383791 
Row_Bus_Util =  0.062954 
CoL_Bus_Util = 0.034989 
Either_Row_CoL_Bus_Util = 0.087816 
Issued_on_Two_Bus_Simul_Util = 0.010128 
issued_two_Eff = 0.115330 
queue_avg = 10.011254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10020242 n_act=340174 n_pre=340158 n_ref_event=0 n_req=368605 n_rd=354835 n_rd_L2_A=0 n_write=0 n_wr_bk=22360 bw_util=0.1376
n_activity=6399498 dram_eff=0.2358
bk0: 21920a 8684857i bk1: 22481a 8614094i bk2: 22037a 8661032i bk3: 22141a 8627981i bk4: 21361a 8763021i bk5: 21952a 8664697i bk6: 22305a 8634833i bk7: 22551a 8601723i bk8: 22630a 8604671i bk9: 22585a 8593707i bk10: 22009a 8675492i bk11: 22319a 8603954i bk12: 21666a 8687344i bk13: 22100a 8618175i bk14: 22254a 8620376i bk15: 22524a 8585626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077167
Row_Buffer_Locality_read = 0.076196
Row_Buffer_Locality_write = 0.102179
Bank_Level_Parallism = 6.419474
Bank_Level_Parallism_Col = 1.946517
Bank_Level_Parallism_Ready = 1.090235
write_to_read_ratio_blp_rw_average = 0.076358
GrpLevelPara = 1.715070 

BW Util details:
bwutil = 0.137551 
total_CMD = 10968873 
util_bw = 1508780 
Wasted_Col = 3632990 
Wasted_Row = 749533 
Idle = 5077570 

BW Util Bottlenecks: 
RCDc_limit = 5700572 
RCDWRc_limit = 111950 
WTRc_limit = 592835 
RTWc_limit = 623479 
CCDLc_limit = 282280 
rwq = 0 
CCDLc_limit_alone = 234649 
WTRc_limit_alone = 573544 
RTWc_limit_alone = 595139 

Commands details: 
total_CMD = 10968873 
n_nop = 10020242 
Read = 354835 
Write = 0 
L2_Alloc = 0 
L2_WB = 22360 
n_act = 340174 
n_pre = 340158 
n_ref = 0 
n_req = 368605 
total_req = 377195 

Dual Bus Interface Util: 
issued_total_row = 680332 
issued_total_col = 377195 
Row_Bus_Util =  0.062024 
CoL_Bus_Util = 0.034388 
Either_Row_CoL_Bus_Util = 0.086484 
Issued_on_Two_Bus_Simul_Util = 0.009928 
issued_two_Eff = 0.114793 
queue_avg = 8.620530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.62053
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10032793 n_act=334357 n_pre=334341 n_ref_event=0 n_req=360571 n_rd=347027 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1347
n_activity=6390556 dram_eff=0.2311
bk0: 21843a 8752556i bk1: 21450a 8793296i bk2: 21565a 8785220i bk3: 21551a 8790765i bk4: 21358a 8804673i bk5: 21163a 8831518i bk6: 21563a 8781982i bk7: 21830a 8754639i bk8: 22304a 8698031i bk9: 22191a 8716197i bk10: 21647a 8769584i bk11: 22033a 8730878i bk12: 21661a 8774114i bk13: 21492a 8788189i bk14: 21867a 8742396i bk15: 21509a 8785303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072726
Row_Buffer_Locality_read = 0.071882
Row_Buffer_Locality_write = 0.094359
Bank_Level_Parallism = 6.079647
Bank_Level_Parallism_Col = 1.909278
Bank_Level_Parallism_Ready = 1.094275
write_to_read_ratio_blp_rw_average = 0.069888
GrpLevelPara = 1.689243 

BW Util details:
bwutil = 0.134659 
total_CMD = 10968873 
util_bw = 1477060 
Wasted_Col = 3625319 
Wasted_Row = 775473 
Idle = 5091021 

BW Util Bottlenecks: 
RCDc_limit = 5645633 
RCDWRc_limit = 111482 
WTRc_limit = 585969 
RTWc_limit = 542263 
CCDLc_limit = 268521 
rwq = 0 
CCDLc_limit_alone = 225197 
WTRc_limit_alone = 566670 
RTWc_limit_alone = 518238 

Commands details: 
total_CMD = 10968873 
n_nop = 10032793 
Read = 347027 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 334357 
n_pre = 334341 
n_ref = 0 
n_req = 360571 
total_req = 369265 

Dual Bus Interface Util: 
issued_total_row = 668698 
issued_total_col = 369265 
Row_Bus_Util =  0.060963 
CoL_Bus_Util = 0.033665 
Either_Row_CoL_Bus_Util = 0.085340 
Issued_on_Two_Bus_Simul_Util = 0.009288 
issued_two_Eff = 0.108840 
queue_avg = 6.963922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.96392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10049229 n_act=326045 n_pre=326029 n_ref_event=0 n_req=351487 n_rd=337987 n_rd_L2_A=0 n_write=0 n_wr_bk=22115 bw_util=0.1313
n_activity=6362495 dram_eff=0.2264
bk0: 21407a 8875108i bk1: 21370a 8864407i bk2: 20906a 8937514i bk3: 20659a 8980963i bk4: 20977a 8922709i bk5: 20354a 8989391i bk6: 21634a 8849037i bk7: 21071a 8896355i bk8: 21435a 8868608i bk9: 21289a 8882842i bk10: 21795a 8822128i bk11: 21147a 8892439i bk12: 20874a 8912612i bk13: 20529a 8946862i bk14: 21437a 8852710i bk15: 21103a 8906788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072407
Row_Buffer_Locality_read = 0.071512
Row_Buffer_Locality_write = 0.094815
Bank_Level_Parallism = 5.761938
Bank_Level_Parallism_Col = 1.884830
Bank_Level_Parallism_Ready = 1.091588
write_to_read_ratio_blp_rw_average = 0.067771
GrpLevelPara = 1.669022 

BW Util details:
bwutil = 0.131318 
total_CMD = 10968873 
util_bw = 1440408 
Wasted_Col = 3591034 
Wasted_Row = 801717 
Idle = 5135714 

BW Util Bottlenecks: 
RCDc_limit = 5535539 
RCDWRc_limit = 111599 
WTRc_limit = 585766 
RTWc_limit = 511064 
CCDLc_limit = 259184 
rwq = 0 
CCDLc_limit_alone = 217583 
WTRc_limit_alone = 566528 
RTWc_limit_alone = 488701 

Commands details: 
total_CMD = 10968873 
n_nop = 10049229 
Read = 337987 
Write = 0 
L2_Alloc = 0 
L2_WB = 22115 
n_act = 326045 
n_pre = 326029 
n_ref = 0 
n_req = 351487 
total_req = 360102 

Dual Bus Interface Util: 
issued_total_row = 652074 
issued_total_col = 360102 
Row_Bus_Util =  0.059448 
CoL_Bus_Util = 0.032829 
Either_Row_CoL_Bus_Util = 0.083841 
Issued_on_Two_Bus_Simul_Util = 0.008436 
issued_two_Eff = 0.100617 
queue_avg = 5.988767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.98877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10026524 n_act=336930 n_pre=336914 n_ref_event=0 n_req=364898 n_rd=351429 n_rd_L2_A=0 n_write=0 n_wr_bk=22070 bw_util=0.1362
n_activity=6411541 dram_eff=0.233
bk0: 22403a 8681638i bk1: 21511a 8796317i bk2: 22093a 8728840i bk3: 21599a 8784155i bk4: 21310a 8814922i bk5: 21072a 8829498i bk6: 22546a 8643840i bk7: 21822a 8728114i bk8: 22908a 8609243i bk9: 21550a 8775506i bk10: 22526a 8650978i bk11: 22023a 8714524i bk12: 22128a 8677613i bk13: 21461a 8781414i bk14: 22688a 8640715i bk15: 21789a 8772672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076676
Row_Buffer_Locality_read = 0.075526
Row_Buffer_Locality_write = 0.106689
Bank_Level_Parallism = 6.187229
Bank_Level_Parallism_Col = 1.925338
Bank_Level_Parallism_Ready = 1.093036
write_to_read_ratio_blp_rw_average = 0.070691
GrpLevelPara = 1.698428 

BW Util details:
bwutil = 0.136203 
total_CMD = 10968873 
util_bw = 1493996 
Wasted_Col = 3619560 
Wasted_Row = 772514 
Idle = 5082803 

BW Util Bottlenecks: 
RCDc_limit = 5664321 
RCDWRc_limit = 108556 
WTRc_limit = 587238 
RTWc_limit = 558434 
CCDLc_limit = 279305 
rwq = 0 
CCDLc_limit_alone = 234065 
WTRc_limit_alone = 567545 
RTWc_limit_alone = 532887 

Commands details: 
total_CMD = 10968873 
n_nop = 10026524 
Read = 351429 
Write = 0 
L2_Alloc = 0 
L2_WB = 22070 
n_act = 336930 
n_pre = 336914 
n_ref = 0 
n_req = 364898 
total_req = 373499 

Dual Bus Interface Util: 
issued_total_row = 673844 
issued_total_col = 373499 
Row_Bus_Util =  0.061432 
CoL_Bus_Util = 0.034051 
Either_Row_CoL_Bus_Util = 0.085911 
Issued_on_Two_Bus_Simul_Util = 0.009572 
issued_two_Eff = 0.111417 
queue_avg = 8.210932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.21093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10035854 n_act=332383 n_pre=332367 n_ref_event=0 n_req=358790 n_rd=345167 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.134
n_activity=6411813 dram_eff=0.2292
bk0: 21697a 8771956i bk1: 21684a 8797894i bk2: 21407a 8845602i bk3: 21230a 8831069i bk4: 21218a 8840813i bk5: 20663a 8916561i bk6: 21978a 8743029i bk7: 21613a 8774118i bk8: 21473a 8804125i bk9: 21677a 8777126i bk10: 22489a 8692939i bk11: 21862a 8745266i bk12: 21589a 8781286i bk13: 21284a 8817311i bk14: 21750a 8773922i bk15: 21553a 8782006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073622
Row_Buffer_Locality_read = 0.072379
Row_Buffer_Locality_write = 0.105116
Bank_Level_Parallism = 6.005599
Bank_Level_Parallism_Col = 1.899781
Bank_Level_Parallism_Ready = 1.093369
write_to_read_ratio_blp_rw_average = 0.069381
GrpLevelPara = 1.680246 

BW Util details:
bwutil = 0.133982 
total_CMD = 10968873 
util_bw = 1469632 
Wasted_Col = 3627059 
Wasted_Row = 787555 
Idle = 5084627 

BW Util Bottlenecks: 
RCDc_limit = 5625123 
RCDWRc_limit = 110651 
WTRc_limit = 580695 
RTWc_limit = 532963 
CCDLc_limit = 266874 
rwq = 0 
CCDLc_limit_alone = 223636 
WTRc_limit_alone = 561090 
RTWc_limit_alone = 509330 

Commands details: 
total_CMD = 10968873 
n_nop = 10035854 
Read = 345167 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 332383 
n_pre = 332367 
n_ref = 0 
n_req = 358790 
total_req = 367408 

Dual Bus Interface Util: 
issued_total_row = 664750 
issued_total_col = 367408 
Row_Bus_Util =  0.060603 
CoL_Bus_Util = 0.033496 
Either_Row_CoL_Bus_Util = 0.085061 
Issued_on_Two_Bus_Simul_Util = 0.009038 
issued_two_Eff = 0.106256 
queue_avg = 6.742975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10043754 n_act=329979 n_pre=329963 n_ref_event=0 n_req=355914 n_rd=342470 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.1329
n_activity=6398449 dram_eff=0.2279
bk0: 21572a 8816449i bk1: 21573a 8828109i bk2: 21170a 8888715i bk3: 21566a 8828207i bk4: 20836a 8916087i bk5: 21062a 8869517i bk6: 22085a 8760421i bk7: 21287a 8849889i bk8: 21582a 8831559i bk9: 21933a 8766209i bk10: 21365a 8842256i bk11: 21759a 8803216i bk12: 20871a 8904646i bk13: 20700a 8929954i bk14: 21404a 8837999i bk15: 21705a 8803743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072902
Row_Buffer_Locality_read = 0.071995
Row_Buffer_Locality_write = 0.096028
Bank_Level_Parallism = 5.892800
Bank_Level_Parallism_Col = 1.883904
Bank_Level_Parallism_Ready = 1.093395
write_to_read_ratio_blp_rw_average = 0.065155
GrpLevelPara = 1.669676 

BW Util details:
bwutil = 0.132947 
total_CMD = 10968873 
util_bw = 1458276 
Wasted_Col = 3609808 
Wasted_Row = 794844 
Idle = 5105945 

BW Util Bottlenecks: 
RCDc_limit = 5588375 
RCDWRc_limit = 110421 
WTRc_limit = 584297 
RTWc_limit = 483443 
CCDLc_limit = 263236 
rwq = 0 
CCDLc_limit_alone = 223373 
WTRc_limit_alone = 565158 
RTWc_limit_alone = 462719 

Commands details: 
total_CMD = 10968873 
n_nop = 10043754 
Read = 342470 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 329979 
n_pre = 329963 
n_ref = 0 
n_req = 355914 
total_req = 364569 

Dual Bus Interface Util: 
issued_total_row = 659942 
issued_total_col = 364569 
Row_Bus_Util =  0.060165 
CoL_Bus_Util = 0.033237 
Either_Row_CoL_Bus_Util = 0.084340 
Issued_on_Two_Bus_Simul_Util = 0.009061 
issued_two_Eff = 0.107437 
queue_avg = 6.358104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10036995 n_act=331969 n_pre=331953 n_ref_event=0 n_req=358664 n_rd=345251 n_rd_L2_A=0 n_write=0 n_wr_bk=22086 bw_util=0.134
n_activity=6394722 dram_eff=0.2298
bk0: 21478a 8782983i bk1: 21560a 8777896i bk2: 21531a 8788431i bk3: 21853a 8741278i bk4: 20968a 8859819i bk5: 21173a 8832427i bk6: 21476a 8790924i bk7: 21575a 8765124i bk8: 21606a 8753411i bk9: 21727a 8743963i bk10: 21379a 8758574i bk11: 22159a 8669204i bk12: 21552a 8764288i bk13: 21436a 8772113i bk14: 21556a 8758911i bk15: 22222a 8690208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074457
Row_Buffer_Locality_read = 0.073607
Row_Buffer_Locality_write = 0.096324
Bank_Level_Parallism = 6.098932
Bank_Level_Parallism_Col = 1.902436
Bank_Level_Parallism_Ready = 1.094961
write_to_read_ratio_blp_rw_average = 0.068983
GrpLevelPara = 1.684197 

BW Util details:
bwutil = 0.133956 
total_CMD = 10968873 
util_bw = 1469348 
Wasted_Col = 3612770 
Wasted_Row = 786677 
Idle = 5100078 

BW Util Bottlenecks: 
RCDc_limit = 5610036 
RCDWRc_limit = 110195 
WTRc_limit = 579875 
RTWc_limit = 531337 
CCDLc_limit = 265078 
rwq = 0 
CCDLc_limit_alone = 222334 
WTRc_limit_alone = 560549 
RTWc_limit_alone = 507919 

Commands details: 
total_CMD = 10968873 
n_nop = 10036995 
Read = 345251 
Write = 0 
L2_Alloc = 0 
L2_WB = 22086 
n_act = 331969 
n_pre = 331953 
n_ref = 0 
n_req = 358664 
total_req = 367337 

Dual Bus Interface Util: 
issued_total_row = 663922 
issued_total_col = 367337 
Row_Bus_Util =  0.060528 
CoL_Bus_Util = 0.033489 
Either_Row_CoL_Bus_Util = 0.084957 
Issued_on_Two_Bus_Simul_Util = 0.009060 
issued_two_Eff = 0.106646 
queue_avg = 7.041751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.04175
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10031467 n_act=335162 n_pre=335146 n_ref_event=0 n_req=361962 n_rd=348351 n_rd_L2_A=0 n_write=0 n_wr_bk=22247 bw_util=0.1351
n_activity=6408563 dram_eff=0.2313
bk0: 21765a 8735964i bk1: 21516a 8764572i bk2: 21934a 8735339i bk3: 21453a 8789898i bk4: 21775a 8751881i bk5: 21044a 8825806i bk6: 22277a 8684816i bk7: 21560a 8769173i bk8: 22120a 8696200i bk9: 21919a 8732380i bk10: 22365a 8663436i bk11: 21489a 8766907i bk12: 21787a 8744049i bk13: 21221a 8787321i bk14: 22315a 8688553i bk15: 21811a 8726987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074069
Row_Buffer_Locality_read = 0.073248
Row_Buffer_Locality_write = 0.095070
Bank_Level_Parallism = 6.141553
Bank_Level_Parallism_Col = 1.910651
Bank_Level_Parallism_Ready = 1.088257
write_to_read_ratio_blp_rw_average = 0.070872
GrpLevelPara = 1.690052 

BW Util details:
bwutil = 0.135145 
total_CMD = 10968873 
util_bw = 1482392 
Wasted_Col = 3628847 
Wasted_Row = 779861 
Idle = 5077773 

BW Util Bottlenecks: 
RCDc_limit = 5649857 
RCDWRc_limit = 112006 
WTRc_limit = 591223 
RTWc_limit = 551273 
CCDLc_limit = 270684 
rwq = 0 
CCDLc_limit_alone = 227754 
WTRc_limit_alone = 572124 
RTWc_limit_alone = 527442 

Commands details: 
total_CMD = 10968873 
n_nop = 10031467 
Read = 348351 
Write = 0 
L2_Alloc = 0 
L2_WB = 22247 
n_act = 335162 
n_pre = 335146 
n_ref = 0 
n_req = 361962 
total_req = 370598 

Dual Bus Interface Util: 
issued_total_row = 670308 
issued_total_col = 370598 
Row_Bus_Util =  0.061110 
CoL_Bus_Util = 0.033786 
Either_Row_CoL_Bus_Util = 0.085461 
Issued_on_Two_Bus_Simul_Util = 0.009436 
issued_two_Eff = 0.110411 
queue_avg = 7.361159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.36116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10027555 n_act=335540 n_pre=335524 n_ref_event=0 n_req=362682 n_rd=349026 n_rd_L2_A=0 n_write=0 n_wr_bk=22526 bw_util=0.1355
n_activity=6415316 dram_eff=0.2317
bk0: 22524a 8663521i bk1: 21481a 8783419i bk2: 21799a 8748468i bk3: 21295a 8803309i bk4: 21145a 8811304i bk5: 21068a 8840656i bk6: 22540a 8653709i bk7: 22165a 8703739i bk8: 22230a 8692680i bk9: 22130a 8702023i bk10: 21793a 8724296i bk11: 21782a 8725261i bk12: 21760a 8736834i bk13: 21130a 8832305i bk14: 22303a 8685192i bk15: 21881a 8738464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074864
Row_Buffer_Locality_read = 0.073805
Row_Buffer_Locality_write = 0.101933
Bank_Level_Parallism = 6.141504
Bank_Level_Parallism_Col = 1.916710
Bank_Level_Parallism_Ready = 1.094766
write_to_read_ratio_blp_rw_average = 0.071132
GrpLevelPara = 1.692469 

BW Util details:
bwutil = 0.135493 
total_CMD = 10968873 
util_bw = 1486208 
Wasted_Col = 3631333 
Wasted_Row = 776595 
Idle = 5074737 

BW Util Bottlenecks: 
RCDc_limit = 5659193 
RCDWRc_limit = 111120 
WTRc_limit = 588271 
RTWc_limit = 556567 
CCDLc_limit = 271384 
rwq = 0 
CCDLc_limit_alone = 227054 
WTRc_limit_alone = 568637 
RTWc_limit_alone = 531871 

Commands details: 
total_CMD = 10968873 
n_nop = 10027555 
Read = 349026 
Write = 0 
L2_Alloc = 0 
L2_WB = 22526 
n_act = 335540 
n_pre = 335524 
n_ref = 0 
n_req = 362682 
total_req = 371552 

Dual Bus Interface Util: 
issued_total_row = 671064 
issued_total_col = 371552 
Row_Bus_Util =  0.061179 
CoL_Bus_Util = 0.033873 
Either_Row_CoL_Bus_Util = 0.085817 
Issued_on_Two_Bus_Simul_Util = 0.009235 
issued_two_Eff = 0.107613 
queue_avg = 7.348238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.34824
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10968873 n_nop=10028874 n_act=335464 n_pre=335448 n_ref_event=0 n_req=362537 n_rd=349016 n_rd_L2_A=0 n_write=0 n_wr_bk=22224 bw_util=0.1354
n_activity=6401618 dram_eff=0.232
bk0: 21737a 8746970i bk1: 21718a 8755745i bk2: 21601a 8755319i bk3: 21579a 8770137i bk4: 21576a 8759978i bk5: 21744a 8739945i bk6: 22276a 8694744i bk7: 22252a 8702917i bk8: 22047a 8713285i bk9: 22256a 8695076i bk10: 21704a 8742877i bk11: 21869a 8749581i bk12: 21439a 8773277i bk13: 21547a 8762603i bk14: 21963a 8723915i bk15: 21708a 8748572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074704
Row_Buffer_Locality_read = 0.073555
Row_Buffer_Locality_write = 0.104356
Bank_Level_Parallism = 6.154634
Bank_Level_Parallism_Col = 1.913618
Bank_Level_Parallism_Ready = 1.091461
write_to_read_ratio_blp_rw_average = 0.069891
GrpLevelPara = 1.691720 

BW Util details:
bwutil = 0.135379 
total_CMD = 10968873 
util_bw = 1484960 
Wasted_Col = 3625208 
Wasted_Row = 772843 
Idle = 5085862 

BW Util Bottlenecks: 
RCDc_limit = 5656393 
RCDWRc_limit = 109751 
WTRc_limit = 587341 
RTWc_limit = 544268 
CCDLc_limit = 272891 
rwq = 0 
CCDLc_limit_alone = 228872 
WTRc_limit_alone = 568158 
RTWc_limit_alone = 519432 

Commands details: 
total_CMD = 10968873 
n_nop = 10028874 
Read = 349016 
Write = 0 
L2_Alloc = 0 
L2_WB = 22224 
n_act = 335464 
n_pre = 335448 
n_ref = 0 
n_req = 362537 
total_req = 371240 

Dual Bus Interface Util: 
issued_total_row = 670912 
issued_total_col = 371240 
Row_Bus_Util =  0.061165 
CoL_Bus_Util = 0.033845 
Either_Row_CoL_Bus_Util = 0.085697 
Issued_on_Two_Bus_Simul_Util = 0.009313 
issued_two_Eff = 0.108674 
queue_avg = 7.406820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.40682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1113059, Miss = 177900, Miss_rate = 0.160, Pending_hits = 1346, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914674, Miss = 174675, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 944224, Miss = 176326, Miss_rate = 0.187, Pending_hits = 1291, Reservation_fails = 4406
L2_cache_bank[3]: Access = 911330, Miss = 188762, Miss_rate = 0.207, Pending_hits = 1403, Reservation_fails = 4849
L2_cache_bank[4]: Access = 933266, Miss = 178060, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966594, Miss = 180529, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911477, Miss = 175686, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928903, Miss = 175093, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977921, Miss = 172353, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938441, Miss = 169410, Miss_rate = 0.181, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 925381, Miss = 180487, Miss_rate = 0.195, Pending_hits = 1414, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880770, Miss = 174711, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902458, Miss = 175485, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 919439, Miss = 173450, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896986, Miss = 172768, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 919186, Miss = 173465, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957595, Miss = 173426, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915689, Miss = 175580, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1079175, Miss = 178206, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956480, Miss = 173881, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917519, Miss = 177962, Miss_rate = 0.194, Pending_hits = 1264, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905473, Miss = 174800, Miss_rate = 0.193, Pending_hits = 1151, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911945, Miss = 176211, Miss_rate = 0.193, Pending_hits = 1158, Reservation_fails = 4699
L2_cache_bank[23]: Access = 873126, Miss = 176541, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22501111
L2_total_cache_misses = 4225767
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29066
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2445221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1735505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29066
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22194401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306710
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.178
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=22501111
icnt_total_pkts_simt_to_mem=22501111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22501111
Req_Network_cycles = 4277259
Req_Network_injected_packets_per_cycle =       5.2606 
Req_Network_conflicts_per_cycle =       4.2394
Req_Network_conflicts_per_cycle_util =       6.5521
Req_Bank_Level_Parallism =       8.1304
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.8023
Req_Network_out_buffer_full_per_cycle =       0.0674
Req_Network_out_buffer_avg_util =       5.7200

Reply_Network_injected_packets_num = 22501111
Reply_Network_cycles = 4277259
Reply_Network_injected_packets_per_cycle =        5.2606
Reply_Network_conflicts_per_cycle =        4.0292
Reply_Network_conflicts_per_cycle_util =       6.2474
Reply_Bank_Level_Parallism =       8.1568
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3703
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1754
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 15 min, 42 sec (18942 sec)
gpgpu_simulation_rate = 6415 (inst/sec)
gpgpu_simulation_rate = 225 (cycle/sec)
gpgpu_silicon_slowdown = 6066666x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 13: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 12009
gpu_sim_insn = 6434
gpu_ipc =       0.5358
gpu_tot_sim_cycle = 4289268
gpu_tot_sim_insn = 121537293
gpu_tot_ipc =      28.3352
gpu_tot_issued_cta = 1416
gpu_occupancy = 4.1271% 
gpu_tot_occupancy = 69.7087% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0035
partiton_level_parallism_total  =       5.2459
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.6337
L2_BW  =       0.1528 GB/Sec
L2_BW_total  =     229.1417 GB/Sec
gpu_total_sim_rate=6412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1005912, Miss = 747077, Miss_rate = 0.743, Pending_hits = 20014, Reservation_fails = 705420
	L1D_cache_core[22]: Access = 1055373, Miss = 794104, Miss_rate = 0.752, Pending_hits = 21244, Reservation_fails = 792749
	L1D_cache_core[23]: Access = 1044498, Miss = 778622, Miss_rate = 0.745, Pending_hits = 20972, Reservation_fails = 780159
	L1D_cache_core[24]: Access = 907635, Miss = 679120, Miss_rate = 0.748, Pending_hits = 17873, Reservation_fails = 692176
	L1D_cache_core[25]: Access = 953225, Miss = 708543, Miss_rate = 0.743, Pending_hits = 19773, Reservation_fails = 706151
	L1D_cache_core[26]: Access = 945749, Miss = 718070, Miss_rate = 0.759, Pending_hits = 18960, Reservation_fails = 670647
	L1D_cache_core[27]: Access = 1026511, Miss = 757348, Miss_rate = 0.738, Pending_hits = 19453, Reservation_fails = 690809
	L1D_cache_core[28]: Access = 942320, Miss = 698992, Miss_rate = 0.742, Pending_hits = 18679, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997536, Miss = 743305, Miss_rate = 0.745, Pending_hits = 19658, Reservation_fails = 735976
	L1D_total_cache_accesses = 29695370
	L1D_total_cache_misses = 21743914
	L1D_total_cache_miss_rate = 0.7322
	L1D_total_cache_pending_hits = 573075
	L1D_total_cache_reservation_fails = 20844293
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7344994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 573075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19430325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20842285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2040264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 573087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29388658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5206729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1416, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599751680
gpgpu_n_tot_w_icount = 18742240
gpgpu_n_stall_shd_mem = 14549998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22194441
gpgpu_n_mem_write_global = 306712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31133299
gpgpu_n_store_insn = 360493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2898944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13573627
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 976371
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373880	W0_Idle:20453010	W0_Scoreboard:298647302	W1:7425703	W2:2420364	W3:1319821	W4:872859	W5:660716	W6:543568	W7:454412	W8:385391	W9:338938	W10:298839	W11:272834	W12:241439	W13:222107	W14:207143	W15:199627	W16:181928	W17:173039	W18:161307	W19:153027	W20:143342	W21:139386	W22:140061	W23:139147	W24:141657	W25:138221	W26:135937	W27:129604	W28:124882	W29:124124	W30:123184	W31:119396	W32:610237
single_issue_nums: WS0:4708757	WS1:4636510	WS2:4705676	WS3:4691297	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171764616 {8:21470577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12268480 {40:306712,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28954560 {40:723864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858823080 {40:21470577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2453696 {8:306712,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28954560 {40:723864,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 433 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2185067 	37829 	81177 	174656 	277169 	279569 	328175 	423421 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8048928 	10916816 	2089824 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376878 	82486 	40516 	33140 	13535632 	3168939 	2201993 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9528993 	4525808 	3447728 	2504986 	1688323 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15121 	17109 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085407  1.080455  1.093221  1.082536  1.081548  1.076474  1.080049  1.078371  1.085291  1.088894  1.092992  1.084015  1.076080  1.075070  1.079107  1.088112 
dram[1]:  1.080879  1.083092  1.097847  1.110304  1.075186  1.080396  1.078160  1.085513  1.078760  1.083715  1.084538  1.101623  1.075457  1.080702  1.077376  1.106586 
dram[2]:  1.085365  1.090820  1.080155  1.088976  1.075379  1.086208  1.087580  1.084271  1.088579  1.087643  1.078252  1.081430  1.075541  1.081857  1.083368  1.082048 
dram[3]:  1.076963  1.080151  1.081372  1.078172  1.079336  1.073646  1.079508  1.084219  1.087556  1.077250  1.077184  1.076963  1.075128  1.077669  1.077338  1.072304 
dram[4]:  1.082396  1.083041  1.080799  1.081696  1.076171  1.071468  1.077603  1.075287  1.075423  1.080718  1.081291  1.075646  1.074261  1.075584  1.075559  1.081760 
dram[5]:  1.089333  1.079936  1.093529  1.082404  1.080677  1.073353  1.088220  1.079361  1.091779  1.074499  1.084809  1.081067  1.077901  1.072722  1.096403  1.081396 
dram[6]:  1.089096  1.084126  1.080175  1.082819  1.077040  1.072709  1.082978  1.082916  1.079768  1.078751  1.081382  1.074625  1.076178  1.074679  1.078036  1.076041 
dram[7]:  1.081956  1.081455  1.078541  1.080711  1.080028  1.077143  1.083511  1.075555  1.078358  1.078783  1.074327  1.082537  1.073861  1.075580  1.075148  1.080243 
dram[8]:  1.081529  1.084478  1.079927  1.089106  1.077461  1.084065  1.076605  1.076993  1.080538  1.082630  1.074896  1.079167  1.082475  1.075935  1.077555  1.083713 
dram[9]:  1.078153  1.079318  1.080952  1.085976  1.079868  1.075954  1.081249  1.077704  1.084638  1.082351  1.080964  1.080569  1.075290  1.074234  1.082180  1.080215 
dram[10]:  1.087149  1.082003  1.085450  1.080241  1.071959  1.075827  1.087746  1.087410  1.084602  1.080855  1.076433  1.083039  1.071926  1.076689  1.084917  1.077642 
dram[11]:  1.083185  1.081556  1.081841  1.081853  1.080999  1.080071  1.089059  1.076342  1.083566  1.084918  1.081290  1.079172  1.074484  1.073935  1.085223  1.074118 
average row locality = 4343751/4017919 = 1.081095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22082     21694     21805     21527     22038     21336     22302     21374     22258     21912     22021     21750     21734     21323     21792     21891 
dram[1]:     21760     23074     21924     24021     21291     22607     21871     23544     22077     23488     22091     23574     21629     22828     21803     23747 
dram[2]:     21920     22481     22038     22141     21361     21952     22305     22551     22630     22585     22009     22319     21666     22100     22254     22524 
dram[3]:     21843     21450     21565     21551     21358     21163     21563     21830     22304     22191     21647     22033     21661     21492     21867     21509 
dram[4]:     21407     21370     20906     20659     20978     20354     21634     21071     21435     21289     21795     21147     20874     20529     21437     21103 
dram[5]:     22403     21511     22093     21599     21310     21072     22546     21822     22908     21550     22526     22023     22128     21461     22688     21789 
dram[6]:     21697     21684     21407     21230     21218     20663     21978     21614     21473     21677     22489     21862     21589     21284     21750     21553 
dram[7]:     21572     21573     21170     21566     20836     21062     22085     21287     21582     21933     21366     21759     20871     20700     21404     21705 
dram[8]:     21478     21560     21531     21853     20968     21173     21476     21575     21606     21727     21379     22159     21552     21436     21556     22222 
dram[9]:     21766     21516     21934     21453     21775     21044     22277     21560     22120     21919     22365     21489     21787     21221     22315     21811 
dram[10]:     22524     21481     21799     21295     21145     21068     22540     22165     22230     22130     21793     21782     21760     21130     22303     21881 
dram[11]:     21737     21719     21601     21579     21576     21744     22276     22252     22047     22256     21705     21869     21439     21547     21963     21708 
total dram reads = 4180734
bank skew: 24021/20354 = 1.18
chip skew: 361329/337988 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1331      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1385      1380      1443      1310      1372      1304      1356      1371      1411      1441      1490      1457      1527      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1337      1408      1400      1380      1376      1443      1424      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1318      1353      1325      1352      1434      1415      1426      1434      1442      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1425      1438      1391      1363 
dram[5]:      1379      1388      1311      1344      1328      1343      1328      1436      1372      1358      1418      1451      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1280      1328      1364      1360      1384      1431      1465      1419      1419      1401      1382      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1406      1399      1469      1373      1369      1354      1393 
dram[8]:      1389      1424      1394      1341      1273      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1387 
dram[9]:      1342      1405      1396      1388      1349      1359      1327      1362      1408      1381      1440      1401      1429      1444      1459      1357 
dram[10]:      1424      1438      1367      1325      1324      1397      1441      1373      1393      1433      1438      1468      1481      1448      1411      1365 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1407      1446      1421      1459      1416      1383      1396 
total dram writes = 267032
bank skew: 1527/1273 = 1.20
chip skew: 22526/22070 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1707      1518      1579      1623      3116      2926      2665      2478      4743      2223      1992      2017      1802      1828
dram[1]:       2014      2354      1906      2359      1879      2242      4120      5121      3072      3810      2476      3152      2216      2661      2209      2721
dram[2]:       1808      2072      1688      2068      1698      1946      3629      4274      2641      3101      2253      2498      2154      2388      1917      2148
dram[3]:       1689      1796      1666      1589      1550      1545      3304      3153      2613      2507      1926      2227      1963      2043      1746      1972
dram[4]:       1685      1643      1600      1558      1480      1508      3639      3529      2693      2620      2084      2193      2118      2017      1741      1759
dram[5]:       2183      1766      2040      1654      2017      1580      5124      2941      3011      2383      3027      2128      2467      1933      2321      1772
dram[6]:       1606      1603      1563      1554      1479      1490      3279      3380      2411      2351      1838      1934      1862      1859      1762      1702
dram[7]:       1533      1734      1507      1522      1459      1620      2762      3176      2679      2556      1919      1874      1842      2019      1784      1744
dram[8]:       1652      1658      1489      1639      1588      1560      3295      2826      2845      3041      2129      2058      1874      1951      1756      1770
dram[9]:       1836      1779      1633      1655      3395      1585      3347      3806      2798      2710      2100      2450      2015      1904      1889      1821
dram[10]:       1652      1675      1530      1623      1572      1541      2663      3169      2786      2292      2101      2026      1857      1850      1704      1705
dram[11]:       1679      1566      1562      1532      1528      1454      3048      2519      2531      2597      2131      1878      2090      1859      1768      1620
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10060214 n_act=334749 n_pre=334733 n_ref_event=0 n_req=362519 n_rd=348839 n_rd_L2_A=0 n_write=0 n_wr_bk=22363 bw_util=0.135
n_activity=6382247 dram_eff=0.2326
bk0: 22082a 8752068i bk1: 21694a 8788984i bk2: 21805a 8774360i bk3: 21527a 8823474i bk4: 22038a 8740571i bk5: 21336a 8819684i bk6: 22302a 8705704i bk7: 21374a 8830479i bk8: 22258a 8721824i bk9: 21912a 8786194i bk10: 22021a 8739791i bk11: 21750a 8783153i bk12: 21734a 8765385i bk13: 21323a 8800489i bk14: 21792a 8761029i bk15: 21891a 8759103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076628
Row_Buffer_Locality_read = 0.075588
Row_Buffer_Locality_write = 0.103143
Bank_Level_Parallism = 6.169255
Bank_Level_Parallism_Col = 1.921719
Bank_Level_Parallism_Ready = 1.093494
write_to_read_ratio_blp_rw_average = 0.071801
GrpLevelPara = 1.695874 

BW Util details:
bwutil = 0.134987 
total_CMD = 10999668 
util_bw = 1484808 
Wasted_Col = 3612025 
Wasted_Row = 768654 
Idle = 5134181 

BW Util Bottlenecks: 
RCDc_limit = 5633665 
RCDWRc_limit = 110937 
WTRc_limit = 591014 
RTWc_limit = 560761 
CCDLc_limit = 272884 
rwq = 0 
CCDLc_limit_alone = 228010 
WTRc_limit_alone = 571085 
RTWc_limit_alone = 535816 

Commands details: 
total_CMD = 10999668 
n_nop = 10060214 
Read = 348839 
Write = 0 
L2_Alloc = 0 
L2_WB = 22363 
n_act = 334749 
n_pre = 334733 
n_ref = 0 
n_req = 362519 
total_req = 371202 

Dual Bus Interface Util: 
issued_total_row = 669482 
issued_total_col = 371202 
Row_Bus_Util =  0.060864 
CoL_Bus_Util = 0.033747 
Either_Row_CoL_Bus_Util = 0.085407 
Issued_on_Two_Bus_Simul_Util = 0.009203 
issued_two_Eff = 0.107754 
queue_avg = 7.340031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.34003
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10036428 n_act=345277 n_pre=345261 n_ref_event=0 n_req=375115 n_rd=361329 n_rd_L2_A=0 n_write=0 n_wr_bk=22463 bw_util=0.1396
n_activity=6419441 dram_eff=0.2391
bk0: 21760a 8695480i bk1: 23074a 8546119i bk2: 21924a 8678714i bk3: 24021a 8467269i bk4: 21291a 8735804i bk5: 22607a 8612124i bk6: 21871a 8682804i bk7: 23544a 8472838i bk8: 22077a 8656630i bk9: 23488a 8493486i bk10: 22091a 8650742i bk11: 23574a 8473552i bk12: 21629a 8707785i bk13: 22828a 8548661i bk14: 21803a 8674461i bk15: 23747a 8461519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079562
Row_Buffer_Locality_read = 0.078211
Row_Buffer_Locality_write = 0.114972
Bank_Level_Parallism = 6.590066
Bank_Level_Parallism_Col = 1.956838
Bank_Level_Parallism_Ready = 1.096150
write_to_read_ratio_blp_rw_average = 0.073634
GrpLevelPara = 1.721417 

BW Util details:
bwutil = 0.139565 
total_CMD = 10999668 
util_bw = 1535168 
Wasted_Col = 3648485 
Wasted_Row = 735760 
Idle = 5080255 

BW Util Bottlenecks: 
RCDc_limit = 5763799 
RCDWRc_limit = 109295 
WTRc_limit = 597933 
RTWc_limit = 605531 
CCDLc_limit = 290099 
rwq = 0 
CCDLc_limit_alone = 242110 
WTRc_limit_alone = 578235 
RTWc_limit_alone = 577240 

Commands details: 
total_CMD = 10999668 
n_nop = 10036428 
Read = 361329 
Write = 0 
L2_Alloc = 0 
L2_WB = 22463 
n_act = 345277 
n_pre = 345261 
n_ref = 0 
n_req = 375115 
total_req = 383792 

Dual Bus Interface Util: 
issued_total_row = 690538 
issued_total_col = 383792 
Row_Bus_Util =  0.062778 
CoL_Bus_Util = 0.034891 
Either_Row_CoL_Bus_Util = 0.087570 
Issued_on_Two_Bus_Simul_Util = 0.010099 
issued_two_Eff = 0.115330 
queue_avg = 9.983227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.98323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10051034 n_act=340175 n_pre=340159 n_ref_event=0 n_req=368606 n_rd=354836 n_rd_L2_A=0 n_write=0 n_wr_bk=22360 bw_util=0.1372
n_activity=6399600 dram_eff=0.2358
bk0: 21920a 8715653i bk1: 22481a 8644890i bk2: 22038a 8691779i bk3: 22141a 8658775i bk4: 21361a 8793815i bk5: 21952a 8695491i bk6: 22305a 8665627i bk7: 22551a 8632517i bk8: 22630a 8635465i bk9: 22585a 8624501i bk10: 22009a 8706286i bk11: 22319a 8634750i bk12: 21666a 8718140i bk13: 22100a 8648971i bk14: 22254a 8651172i bk15: 22524a 8616422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077166
Row_Buffer_Locality_read = 0.076196
Row_Buffer_Locality_write = 0.102179
Bank_Level_Parallism = 6.419429
Bank_Level_Parallism_Col = 1.946512
Bank_Level_Parallism_Ready = 1.090235
write_to_read_ratio_blp_rw_average = 0.076358
GrpLevelPara = 1.715067 

BW Util details:
bwutil = 0.137166 
total_CMD = 10999668 
util_bw = 1508784 
Wasted_Col = 3633014 
Wasted_Row = 749557 
Idle = 5108313 

BW Util Bottlenecks: 
RCDc_limit = 5700596 
RCDWRc_limit = 111950 
WTRc_limit = 592835 
RTWc_limit = 623479 
CCDLc_limit = 282280 
rwq = 0 
CCDLc_limit_alone = 234649 
WTRc_limit_alone = 573544 
RTWc_limit_alone = 595139 

Commands details: 
total_CMD = 10999668 
n_nop = 10051034 
Read = 354836 
Write = 0 
L2_Alloc = 0 
L2_WB = 22360 
n_act = 340175 
n_pre = 340159 
n_ref = 0 
n_req = 368606 
total_req = 377196 

Dual Bus Interface Util: 
issued_total_row = 680334 
issued_total_col = 377196 
Row_Bus_Util =  0.061850 
CoL_Bus_Util = 0.034292 
Either_Row_CoL_Bus_Util = 0.086242 
Issued_on_Two_Bus_Simul_Util = 0.009900 
issued_two_Eff = 0.114792 
queue_avg = 8.596396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.5964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10063588 n_act=334357 n_pre=334341 n_ref_event=0 n_req=360571 n_rd=347027 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1343
n_activity=6390556 dram_eff=0.2311
bk0: 21843a 8783351i bk1: 21450a 8824091i bk2: 21565a 8816015i bk3: 21551a 8821560i bk4: 21358a 8835468i bk5: 21163a 8862313i bk6: 21563a 8812777i bk7: 21830a 8785434i bk8: 22304a 8728826i bk9: 22191a 8746992i bk10: 21647a 8800379i bk11: 22033a 8761673i bk12: 21661a 8804909i bk13: 21492a 8818984i bk14: 21867a 8773191i bk15: 21509a 8816098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072726
Row_Buffer_Locality_read = 0.071882
Row_Buffer_Locality_write = 0.094359
Bank_Level_Parallism = 6.079647
Bank_Level_Parallism_Col = 1.909278
Bank_Level_Parallism_Ready = 1.094275
write_to_read_ratio_blp_rw_average = 0.069888
GrpLevelPara = 1.689243 

BW Util details:
bwutil = 0.134282 
total_CMD = 10999668 
util_bw = 1477060 
Wasted_Col = 3625319 
Wasted_Row = 775473 
Idle = 5121816 

BW Util Bottlenecks: 
RCDc_limit = 5645633 
RCDWRc_limit = 111482 
WTRc_limit = 585969 
RTWc_limit = 542263 
CCDLc_limit = 268521 
rwq = 0 
CCDLc_limit_alone = 225197 
WTRc_limit_alone = 566670 
RTWc_limit_alone = 518238 

Commands details: 
total_CMD = 10999668 
n_nop = 10063588 
Read = 347027 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 334357 
n_pre = 334341 
n_ref = 0 
n_req = 360571 
total_req = 369265 

Dual Bus Interface Util: 
issued_total_row = 668698 
issued_total_col = 369265 
Row_Bus_Util =  0.060793 
CoL_Bus_Util = 0.033571 
Either_Row_CoL_Bus_Util = 0.085101 
Issued_on_Two_Bus_Simul_Util = 0.009262 
issued_two_Eff = 0.108840 
queue_avg = 6.944426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10080021 n_act=326046 n_pre=326030 n_ref_event=0 n_req=351488 n_rd=337988 n_rd_L2_A=0 n_write=0 n_wr_bk=22115 bw_util=0.131
n_activity=6362597 dram_eff=0.2264
bk0: 21407a 8905903i bk1: 21370a 8895202i bk2: 20906a 8968309i bk3: 20659a 9011758i bk4: 20978a 8953456i bk5: 20354a 9020185i bk6: 21634a 8879832i bk7: 21071a 8927150i bk8: 21435a 8899403i bk9: 21289a 8913637i bk10: 21795a 8852923i bk11: 21147a 8923234i bk12: 20874a 8943407i bk13: 20529a 8977657i bk14: 21437a 8883505i bk15: 21103a 8937583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072406
Row_Buffer_Locality_read = 0.071511
Row_Buffer_Locality_write = 0.094815
Bank_Level_Parallism = 5.761898
Bank_Level_Parallism_Col = 1.884826
Bank_Level_Parallism_Ready = 1.091588
write_to_read_ratio_blp_rw_average = 0.067770
GrpLevelPara = 1.669019 

BW Util details:
bwutil = 0.130950 
total_CMD = 10999668 
util_bw = 1440412 
Wasted_Col = 3591058 
Wasted_Row = 801741 
Idle = 5166457 

BW Util Bottlenecks: 
RCDc_limit = 5535563 
RCDWRc_limit = 111599 
WTRc_limit = 585766 
RTWc_limit = 511064 
CCDLc_limit = 259184 
rwq = 0 
CCDLc_limit_alone = 217583 
WTRc_limit_alone = 566528 
RTWc_limit_alone = 488701 

Commands details: 
total_CMD = 10999668 
n_nop = 10080021 
Read = 337988 
Write = 0 
L2_Alloc = 0 
L2_WB = 22115 
n_act = 326046 
n_pre = 326030 
n_ref = 0 
n_req = 351488 
total_req = 360103 

Dual Bus Interface Util: 
issued_total_row = 652076 
issued_total_col = 360103 
Row_Bus_Util =  0.059281 
CoL_Bus_Util = 0.032738 
Either_Row_CoL_Bus_Util = 0.083607 
Issued_on_Two_Bus_Simul_Util = 0.008412 
issued_two_Eff = 0.100617 
queue_avg = 5.972001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10057319 n_act=336930 n_pre=336914 n_ref_event=0 n_req=364898 n_rd=351429 n_rd_L2_A=0 n_write=0 n_wr_bk=22070 bw_util=0.1358
n_activity=6411541 dram_eff=0.233
bk0: 22403a 8712433i bk1: 21511a 8827112i bk2: 22093a 8759635i bk3: 21599a 8814950i bk4: 21310a 8845717i bk5: 21072a 8860293i bk6: 22546a 8674635i bk7: 21822a 8758909i bk8: 22908a 8640038i bk9: 21550a 8806301i bk10: 22526a 8681773i bk11: 22023a 8745319i bk12: 22128a 8708408i bk13: 21461a 8812209i bk14: 22688a 8671510i bk15: 21789a 8803467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076676
Row_Buffer_Locality_read = 0.075526
Row_Buffer_Locality_write = 0.106689
Bank_Level_Parallism = 6.187229
Bank_Level_Parallism_Col = 1.925338
Bank_Level_Parallism_Ready = 1.093036
write_to_read_ratio_blp_rw_average = 0.070691
GrpLevelPara = 1.698428 

BW Util details:
bwutil = 0.135822 
total_CMD = 10999668 
util_bw = 1493996 
Wasted_Col = 3619560 
Wasted_Row = 772514 
Idle = 5113598 

BW Util Bottlenecks: 
RCDc_limit = 5664321 
RCDWRc_limit = 108556 
WTRc_limit = 587238 
RTWc_limit = 558434 
CCDLc_limit = 279305 
rwq = 0 
CCDLc_limit_alone = 234065 
WTRc_limit_alone = 567545 
RTWc_limit_alone = 532887 

Commands details: 
total_CMD = 10999668 
n_nop = 10057319 
Read = 351429 
Write = 0 
L2_Alloc = 0 
L2_WB = 22070 
n_act = 336930 
n_pre = 336914 
n_ref = 0 
n_req = 364898 
total_req = 373499 

Dual Bus Interface Util: 
issued_total_row = 673844 
issued_total_col = 373499 
Row_Bus_Util =  0.061260 
CoL_Bus_Util = 0.033955 
Either_Row_CoL_Bus_Util = 0.085671 
Issued_on_Two_Bus_Simul_Util = 0.009545 
issued_two_Eff = 0.111417 
queue_avg = 8.187944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.18794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10066646 n_act=332384 n_pre=332368 n_ref_event=0 n_req=358791 n_rd=345168 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1336
n_activity=6411915 dram_eff=0.2292
bk0: 21697a 8802751i bk1: 21684a 8828689i bk2: 21407a 8876397i bk3: 21230a 8861864i bk4: 21218a 8871608i bk5: 20663a 8947356i bk6: 21978a 8773825i bk7: 21614a 8804865i bk8: 21473a 8834919i bk9: 21677a 8807920i bk10: 22489a 8723734i bk11: 21862a 8776061i bk12: 21589a 8812081i bk13: 21284a 8848106i bk14: 21750a 8804717i bk15: 21553a 8812801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073622
Row_Buffer_Locality_read = 0.072379
Row_Buffer_Locality_write = 0.105116
Bank_Level_Parallism = 6.005558
Bank_Level_Parallism_Col = 1.899776
Bank_Level_Parallism_Ready = 1.093368
write_to_read_ratio_blp_rw_average = 0.069381
GrpLevelPara = 1.680243 

BW Util details:
bwutil = 0.133607 
total_CMD = 10999668 
util_bw = 1469636 
Wasted_Col = 3627083 
Wasted_Row = 787579 
Idle = 5115370 

BW Util Bottlenecks: 
RCDc_limit = 5625147 
RCDWRc_limit = 110651 
WTRc_limit = 580695 
RTWc_limit = 532963 
CCDLc_limit = 266874 
rwq = 0 
CCDLc_limit_alone = 223636 
WTRc_limit_alone = 561090 
RTWc_limit_alone = 509330 

Commands details: 
total_CMD = 10999668 
n_nop = 10066646 
Read = 345168 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 332384 
n_pre = 332368 
n_ref = 0 
n_req = 358791 
total_req = 367409 

Dual Bus Interface Util: 
issued_total_row = 664752 
issued_total_col = 367409 
Row_Bus_Util =  0.060434 
CoL_Bus_Util = 0.033402 
Either_Row_CoL_Bus_Util = 0.084823 
Issued_on_Two_Bus_Simul_Util = 0.009013 
issued_two_Eff = 0.106256 
queue_avg = 6.724098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10074546 n_act=329980 n_pre=329964 n_ref_event=0 n_req=355915 n_rd=342471 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.1326
n_activity=6398551 dram_eff=0.2279
bk0: 21572a 8847243i bk1: 21573a 8858903i bk2: 21170a 8919509i bk3: 21566a 8859003i bk4: 20836a 8946883i bk5: 21062a 8900313i bk6: 22085a 8791217i bk7: 21287a 8880685i bk8: 21582a 8862355i bk9: 21933a 8797005i bk10: 21366a 8873003i bk11: 21759a 8834010i bk12: 20871a 8935440i bk13: 20700a 8960748i bk14: 21404a 8868793i bk15: 21705a 8834537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072902
Row_Buffer_Locality_read = 0.071994
Row_Buffer_Locality_write = 0.096028
Bank_Level_Parallism = 5.892759
Bank_Level_Parallism_Col = 1.883899
Bank_Level_Parallism_Ready = 1.093394
write_to_read_ratio_blp_rw_average = 0.065154
GrpLevelPara = 1.669672 

BW Util details:
bwutil = 0.132575 
total_CMD = 10999668 
util_bw = 1458280 
Wasted_Col = 3609832 
Wasted_Row = 794868 
Idle = 5136688 

BW Util Bottlenecks: 
RCDc_limit = 5588399 
RCDWRc_limit = 110421 
WTRc_limit = 584297 
RTWc_limit = 483443 
CCDLc_limit = 263236 
rwq = 0 
CCDLc_limit_alone = 223373 
WTRc_limit_alone = 565158 
RTWc_limit_alone = 462719 

Commands details: 
total_CMD = 10999668 
n_nop = 10074546 
Read = 342471 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 329980 
n_pre = 329964 
n_ref = 0 
n_req = 355915 
total_req = 364570 

Dual Bus Interface Util: 
issued_total_row = 659944 
issued_total_col = 364570 
Row_Bus_Util =  0.059997 
CoL_Bus_Util = 0.033144 
Either_Row_CoL_Bus_Util = 0.084105 
Issued_on_Two_Bus_Simul_Util = 0.009036 
issued_two_Eff = 0.107437 
queue_avg = 6.340303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3403
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10067790 n_act=331969 n_pre=331953 n_ref_event=0 n_req=358664 n_rd=345251 n_rd_L2_A=0 n_write=0 n_wr_bk=22086 bw_util=0.1336
n_activity=6394722 dram_eff=0.2298
bk0: 21478a 8813778i bk1: 21560a 8808691i bk2: 21531a 8819226i bk3: 21853a 8772073i bk4: 20968a 8890614i bk5: 21173a 8863222i bk6: 21476a 8821719i bk7: 21575a 8795919i bk8: 21606a 8784206i bk9: 21727a 8774758i bk10: 21379a 8789369i bk11: 22159a 8699999i bk12: 21552a 8795083i bk13: 21436a 8802908i bk14: 21556a 8789706i bk15: 22222a 8721003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074457
Row_Buffer_Locality_read = 0.073607
Row_Buffer_Locality_write = 0.096324
Bank_Level_Parallism = 6.098932
Bank_Level_Parallism_Col = 1.902436
Bank_Level_Parallism_Ready = 1.094961
write_to_read_ratio_blp_rw_average = 0.068983
GrpLevelPara = 1.684197 

BW Util details:
bwutil = 0.133581 
total_CMD = 10999668 
util_bw = 1469348 
Wasted_Col = 3612770 
Wasted_Row = 786677 
Idle = 5130873 

BW Util Bottlenecks: 
RCDc_limit = 5610036 
RCDWRc_limit = 110195 
WTRc_limit = 579875 
RTWc_limit = 531337 
CCDLc_limit = 265078 
rwq = 0 
CCDLc_limit_alone = 222334 
WTRc_limit_alone = 560549 
RTWc_limit_alone = 507919 

Commands details: 
total_CMD = 10999668 
n_nop = 10067790 
Read = 345251 
Write = 0 
L2_Alloc = 0 
L2_WB = 22086 
n_act = 331969 
n_pre = 331953 
n_ref = 0 
n_req = 358664 
total_req = 367337 

Dual Bus Interface Util: 
issued_total_row = 663922 
issued_total_col = 367337 
Row_Bus_Util =  0.060358 
CoL_Bus_Util = 0.033395 
Either_Row_CoL_Bus_Util = 0.084719 
Issued_on_Two_Bus_Simul_Util = 0.009035 
issued_two_Eff = 0.106646 
queue_avg = 7.022037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.02204
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10062259 n_act=335163 n_pre=335147 n_ref_event=0 n_req=361963 n_rd=348352 n_rd_L2_A=0 n_write=0 n_wr_bk=22247 bw_util=0.1348
n_activity=6408665 dram_eff=0.2313
bk0: 21766a 8766711i bk1: 21516a 8795366i bk2: 21934a 8766133i bk3: 21453a 8820692i bk4: 21775a 8782675i bk5: 21044a 8856601i bk6: 22277a 8715611i bk7: 21560a 8799968i bk8: 22120a 8726995i bk9: 21919a 8763175i bk10: 22365a 8694231i bk11: 21489a 8797702i bk12: 21787a 8774844i bk13: 21221a 8818117i bk14: 22315a 8719349i bk15: 21811a 8757783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074068
Row_Buffer_Locality_read = 0.073248
Row_Buffer_Locality_write = 0.095070
Bank_Level_Parallism = 6.141510
Bank_Level_Parallism_Col = 1.910647
Bank_Level_Parallism_Ready = 1.088257
write_to_read_ratio_blp_rw_average = 0.070871
GrpLevelPara = 1.690049 

BW Util details:
bwutil = 0.134767 
total_CMD = 10999668 
util_bw = 1482396 
Wasted_Col = 3628871 
Wasted_Row = 779885 
Idle = 5108516 

BW Util Bottlenecks: 
RCDc_limit = 5649881 
RCDWRc_limit = 112006 
WTRc_limit = 591223 
RTWc_limit = 551273 
CCDLc_limit = 270684 
rwq = 0 
CCDLc_limit_alone = 227754 
WTRc_limit_alone = 572124 
RTWc_limit_alone = 527442 

Commands details: 
total_CMD = 10999668 
n_nop = 10062259 
Read = 348352 
Write = 0 
L2_Alloc = 0 
L2_WB = 22247 
n_act = 335163 
n_pre = 335147 
n_ref = 0 
n_req = 361963 
total_req = 370599 

Dual Bus Interface Util: 
issued_total_row = 670310 
issued_total_col = 370599 
Row_Bus_Util =  0.060939 
CoL_Bus_Util = 0.033692 
Either_Row_CoL_Bus_Util = 0.085222 
Issued_on_Two_Bus_Simul_Util = 0.009409 
issued_two_Eff = 0.110411 
queue_avg = 7.340550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.34055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10058350 n_act=335540 n_pre=335524 n_ref_event=0 n_req=362682 n_rd=349026 n_rd_L2_A=0 n_write=0 n_wr_bk=22526 bw_util=0.1351
n_activity=6415316 dram_eff=0.2317
bk0: 22524a 8694316i bk1: 21481a 8814214i bk2: 21799a 8779263i bk3: 21295a 8834104i bk4: 21145a 8842099i bk5: 21068a 8871451i bk6: 22540a 8684504i bk7: 22165a 8734534i bk8: 22230a 8723475i bk9: 22130a 8732818i bk10: 21793a 8755091i bk11: 21782a 8756056i bk12: 21760a 8767629i bk13: 21130a 8863100i bk14: 22303a 8715987i bk15: 21881a 8769259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074864
Row_Buffer_Locality_read = 0.073805
Row_Buffer_Locality_write = 0.101933
Bank_Level_Parallism = 6.141504
Bank_Level_Parallism_Col = 1.916710
Bank_Level_Parallism_Ready = 1.094766
write_to_read_ratio_blp_rw_average = 0.071132
GrpLevelPara = 1.692469 

BW Util details:
bwutil = 0.135114 
total_CMD = 10999668 
util_bw = 1486208 
Wasted_Col = 3631333 
Wasted_Row = 776595 
Idle = 5105532 

BW Util Bottlenecks: 
RCDc_limit = 5659193 
RCDWRc_limit = 111120 
WTRc_limit = 588271 
RTWc_limit = 556567 
CCDLc_limit = 271384 
rwq = 0 
CCDLc_limit_alone = 227054 
WTRc_limit_alone = 568637 
RTWc_limit_alone = 531871 

Commands details: 
total_CMD = 10999668 
n_nop = 10058350 
Read = 349026 
Write = 0 
L2_Alloc = 0 
L2_WB = 22526 
n_act = 335540 
n_pre = 335524 
n_ref = 0 
n_req = 362682 
total_req = 371552 

Dual Bus Interface Util: 
issued_total_row = 671064 
issued_total_col = 371552 
Row_Bus_Util =  0.061008 
CoL_Bus_Util = 0.033778 
Either_Row_CoL_Bus_Util = 0.085577 
Issued_on_Two_Bus_Simul_Util = 0.009209 
issued_two_Eff = 0.107613 
queue_avg = 7.327666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.32767
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10999668 n_nop=10059663 n_act=335466 n_pre=335450 n_ref_event=0 n_req=362539 n_rd=349018 n_rd_L2_A=0 n_write=0 n_wr_bk=22224 bw_util=0.135
n_activity=6401822 dram_eff=0.232
bk0: 21737a 8777765i bk1: 21719a 8786491i bk2: 21601a 8786112i bk3: 21579a 8800932i bk4: 21576a 8790773i bk5: 21744a 8770740i bk6: 22276a 8725539i bk7: 22252a 8733712i bk8: 22047a 8744081i bk9: 22256a 8725872i bk10: 21705a 8773624i bk11: 21869a 8780375i bk12: 21439a 8804072i bk13: 21547a 8793398i bk14: 21963a 8754710i bk15: 21708a 8779367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074704
Row_Buffer_Locality_read = 0.073555
Row_Buffer_Locality_write = 0.104356
Bank_Level_Parallism = 6.154546
Bank_Level_Parallism_Col = 1.913609
Bank_Level_Parallism_Ready = 1.091461
write_to_read_ratio_blp_rw_average = 0.069891
GrpLevelPara = 1.691714 

BW Util details:
bwutil = 0.135001 
total_CMD = 10999668 
util_bw = 1484968 
Wasted_Col = 3625256 
Wasted_Row = 772891 
Idle = 5116553 

BW Util Bottlenecks: 
RCDc_limit = 5656441 
RCDWRc_limit = 109751 
WTRc_limit = 587341 
RTWc_limit = 544268 
CCDLc_limit = 272891 
rwq = 0 
CCDLc_limit_alone = 228872 
WTRc_limit_alone = 568158 
RTWc_limit_alone = 519432 

Commands details: 
total_CMD = 10999668 
n_nop = 10059663 
Read = 349018 
Write = 0 
L2_Alloc = 0 
L2_WB = 22224 
n_act = 335466 
n_pre = 335450 
n_ref = 0 
n_req = 362539 
total_req = 371242 

Dual Bus Interface Util: 
issued_total_row = 670916 
issued_total_col = 371242 
Row_Bus_Util =  0.060994 
CoL_Bus_Util = 0.033750 
Either_Row_CoL_Bus_Util = 0.085458 
Issued_on_Two_Bus_Simul_Util = 0.009287 
issued_two_Eff = 0.108673 
queue_avg = 7.386084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38608

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1113061, Miss = 177900, Miss_rate = 0.160, Pending_hits = 1346, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914674, Miss = 174675, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 944227, Miss = 176326, Miss_rate = 0.187, Pending_hits = 1291, Reservation_fails = 4406
L2_cache_bank[3]: Access = 911331, Miss = 188763, Miss_rate = 0.207, Pending_hits = 1403, Reservation_fails = 4849
L2_cache_bank[4]: Access = 933267, Miss = 178061, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966595, Miss = 180529, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911478, Miss = 175686, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928904, Miss = 175093, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977927, Miss = 172354, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938441, Miss = 169410, Miss_rate = 0.181, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 925381, Miss = 180487, Miss_rate = 0.195, Pending_hits = 1414, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880770, Miss = 174711, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902460, Miss = 175485, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 919441, Miss = 173451, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896987, Miss = 172769, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 919189, Miss = 173465, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957595, Miss = 173426, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915689, Miss = 175580, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1079179, Miss = 178207, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956482, Miss = 173881, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917521, Miss = 177962, Miss_rate = 0.194, Pending_hits = 1264, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905474, Miss = 174800, Miss_rate = 0.193, Pending_hits = 1151, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911950, Miss = 176212, Miss_rate = 0.193, Pending_hits = 1158, Reservation_fails = 4699
L2_cache_bank[23]: Access = 873130, Miss = 176542, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22501153
L2_total_cache_misses = 4225775
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29066
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2445225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1735509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29066
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22194441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306712
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=22501153
icnt_total_pkts_simt_to_mem=22501153
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22501153
Req_Network_cycles = 4289268
Req_Network_injected_packets_per_cycle =       5.2459 
Req_Network_conflicts_per_cycle =       4.2276
Req_Network_conflicts_per_cycle_util =       6.5520
Req_Bank_Level_Parallism =       8.1303
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.7665
Req_Network_out_buffer_full_per_cycle =       0.0672
Req_Network_out_buffer_avg_util =       5.7039

Reply_Network_injected_packets_num = 22501153
Reply_Network_cycles = 4289268
Reply_Network_injected_packets_per_cycle =        5.2459
Reply_Network_conflicts_per_cycle =        4.0179
Reply_Network_conflicts_per_cycle_util =       6.2473
Reply_Bank_Level_Parallism =       8.1567
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3637
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1749
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 15 min, 54 sec (18954 sec)
gpgpu_simulation_rate = 6412 (inst/sec)
gpgpu_simulation_rate = 226 (cycle/sec)
gpgpu_silicon_slowdown = 6039823x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55f7476c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55f74750..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74910..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff55f74930..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ab83b86517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 14: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 7023
gpu_sim_insn = 6230
gpu_ipc =       0.8871
gpu_tot_sim_cycle = 4296291
gpu_tot_sim_insn = 121543523
gpu_tot_ipc =      28.2903
gpu_tot_issued_cta = 1417
gpu_occupancy = 6.6025% 
gpu_tot_occupancy = 69.7072% 
max_total_param_size = 0
gpu_stall_dramfull = 2347892
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0013
partiton_level_parallism_total  =       5.2373
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.6337
L2_BW  =       0.0560 GB/Sec
L2_BW_total  =     228.7673 GB/Sec
gpu_total_sim_rate=6410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 995081, Miss = 731072, Miss_rate = 0.735, Pending_hits = 19182, Reservation_fails = 668728
	L1D_cache_core[1]: Access = 948012, Miss = 683768, Miss_rate = 0.721, Pending_hits = 17997, Reservation_fails = 629102
	L1D_cache_core[2]: Access = 983429, Miss = 716182, Miss_rate = 0.728, Pending_hits = 18655, Reservation_fails = 679183
	L1D_cache_core[3]: Access = 1078279, Miss = 759960, Miss_rate = 0.705, Pending_hits = 19412, Reservation_fails = 720290
	L1D_cache_core[4]: Access = 1056348, Miss = 734935, Miss_rate = 0.696, Pending_hits = 19494, Reservation_fails = 733727
	L1D_cache_core[5]: Access = 1070774, Miss = 776962, Miss_rate = 0.726, Pending_hits = 20515, Reservation_fails = 751809
	L1D_cache_core[6]: Access = 969646, Miss = 714670, Miss_rate = 0.737, Pending_hits = 18865, Reservation_fails = 740762
	L1D_cache_core[7]: Access = 1011473, Miss = 704949, Miss_rate = 0.697, Pending_hits = 18176, Reservation_fails = 619105
	L1D_cache_core[8]: Access = 1045541, Miss = 737517, Miss_rate = 0.705, Pending_hits = 19029, Reservation_fails = 668882
	L1D_cache_core[9]: Access = 1017454, Miss = 739563, Miss_rate = 0.727, Pending_hits = 19814, Reservation_fails = 705577
	L1D_cache_core[10]: Access = 964220, Miss = 725740, Miss_rate = 0.753, Pending_hits = 20102, Reservation_fails = 744180
	L1D_cache_core[11]: Access = 940712, Miss = 684113, Miss_rate = 0.727, Pending_hits = 17724, Reservation_fails = 652215
	L1D_cache_core[12]: Access = 971700, Miss = 719304, Miss_rate = 0.740, Pending_hits = 19139, Reservation_fails = 678211
	L1D_cache_core[13]: Access = 1023338, Miss = 772696, Miss_rate = 0.755, Pending_hits = 20517, Reservation_fails = 766866
	L1D_cache_core[14]: Access = 906938, Miss = 666682, Miss_rate = 0.735, Pending_hits = 17147, Reservation_fails = 656101
	L1D_cache_core[15]: Access = 934403, Miss = 691496, Miss_rate = 0.740, Pending_hits = 18406, Reservation_fails = 674351
	L1D_cache_core[16]: Access = 1033067, Miss = 751922, Miss_rate = 0.728, Pending_hits = 19437, Reservation_fails = 649649
	L1D_cache_core[17]: Access = 1013388, Miss = 744064, Miss_rate = 0.734, Pending_hits = 19039, Reservation_fails = 666552
	L1D_cache_core[18]: Access = 928966, Miss = 670073, Miss_rate = 0.721, Pending_hits = 17905, Reservation_fails = 627544
	L1D_cache_core[19]: Access = 1002257, Miss = 731098, Miss_rate = 0.729, Pending_hits = 18901, Reservation_fails = 676284
	L1D_cache_core[20]: Access = 921585, Miss = 661967, Miss_rate = 0.718, Pending_hits = 16993, Reservation_fails = 647915
	L1D_cache_core[21]: Access = 1005912, Miss = 747077, Miss_rate = 0.743, Pending_hits = 20014, Reservation_fails = 705420
	L1D_cache_core[22]: Access = 1055373, Miss = 794104, Miss_rate = 0.752, Pending_hits = 21244, Reservation_fails = 792749
	L1D_cache_core[23]: Access = 1044498, Miss = 778622, Miss_rate = 0.745, Pending_hits = 20972, Reservation_fails = 780159
	L1D_cache_core[24]: Access = 907635, Miss = 679120, Miss_rate = 0.748, Pending_hits = 17873, Reservation_fails = 692176
	L1D_cache_core[25]: Access = 953225, Miss = 708543, Miss_rate = 0.743, Pending_hits = 19773, Reservation_fails = 706151
	L1D_cache_core[26]: Access = 945749, Miss = 718070, Miss_rate = 0.759, Pending_hits = 18960, Reservation_fails = 670647
	L1D_cache_core[27]: Access = 1026511, Miss = 757348, Miss_rate = 0.738, Pending_hits = 19453, Reservation_fails = 690809
	L1D_cache_core[28]: Access = 942320, Miss = 698992, Miss_rate = 0.742, Pending_hits = 18679, Reservation_fails = 713173
	L1D_cache_core[29]: Access = 997556, Miss = 743314, Miss_rate = 0.745, Pending_hits = 19667, Reservation_fails = 735976
	L1D_total_cache_accesses = 29695390
	L1D_total_cache_misses = 21743923
	L1D_total_cache_miss_rate = 0.7322
	L1D_total_cache_pending_hits = 573084
	L1D_total_cache_reservation_fails = 20844293
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.251
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7344996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 573084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19430334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20842285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2040264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 573096
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29388678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 412974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5206729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 15222582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 1947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61
ctas_completed 1417, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18759, 17639, 16956, 18187, 17036, 21235, 19514, 20342, 17756, 15416, 19129, 21200, 16471, 15908, 20078, 19199, 19142, 18637, 23093, 20317, 24802, 20593, 20660, 17879, 20525, 20733, 20451, 22125, 21109, 16442, 19634, 21212, 
gpgpu_n_tot_thrd_icount = 599759360
gpgpu_n_tot_w_icount = 18742480
gpgpu_n_stall_shd_mem = 14549999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22194450
gpgpu_n_mem_write_global = 306712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31133569
gpgpu_n_store_insn = 360493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2900992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13573628
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 976371
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373932	W0_Idle:20458138	W0_Scoreboard:298649970	W1:7425703	W2:2420412	W3:1319821	W4:872859	W5:660716	W6:543568	W7:454412	W8:385391	W9:338938	W10:298839	W11:272834	W12:241439	W13:222107	W14:207143	W15:199627	W16:181928	W17:173039	W18:161307	W19:153027	W20:143342	W21:139386	W22:140061	W23:139147	W24:141657	W25:138221	W26:135937	W27:129604	W28:124882	W29:124124	W30:123184	W31:119396	W32:610429
single_issue_nums: WS0:4708853	WS1:4636558	WS2:4705724	WS3:4691345	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171764688 {8:21470586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12268480 {40:306712,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28954560 {40:723864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 858823440 {40:21470586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2453696 {8:306712,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28954560 {40:723864,}
maxmflatency = 7896 
max_icnt2mem_latency = 5293 
maxmrqlatency = 3545 
max_icnt2sh_latency = 335 
averagemflatency = 433 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 12 
mrq_lat_table:2185069 	37829 	81177 	174656 	277169 	279569 	328175 	423421 	413307 	130998 	11593 	790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8048935 	10916818 	2089824 	1051053 	338088 	56444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	376878 	82486 	40516 	33140 	13535641 	3168939 	2201993 	1434258 	1196466 	327431 	102897 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9529002 	4525808 	3447728 	2504986 	1688323 	705929 	97544 	1842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15127 	17111 	2616 	3059 	344 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        64        64        64        64        10        13        19        22        20        20        64        64        64        64 
dram[1]:        32        32        64        64        64        64        25        15        16        29        24        24        64        64        64        64 
dram[2]:        32        32        64        64        64        64        20        11        11        20        24        24        64        64        64        64 
dram[3]:        32        32        64        64        64        64        14        13        13        18        24        24        64        64        64        64 
dram[4]:        37        36        64        63        60        60        11        15        16        14        24        24        48        64        64        64 
dram[5]:        36        36        64        64        60        60        13        19        20        13        24        24        56        64        64        64 
dram[6]:        36        36        64        64        60        60        19        20        16        14        24        24        64        37        64        64 
dram[7]:        36        36        64        64        60        60        15        24        14        22        24        24        64        64        64        64 
dram[8]:        36        36        64        64        60        60        10        15        16        15        24        24        64        61        64        64 
dram[9]:        36        36        64        64        60        60        12        14        19        12        24        24        64        64        58        61 
dram[10]:        36        36        56        64        60        60        11        11        12        16        24        24        64        64        64        64 
dram[11]:        36        36        64        64        60        60        11        16        12        20        24        24        64        64        64        64 
maximum service time to same row:
dram[0]:     91283     54612    127844    138448     60730     95668     97045     66049     88009    111924    138071    137180     87068     80176     75698     73726 
dram[1]:     60270    220829     64745    112336    105876    109788     72125     38533     39828     35315    131516    146184    131965     62374    175055     93997 
dram[2]:    100404     60630     89600    237089    116930    162924     78073     90275    219075    109171    131321    223340     53420     59531    118802    111151 
dram[3]:     55786    194395    171645    242856    162734    172073    100615     94358    110401    266187    135363     39534     60491     74263    145644     89154 
dram[4]:     88713    103437    237319    147030     73213     59925    209421     49757     77075     67766     38476    133988     65150     73658    139140    167358 
dram[5]:    128365    101699     96507    204256    104671     87328     90090    125185    111784    106765    267824    143735     75171     89728     56718    270175 
dram[6]:     79241    110211    114986     75326     97075     71727    149410     49009    106614    107795    174984     47608    151293    144975     85057     97368 
dram[7]:     62540     71561     86635     78019    128320    133905    132029     72161     96433    103654     67355    177660    139586    140858    101745     52422 
dram[8]:     44761     95572     85670     91552     50376     63511    119834    127049     95479     81788     84018    134179    282690     61064    172215    138813 
dram[9]:    264577    253059    112639    129966     67611    204712     62728     71358    123262     83120     60249    121062     54966     94470    167977    172218 
dram[10]:     66445     46262    127417    124323    210554     88003     64383    101352    247951    233799    111002     73188     75489    136255     42009     31528 
dram[11]:    223711    243712    122929    113595     67351     59742    165462     32781    162542    218307     82082    154763    212157    146326     35053     40088 
average row accesses per activate:
dram[0]:  1.085407  1.080455  1.093221  1.082536  1.081548  1.076474  1.080049  1.078371  1.085291  1.088894  1.092992  1.084015  1.076080  1.075070  1.079107  1.088112 
dram[1]:  1.080879  1.083088  1.097847  1.110304  1.075186  1.080396  1.078160  1.085513  1.078760  1.083715  1.084538  1.101623  1.075457  1.080702  1.077376  1.106586 
dram[2]:  1.085365  1.090820  1.080155  1.088976  1.075379  1.086208  1.087580  1.084271  1.088579  1.087643  1.078252  1.081430  1.075541  1.081857  1.083368  1.082048 
dram[3]:  1.076963  1.080151  1.081372  1.078172  1.079336  1.073646  1.079508  1.084219  1.087556  1.077250  1.077184  1.076963  1.075128  1.077669  1.077338  1.072304 
dram[4]:  1.082396  1.083041  1.080799  1.081696  1.076171  1.071468  1.077603  1.075287  1.075423  1.080718  1.081291  1.075642  1.074261  1.075584  1.075559  1.081760 
dram[5]:  1.089333  1.079936  1.093529  1.082404  1.080677  1.073353  1.088220  1.079361  1.091779  1.074499  1.084809  1.081067  1.077901  1.072722  1.096403  1.081396 
dram[6]:  1.089096  1.084126  1.080175  1.082819  1.077040  1.072709  1.082978  1.082916  1.079768  1.078751  1.081382  1.074625  1.076178  1.074679  1.078036  1.076041 
dram[7]:  1.081956  1.081455  1.078541  1.080711  1.080028  1.077143  1.083511  1.075555  1.078358  1.078783  1.074327  1.082537  1.073861  1.075580  1.075148  1.080243 
dram[8]:  1.081529  1.084478  1.079927  1.089106  1.077461  1.084065  1.076605  1.076993  1.080538  1.082630  1.074896  1.079167  1.082475  1.075935  1.077555  1.083713 
dram[9]:  1.078153  1.079318  1.080952  1.085976  1.079868  1.075954  1.081249  1.077704  1.084638  1.082351  1.080964  1.080569  1.075290  1.074234  1.082180  1.080215 
dram[10]:  1.087149  1.082003  1.085450  1.080241  1.071959  1.075827  1.087746  1.087410  1.084602  1.080855  1.076433  1.083039  1.071926  1.076689  1.084917  1.077642 
dram[11]:  1.083185  1.081556  1.081841  1.081853  1.080999  1.080071  1.089059  1.076342  1.083566  1.084918  1.081290  1.079172  1.074484  1.073935  1.085223  1.074118 
average row locality = 4343753/4017921 = 1.081095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22082     21694     21805     21527     22038     21336     22302     21374     22258     21912     22021     21750     21734     21323     21792     21891 
dram[1]:     21760     23075     21924     24021     21291     22607     21871     23544     22077     23488     22091     23574     21629     22828     21803     23747 
dram[2]:     21920     22481     22038     22141     21361     21952     22305     22551     22630     22585     22009     22319     21666     22100     22254     22524 
dram[3]:     21843     21450     21565     21551     21358     21163     21563     21830     22304     22191     21647     22033     21661     21492     21867     21509 
dram[4]:     21407     21370     20906     20659     20978     20354     21634     21071     21435     21289     21795     21148     20874     20529     21437     21103 
dram[5]:     22403     21511     22093     21599     21310     21072     22546     21822     22908     21550     22526     22023     22128     21461     22688     21789 
dram[6]:     21697     21684     21407     21230     21218     20663     21978     21614     21473     21677     22489     21862     21589     21284     21750     21553 
dram[7]:     21572     21573     21170     21566     20836     21062     22085     21287     21582     21933     21366     21759     20871     20700     21404     21705 
dram[8]:     21478     21560     21531     21853     20968     21173     21476     21575     21606     21727     21379     22159     21552     21436     21556     22222 
dram[9]:     21766     21516     21934     21453     21775     21044     22277     21560     22120     21919     22365     21489     21787     21221     22315     21811 
dram[10]:     22524     21481     21799     21295     21145     21068     22540     22165     22230     22130     21793     21782     21760     21130     22303     21881 
dram[11]:     21737     21719     21601     21579     21576     21744     22276     22252     22047     22256     21705     21869     21439     21547     21963     21708 
total dram reads = 4180736
bank skew: 24021/20354 = 1.18
chip skew: 361330/337989 = 1.07
number of total write accesses:
dram[0]:      1418      1384      1357      1392      1365      1331      1361      1358      1398      1367      1430      1507      1401      1446      1402      1446 
dram[1]:      1377      1385      1380      1443      1310      1372      1304      1356      1371      1411      1441      1490      1457      1527      1390      1449 
dram[2]:      1364      1391      1402      1387      1376      1337      1408      1400      1380      1376      1443      1424      1423      1427      1400      1422 
dram[3]:      1409      1377      1352      1353      1318      1353      1325      1352      1434      1415      1426      1434      1442      1441      1401      1406 
dram[4]:      1385      1405      1361      1336      1324      1315      1317      1338      1393      1396      1501      1427      1425      1438      1391      1363 
dram[5]:      1379      1388      1311      1344      1328      1343      1328      1436      1372      1358      1418      1451      1418      1431      1379      1386 
dram[6]:      1463      1434      1314      1402      1280      1328      1364      1360      1384      1431      1465      1419      1419      1401      1382      1395 
dram[7]:      1440      1386      1378      1374      1321      1295      1393      1367      1382      1406      1399      1469      1373      1369      1354      1393 
dram[8]:      1389      1424      1394      1341      1273      1303      1397      1327      1373      1430      1404      1423      1412      1437      1372      1387 
dram[9]:      1342      1405      1396      1388      1349      1359      1327      1362      1408      1381      1440      1401      1429      1444      1459      1357 
dram[10]:      1424      1438      1367      1325      1324      1397      1441      1373      1393      1433      1438      1468      1481      1448      1411      1365 
dram[11]:      1373      1402      1320      1358      1355      1305      1358      1370      1455      1407      1446      1421      1459      1416      1383      1396 
total dram writes = 267032
bank skew: 1527/1273 = 1.20
chip skew: 22526/22070 = 1.02
average mf latency per bank:
dram[0]:       1653      1593      1707      1518      1579      1623      3116      2926      2665      2478      4743      2223      1992      2017      1802      1828
dram[1]:       2014      2354      1906      2359      1879      2242      4120      5121      3072      3810      2476      3152      2216      2661      2209      2721
dram[2]:       1808      2072      1688      2068      1698      1946      3629      4274      2641      3101      2253      2498      2154      2388      1917      2148
dram[3]:       1689      1796      1666      1589      1550      1545      3304      3153      2613      2507      1926      2227      1963      2043      1746      1972
dram[4]:       1685      1643      1600      1558      1481      1508      3639      3529      2693      2620      2084      2193      2118      2017      1741      1759
dram[5]:       2183      1766      2040      1654      2017      1580      5124      2941      3011      2383      3027      2128      2467      1933      2321      1772
dram[6]:       1606      1603      1563      1554      1479      1490      3279      3380      2411      2351      1838      1934      1862      1859      1762      1702
dram[7]:       1533      1734      1507      1522      1459      1620      2762      3176      2679      2556      1919      1874      1842      2019      1784      1744
dram[8]:       1652      1658      1489      1639      1588      1560      3295      2826      2845      3041      2129      2058      1874      1951      1756      1770
dram[9]:       1836      1779      1633      1655      3395      1585      3347      3806      2798      2710      2100      2450      2015      1904      1889      1821
dram[10]:       1652      1675      1530      1623      1572      1541      2663      3169      2786      2292      2101      2026      1857      1850      1704      1705
dram[11]:       1679      1566      1562      1532      1528      1454      3048      2519      2531      2597      2131      1878      2090      1859      1768      1620
maximum mf latency per bank:
dram[0]:       6196      7072      5654      7009      5903      6868      6462      6653      5980      6893      6393      6958      6372      7343      6518      6563
dram[1]:       6591      6574      6375      6886      6427      6495      7015      6273      6279      6399      6520      6638      6286      6492      6764      6844
dram[2]:       7115      6492      6885      6141      7212      6602      7401      6277      6986      6327      7149      6301      6699      6379      6617      6322
dram[3]:       7127      6786      7057      7159      6417      6804      7242      6918      7896      7708      6486      6553      7103      6590      7348      6815
dram[4]:       6372      6620      6314      5940      6146      6239      6351      6519      6496      6320      6218      6140      6792      6631      6205      6391
dram[5]:       7053      7038      6494      6894      6715      6886      7413      7236      6877      6994      7371      7457      6836      7336      7051      7032
dram[6]:       6128      7070      6187      6642      6402      6342      6834      5921      6625      6163      6812      5976      6924      6139      6674      6333
dram[7]:       5736      7091      5488      6912      5963      7441      6173      6668      5633      7417      6346      7418      5990      6974      5655      7328
dram[8]:       6743      7062      6293      6707      5766      6643      6424      6445      6162      6378      6351      6832      6455      7152      6088      7160
dram[9]:       6865      6402      6553      6599      6987      6107      6379      6376      6349      6263      6888      6292      6396      6095      7075      6200
dram[10]:       5939      6361      5798      6000      5984      6093      6018      6143      6122      6171      5951      6037      5907      7125      5734      6094
dram[11]:       6709      6465      6862      5808      6326      6072      6309      5880      7514      6142      6389      6372      6679      5826      7233      5943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10078222 n_act=334749 n_pre=334733 n_ref_event=0 n_req=362519 n_rd=348839 n_rd_L2_A=0 n_write=0 n_wr_bk=22363 bw_util=0.1348
n_activity=6382247 dram_eff=0.2326
bk0: 22082a 8770076i bk1: 21694a 8806992i bk2: 21805a 8792368i bk3: 21527a 8841482i bk4: 22038a 8758579i bk5: 21336a 8837692i bk6: 22302a 8723712i bk7: 21374a 8848487i bk8: 22258a 8739832i bk9: 21912a 8804202i bk10: 22021a 8757799i bk11: 21750a 8801161i bk12: 21734a 8783393i bk13: 21323a 8818497i bk14: 21792a 8779037i bk15: 21891a 8777111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076628
Row_Buffer_Locality_read = 0.075588
Row_Buffer_Locality_write = 0.103143
Bank_Level_Parallism = 6.169255
Bank_Level_Parallism_Col = 1.921719
Bank_Level_Parallism_Ready = 1.093494
write_to_read_ratio_blp_rw_average = 0.071801
GrpLevelPara = 1.695874 

BW Util details:
bwutil = 0.134766 
total_CMD = 11017676 
util_bw = 1484808 
Wasted_Col = 3612025 
Wasted_Row = 768654 
Idle = 5152189 

BW Util Bottlenecks: 
RCDc_limit = 5633665 
RCDWRc_limit = 110937 
WTRc_limit = 591014 
RTWc_limit = 560761 
CCDLc_limit = 272884 
rwq = 0 
CCDLc_limit_alone = 228010 
WTRc_limit_alone = 571085 
RTWc_limit_alone = 535816 

Commands details: 
total_CMD = 11017676 
n_nop = 10078222 
Read = 348839 
Write = 0 
L2_Alloc = 0 
L2_WB = 22363 
n_act = 334749 
n_pre = 334733 
n_ref = 0 
n_req = 362519 
total_req = 371202 

Dual Bus Interface Util: 
issued_total_row = 669482 
issued_total_col = 371202 
Row_Bus_Util =  0.060764 
CoL_Bus_Util = 0.033691 
Either_Row_CoL_Bus_Util = 0.085268 
Issued_on_Two_Bus_Simul_Util = 0.009188 
issued_two_Eff = 0.107754 
queue_avg = 7.328034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.32803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10054433 n_act=345278 n_pre=345262 n_ref_event=0 n_req=375116 n_rd=361330 n_rd_L2_A=0 n_write=0 n_wr_bk=22463 bw_util=0.1393
n_activity=6419543 dram_eff=0.2391
bk0: 21760a 8713489i bk1: 23075a 8564079i bk2: 21924a 8696721i bk3: 24021a 8485276i bk4: 21291a 8753811i bk5: 22607a 8630131i bk6: 21871a 8700811i bk7: 23544a 8490845i bk8: 22077a 8674638i bk9: 23488a 8511494i bk10: 22091a 8668750i bk11: 23574a 8491560i bk12: 21629a 8725794i bk13: 22828a 8566670i bk14: 21803a 8692470i bk15: 23747a 8479528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079562
Row_Buffer_Locality_read = 0.078211
Row_Buffer_Locality_write = 0.114972
Bank_Level_Parallism = 6.590020
Bank_Level_Parallism_Col = 1.956833
Bank_Level_Parallism_Ready = 1.096150
write_to_read_ratio_blp_rw_average = 0.073634
GrpLevelPara = 1.721414 

BW Util details:
bwutil = 0.139337 
total_CMD = 11017676 
util_bw = 1535172 
Wasted_Col = 3648509 
Wasted_Row = 735784 
Idle = 5098211 

BW Util Bottlenecks: 
RCDc_limit = 5763823 
RCDWRc_limit = 109295 
WTRc_limit = 597933 
RTWc_limit = 605531 
CCDLc_limit = 290099 
rwq = 0 
CCDLc_limit_alone = 242110 
WTRc_limit_alone = 578235 
RTWc_limit_alone = 577240 

Commands details: 
total_CMD = 11017676 
n_nop = 10054433 
Read = 361330 
Write = 0 
L2_Alloc = 0 
L2_WB = 22463 
n_act = 345278 
n_pre = 345262 
n_ref = 0 
n_req = 375116 
total_req = 383793 

Dual Bus Interface Util: 
issued_total_row = 690540 
issued_total_col = 383793 
Row_Bus_Util =  0.062676 
CoL_Bus_Util = 0.034834 
Either_Row_CoL_Bus_Util = 0.087427 
Issued_on_Two_Bus_Simul_Util = 0.010083 
issued_two_Eff = 0.115329 
queue_avg = 9.966909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.96691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10069042 n_act=340175 n_pre=340159 n_ref_event=0 n_req=368606 n_rd=354836 n_rd_L2_A=0 n_write=0 n_wr_bk=22360 bw_util=0.1369
n_activity=6399600 dram_eff=0.2358
bk0: 21920a 8733661i bk1: 22481a 8662898i bk2: 22038a 8709787i bk3: 22141a 8676783i bk4: 21361a 8811823i bk5: 21952a 8713499i bk6: 22305a 8683635i bk7: 22551a 8650525i bk8: 22630a 8653473i bk9: 22585a 8642509i bk10: 22009a 8724294i bk11: 22319a 8652758i bk12: 21666a 8736148i bk13: 22100a 8666979i bk14: 22254a 8669180i bk15: 22524a 8634430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077166
Row_Buffer_Locality_read = 0.076196
Row_Buffer_Locality_write = 0.102179
Bank_Level_Parallism = 6.419429
Bank_Level_Parallism_Col = 1.946512
Bank_Level_Parallism_Ready = 1.090235
write_to_read_ratio_blp_rw_average = 0.076358
GrpLevelPara = 1.715067 

BW Util details:
bwutil = 0.136942 
total_CMD = 11017676 
util_bw = 1508784 
Wasted_Col = 3633014 
Wasted_Row = 749557 
Idle = 5126321 

BW Util Bottlenecks: 
RCDc_limit = 5700596 
RCDWRc_limit = 111950 
WTRc_limit = 592835 
RTWc_limit = 623479 
CCDLc_limit = 282280 
rwq = 0 
CCDLc_limit_alone = 234649 
WTRc_limit_alone = 573544 
RTWc_limit_alone = 595139 

Commands details: 
total_CMD = 11017676 
n_nop = 10069042 
Read = 354836 
Write = 0 
L2_Alloc = 0 
L2_WB = 22360 
n_act = 340175 
n_pre = 340159 
n_ref = 0 
n_req = 368606 
total_req = 377196 

Dual Bus Interface Util: 
issued_total_row = 680334 
issued_total_col = 377196 
Row_Bus_Util =  0.061749 
CoL_Bus_Util = 0.034236 
Either_Row_CoL_Bus_Util = 0.086101 
Issued_on_Two_Bus_Simul_Util = 0.009884 
issued_two_Eff = 0.114792 
queue_avg = 8.582346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.58235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10081596 n_act=334357 n_pre=334341 n_ref_event=0 n_req=360571 n_rd=347027 n_rd_L2_A=0 n_write=0 n_wr_bk=22238 bw_util=0.1341
n_activity=6390556 dram_eff=0.2311
bk0: 21843a 8801359i bk1: 21450a 8842099i bk2: 21565a 8834023i bk3: 21551a 8839568i bk4: 21358a 8853476i bk5: 21163a 8880321i bk6: 21563a 8830785i bk7: 21830a 8803442i bk8: 22304a 8746834i bk9: 22191a 8765000i bk10: 21647a 8818387i bk11: 22033a 8779681i bk12: 21661a 8822917i bk13: 21492a 8836992i bk14: 21867a 8791199i bk15: 21509a 8834106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072726
Row_Buffer_Locality_read = 0.071882
Row_Buffer_Locality_write = 0.094359
Bank_Level_Parallism = 6.079647
Bank_Level_Parallism_Col = 1.909278
Bank_Level_Parallism_Ready = 1.094275
write_to_read_ratio_blp_rw_average = 0.069888
GrpLevelPara = 1.689243 

BW Util details:
bwutil = 0.134063 
total_CMD = 11017676 
util_bw = 1477060 
Wasted_Col = 3625319 
Wasted_Row = 775473 
Idle = 5139824 

BW Util Bottlenecks: 
RCDc_limit = 5645633 
RCDWRc_limit = 111482 
WTRc_limit = 585969 
RTWc_limit = 542263 
CCDLc_limit = 268521 
rwq = 0 
CCDLc_limit_alone = 225197 
WTRc_limit_alone = 566670 
RTWc_limit_alone = 518238 

Commands details: 
total_CMD = 11017676 
n_nop = 10081596 
Read = 347027 
Write = 0 
L2_Alloc = 0 
L2_WB = 22238 
n_act = 334357 
n_pre = 334341 
n_ref = 0 
n_req = 360571 
total_req = 369265 

Dual Bus Interface Util: 
issued_total_row = 668698 
issued_total_col = 369265 
Row_Bus_Util =  0.060693 
CoL_Bus_Util = 0.033516 
Either_Row_CoL_Bus_Util = 0.084962 
Issued_on_Two_Bus_Simul_Util = 0.009247 
issued_two_Eff = 0.108840 
queue_avg = 6.933075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.93307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10098026 n_act=326047 n_pre=326031 n_ref_event=0 n_req=351489 n_rd=337989 n_rd_L2_A=0 n_write=0 n_wr_bk=22115 bw_util=0.1307
n_activity=6362699 dram_eff=0.2264
bk0: 21407a 8923910i bk1: 21370a 8913209i bk2: 20906a 8986317i bk3: 20659a 9029766i bk4: 20978a 8971464i bk5: 20354a 9038193i bk6: 21634a 8897841i bk7: 21071a 8945159i bk8: 21435a 8917412i bk9: 21289a 8931646i bk10: 21795a 8870932i bk11: 21148a 8941194i bk12: 20874a 8961414i bk13: 20529a 8995664i bk14: 21437a 8901512i bk15: 21103a 8955590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072406
Row_Buffer_Locality_read = 0.071511
Row_Buffer_Locality_write = 0.094815
Bank_Level_Parallism = 5.761858
Bank_Level_Parallism_Col = 1.884821
Bank_Level_Parallism_Ready = 1.091588
write_to_read_ratio_blp_rw_average = 0.067770
GrpLevelPara = 1.669015 

BW Util details:
bwutil = 0.130737 
total_CMD = 11017676 
util_bw = 1440416 
Wasted_Col = 3591082 
Wasted_Row = 801765 
Idle = 5184413 

BW Util Bottlenecks: 
RCDc_limit = 5535587 
RCDWRc_limit = 111599 
WTRc_limit = 585766 
RTWc_limit = 511064 
CCDLc_limit = 259184 
rwq = 0 
CCDLc_limit_alone = 217583 
WTRc_limit_alone = 566528 
RTWc_limit_alone = 488701 

Commands details: 
total_CMD = 11017676 
n_nop = 10098026 
Read = 337989 
Write = 0 
L2_Alloc = 0 
L2_WB = 22115 
n_act = 326047 
n_pre = 326031 
n_ref = 0 
n_req = 351489 
total_req = 360104 

Dual Bus Interface Util: 
issued_total_row = 652078 
issued_total_col = 360104 
Row_Bus_Util =  0.059185 
CoL_Bus_Util = 0.032684 
Either_Row_CoL_Bus_Util = 0.083470 
Issued_on_Two_Bus_Simul_Util = 0.008399 
issued_two_Eff = 0.100617 
queue_avg = 5.962240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.96224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10075327 n_act=336930 n_pre=336914 n_ref_event=0 n_req=364898 n_rd=351429 n_rd_L2_A=0 n_write=0 n_wr_bk=22070 bw_util=0.1356
n_activity=6411541 dram_eff=0.233
bk0: 22403a 8730441i bk1: 21511a 8845120i bk2: 22093a 8777643i bk3: 21599a 8832958i bk4: 21310a 8863725i bk5: 21072a 8878301i bk6: 22546a 8692643i bk7: 21822a 8776917i bk8: 22908a 8658046i bk9: 21550a 8824309i bk10: 22526a 8699781i bk11: 22023a 8763327i bk12: 22128a 8726416i bk13: 21461a 8830217i bk14: 22688a 8689518i bk15: 21789a 8821475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076676
Row_Buffer_Locality_read = 0.075526
Row_Buffer_Locality_write = 0.106689
Bank_Level_Parallism = 6.187229
Bank_Level_Parallism_Col = 1.925338
Bank_Level_Parallism_Ready = 1.093036
write_to_read_ratio_blp_rw_average = 0.070691
GrpLevelPara = 1.698428 

BW Util details:
bwutil = 0.135600 
total_CMD = 11017676 
util_bw = 1493996 
Wasted_Col = 3619560 
Wasted_Row = 772514 
Idle = 5131606 

BW Util Bottlenecks: 
RCDc_limit = 5664321 
RCDWRc_limit = 108556 
WTRc_limit = 587238 
RTWc_limit = 558434 
CCDLc_limit = 279305 
rwq = 0 
CCDLc_limit_alone = 234065 
WTRc_limit_alone = 567545 
RTWc_limit_alone = 532887 

Commands details: 
total_CMD = 11017676 
n_nop = 10075327 
Read = 351429 
Write = 0 
L2_Alloc = 0 
L2_WB = 22070 
n_act = 336930 
n_pre = 336914 
n_ref = 0 
n_req = 364898 
total_req = 373499 

Dual Bus Interface Util: 
issued_total_row = 673844 
issued_total_col = 373499 
Row_Bus_Util =  0.061160 
CoL_Bus_Util = 0.033900 
Either_Row_CoL_Bus_Util = 0.085531 
Issued_on_Two_Bus_Simul_Util = 0.009530 
issued_two_Eff = 0.111417 
queue_avg = 8.174562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.17456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10084654 n_act=332384 n_pre=332368 n_ref_event=0 n_req=358791 n_rd=345168 n_rd_L2_A=0 n_write=0 n_wr_bk=22241 bw_util=0.1334
n_activity=6411915 dram_eff=0.2292
bk0: 21697a 8820759i bk1: 21684a 8846697i bk2: 21407a 8894405i bk3: 21230a 8879872i bk4: 21218a 8889616i bk5: 20663a 8965364i bk6: 21978a 8791833i bk7: 21614a 8822873i bk8: 21473a 8852927i bk9: 21677a 8825928i bk10: 22489a 8741742i bk11: 21862a 8794069i bk12: 21589a 8830089i bk13: 21284a 8866114i bk14: 21750a 8822725i bk15: 21553a 8830809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073622
Row_Buffer_Locality_read = 0.072379
Row_Buffer_Locality_write = 0.105116
Bank_Level_Parallism = 6.005558
Bank_Level_Parallism_Col = 1.899776
Bank_Level_Parallism_Ready = 1.093368
write_to_read_ratio_blp_rw_average = 0.069381
GrpLevelPara = 1.680243 

BW Util details:
bwutil = 0.133389 
total_CMD = 11017676 
util_bw = 1469636 
Wasted_Col = 3627083 
Wasted_Row = 787579 
Idle = 5133378 

BW Util Bottlenecks: 
RCDc_limit = 5625147 
RCDWRc_limit = 110651 
WTRc_limit = 580695 
RTWc_limit = 532963 
CCDLc_limit = 266874 
rwq = 0 
CCDLc_limit_alone = 223636 
WTRc_limit_alone = 561090 
RTWc_limit_alone = 509330 

Commands details: 
total_CMD = 11017676 
n_nop = 10084654 
Read = 345168 
Write = 0 
L2_Alloc = 0 
L2_WB = 22241 
n_act = 332384 
n_pre = 332368 
n_ref = 0 
n_req = 358791 
total_req = 367409 

Dual Bus Interface Util: 
issued_total_row = 664752 
issued_total_col = 367409 
Row_Bus_Util =  0.060335 
CoL_Bus_Util = 0.033347 
Either_Row_CoL_Bus_Util = 0.084684 
Issued_on_Two_Bus_Simul_Util = 0.008998 
issued_two_Eff = 0.106256 
queue_avg = 6.713107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10092554 n_act=329980 n_pre=329964 n_ref_event=0 n_req=355915 n_rd=342471 n_rd_L2_A=0 n_write=0 n_wr_bk=22099 bw_util=0.1324
n_activity=6398551 dram_eff=0.2279
bk0: 21572a 8865251i bk1: 21573a 8876911i bk2: 21170a 8937517i bk3: 21566a 8877011i bk4: 20836a 8964891i bk5: 21062a 8918321i bk6: 22085a 8809225i bk7: 21287a 8898693i bk8: 21582a 8880363i bk9: 21933a 8815013i bk10: 21366a 8891011i bk11: 21759a 8852018i bk12: 20871a 8953448i bk13: 20700a 8978756i bk14: 21404a 8886801i bk15: 21705a 8852545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072902
Row_Buffer_Locality_read = 0.071994
Row_Buffer_Locality_write = 0.096028
Bank_Level_Parallism = 5.892759
Bank_Level_Parallism_Col = 1.883899
Bank_Level_Parallism_Ready = 1.093394
write_to_read_ratio_blp_rw_average = 0.065154
GrpLevelPara = 1.669672 

BW Util details:
bwutil = 0.132358 
total_CMD = 11017676 
util_bw = 1458280 
Wasted_Col = 3609832 
Wasted_Row = 794868 
Idle = 5154696 

BW Util Bottlenecks: 
RCDc_limit = 5588399 
RCDWRc_limit = 110421 
WTRc_limit = 584297 
RTWc_limit = 483443 
CCDLc_limit = 263236 
rwq = 0 
CCDLc_limit_alone = 223373 
WTRc_limit_alone = 565158 
RTWc_limit_alone = 462719 

Commands details: 
total_CMD = 11017676 
n_nop = 10092554 
Read = 342471 
Write = 0 
L2_Alloc = 0 
L2_WB = 22099 
n_act = 329980 
n_pre = 329964 
n_ref = 0 
n_req = 355915 
total_req = 364570 

Dual Bus Interface Util: 
issued_total_row = 659944 
issued_total_col = 364570 
Row_Bus_Util =  0.059899 
CoL_Bus_Util = 0.033090 
Either_Row_CoL_Bus_Util = 0.083967 
Issued_on_Two_Bus_Simul_Util = 0.009021 
issued_two_Eff = 0.107437 
queue_avg = 6.329940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32994
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10085798 n_act=331969 n_pre=331953 n_ref_event=0 n_req=358664 n_rd=345251 n_rd_L2_A=0 n_write=0 n_wr_bk=22086 bw_util=0.1334
n_activity=6394722 dram_eff=0.2298
bk0: 21478a 8831786i bk1: 21560a 8826699i bk2: 21531a 8837234i bk3: 21853a 8790081i bk4: 20968a 8908622i bk5: 21173a 8881230i bk6: 21476a 8839727i bk7: 21575a 8813927i bk8: 21606a 8802214i bk9: 21727a 8792766i bk10: 21379a 8807377i bk11: 22159a 8718007i bk12: 21552a 8813091i bk13: 21436a 8820916i bk14: 21556a 8807714i bk15: 22222a 8739011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074457
Row_Buffer_Locality_read = 0.073607
Row_Buffer_Locality_write = 0.096324
Bank_Level_Parallism = 6.098932
Bank_Level_Parallism_Col = 1.902436
Bank_Level_Parallism_Ready = 1.094961
write_to_read_ratio_blp_rw_average = 0.068983
GrpLevelPara = 1.684197 

BW Util details:
bwutil = 0.133363 
total_CMD = 11017676 
util_bw = 1469348 
Wasted_Col = 3612770 
Wasted_Row = 786677 
Idle = 5148881 

BW Util Bottlenecks: 
RCDc_limit = 5610036 
RCDWRc_limit = 110195 
WTRc_limit = 579875 
RTWc_limit = 531337 
CCDLc_limit = 265078 
rwq = 0 
CCDLc_limit_alone = 222334 
WTRc_limit_alone = 560549 
RTWc_limit_alone = 507919 

Commands details: 
total_CMD = 11017676 
n_nop = 10085798 
Read = 345251 
Write = 0 
L2_Alloc = 0 
L2_WB = 22086 
n_act = 331969 
n_pre = 331953 
n_ref = 0 
n_req = 358664 
total_req = 367337 

Dual Bus Interface Util: 
issued_total_row = 663922 
issued_total_col = 367337 
Row_Bus_Util =  0.060260 
CoL_Bus_Util = 0.033341 
Either_Row_CoL_Bus_Util = 0.084580 
Issued_on_Two_Bus_Simul_Util = 0.009020 
issued_two_Eff = 0.106646 
queue_avg = 7.010560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.01056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10080267 n_act=335163 n_pre=335147 n_ref_event=0 n_req=361963 n_rd=348352 n_rd_L2_A=0 n_write=0 n_wr_bk=22247 bw_util=0.1345
n_activity=6408665 dram_eff=0.2313
bk0: 21766a 8784719i bk1: 21516a 8813374i bk2: 21934a 8784141i bk3: 21453a 8838700i bk4: 21775a 8800683i bk5: 21044a 8874609i bk6: 22277a 8733619i bk7: 21560a 8817976i bk8: 22120a 8745003i bk9: 21919a 8781183i bk10: 22365a 8712239i bk11: 21489a 8815710i bk12: 21787a 8792852i bk13: 21221a 8836125i bk14: 22315a 8737357i bk15: 21811a 8775791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074068
Row_Buffer_Locality_read = 0.073248
Row_Buffer_Locality_write = 0.095070
Bank_Level_Parallism = 6.141510
Bank_Level_Parallism_Col = 1.910647
Bank_Level_Parallism_Ready = 1.088257
write_to_read_ratio_blp_rw_average = 0.070871
GrpLevelPara = 1.690049 

BW Util details:
bwutil = 0.134547 
total_CMD = 11017676 
util_bw = 1482396 
Wasted_Col = 3628871 
Wasted_Row = 779885 
Idle = 5126524 

BW Util Bottlenecks: 
RCDc_limit = 5649881 
RCDWRc_limit = 112006 
WTRc_limit = 591223 
RTWc_limit = 551273 
CCDLc_limit = 270684 
rwq = 0 
CCDLc_limit_alone = 227754 
WTRc_limit_alone = 572124 
RTWc_limit_alone = 527442 

Commands details: 
total_CMD = 11017676 
n_nop = 10080267 
Read = 348352 
Write = 0 
L2_Alloc = 0 
L2_WB = 22247 
n_act = 335163 
n_pre = 335147 
n_ref = 0 
n_req = 361963 
total_req = 370599 

Dual Bus Interface Util: 
issued_total_row = 670310 
issued_total_col = 370599 
Row_Bus_Util =  0.060840 
CoL_Bus_Util = 0.033637 
Either_Row_CoL_Bus_Util = 0.085082 
Issued_on_Two_Bus_Simul_Util = 0.009394 
issued_two_Eff = 0.110411 
queue_avg = 7.328552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.32855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10076358 n_act=335540 n_pre=335524 n_ref_event=0 n_req=362682 n_rd=349026 n_rd_L2_A=0 n_write=0 n_wr_bk=22526 bw_util=0.1349
n_activity=6415316 dram_eff=0.2317
bk0: 22524a 8712324i bk1: 21481a 8832222i bk2: 21799a 8797271i bk3: 21295a 8852112i bk4: 21145a 8860107i bk5: 21068a 8889459i bk6: 22540a 8702512i bk7: 22165a 8752542i bk8: 22230a 8741483i bk9: 22130a 8750826i bk10: 21793a 8773099i bk11: 21782a 8774064i bk12: 21760a 8785637i bk13: 21130a 8881108i bk14: 22303a 8733995i bk15: 21881a 8787267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074864
Row_Buffer_Locality_read = 0.073805
Row_Buffer_Locality_write = 0.101933
Bank_Level_Parallism = 6.141504
Bank_Level_Parallism_Col = 1.916710
Bank_Level_Parallism_Ready = 1.094766
write_to_read_ratio_blp_rw_average = 0.071132
GrpLevelPara = 1.692469 

BW Util details:
bwutil = 0.134893 
total_CMD = 11017676 
util_bw = 1486208 
Wasted_Col = 3631333 
Wasted_Row = 776595 
Idle = 5123540 

BW Util Bottlenecks: 
RCDc_limit = 5659193 
RCDWRc_limit = 111120 
WTRc_limit = 588271 
RTWc_limit = 556567 
CCDLc_limit = 271384 
rwq = 0 
CCDLc_limit_alone = 227054 
WTRc_limit_alone = 568637 
RTWc_limit_alone = 531871 

Commands details: 
total_CMD = 11017676 
n_nop = 10076358 
Read = 349026 
Write = 0 
L2_Alloc = 0 
L2_WB = 22526 
n_act = 335540 
n_pre = 335524 
n_ref = 0 
n_req = 362682 
total_req = 371552 

Dual Bus Interface Util: 
issued_total_row = 671064 
issued_total_col = 371552 
Row_Bus_Util =  0.060908 
CoL_Bus_Util = 0.033723 
Either_Row_CoL_Bus_Util = 0.085437 
Issued_on_Two_Bus_Simul_Util = 0.009194 
issued_two_Eff = 0.107613 
queue_avg = 7.315690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.31569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11017676 n_nop=10077671 n_act=335466 n_pre=335450 n_ref_event=0 n_req=362539 n_rd=349018 n_rd_L2_A=0 n_write=0 n_wr_bk=22224 bw_util=0.1348
n_activity=6401822 dram_eff=0.232
bk0: 21737a 8795773i bk1: 21719a 8804499i bk2: 21601a 8804120i bk3: 21579a 8818940i bk4: 21576a 8808781i bk5: 21744a 8788748i bk6: 22276a 8743547i bk7: 22252a 8751720i bk8: 22047a 8762089i bk9: 22256a 8743880i bk10: 21705a 8791632i bk11: 21869a 8798383i bk12: 21439a 8822080i bk13: 21547a 8811406i bk14: 21963a 8772718i bk15: 21708a 8797375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074704
Row_Buffer_Locality_read = 0.073555
Row_Buffer_Locality_write = 0.104356
Bank_Level_Parallism = 6.154546
Bank_Level_Parallism_Col = 1.913609
Bank_Level_Parallism_Ready = 1.091461
write_to_read_ratio_blp_rw_average = 0.069891
GrpLevelPara = 1.691714 

BW Util details:
bwutil = 0.134781 
total_CMD = 11017676 
util_bw = 1484968 
Wasted_Col = 3625256 
Wasted_Row = 772891 
Idle = 5134561 

BW Util Bottlenecks: 
RCDc_limit = 5656441 
RCDWRc_limit = 109751 
WTRc_limit = 587341 
RTWc_limit = 544268 
CCDLc_limit = 272891 
rwq = 0 
CCDLc_limit_alone = 228872 
WTRc_limit_alone = 568158 
RTWc_limit_alone = 519432 

Commands details: 
total_CMD = 11017676 
n_nop = 10077671 
Read = 349018 
Write = 0 
L2_Alloc = 0 
L2_WB = 22224 
n_act = 335466 
n_pre = 335450 
n_ref = 0 
n_req = 362539 
total_req = 371242 

Dual Bus Interface Util: 
issued_total_row = 670916 
issued_total_col = 371242 
Row_Bus_Util =  0.060895 
CoL_Bus_Util = 0.033695 
Either_Row_CoL_Bus_Util = 0.085318 
Issued_on_Two_Bus_Simul_Util = 0.009272 
issued_two_Eff = 0.108673 
queue_avg = 7.374012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1113062, Miss = 177900, Miss_rate = 0.160, Pending_hits = 1346, Reservation_fails = 4775
L2_cache_bank[1]: Access = 914675, Miss = 174675, Miss_rate = 0.191, Pending_hits = 1181, Reservation_fails = 5610
L2_cache_bank[2]: Access = 944228, Miss = 176326, Miss_rate = 0.187, Pending_hits = 1291, Reservation_fails = 4406
L2_cache_bank[3]: Access = 911332, Miss = 188764, Miss_rate = 0.207, Pending_hits = 1403, Reservation_fails = 4849
L2_cache_bank[4]: Access = 933267, Miss = 178061, Miss_rate = 0.191, Pending_hits = 1253, Reservation_fails = 5434
L2_cache_bank[5]: Access = 966595, Miss = 180529, Miss_rate = 0.187, Pending_hits = 1391, Reservation_fails = 5561
L2_cache_bank[6]: Access = 911478, Miss = 175686, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 4259
L2_cache_bank[7]: Access = 928904, Miss = 175093, Miss_rate = 0.188, Pending_hits = 1110, Reservation_fails = 4797
L2_cache_bank[8]: Access = 977929, Miss = 172354, Miss_rate = 0.176, Pending_hits = 1206, Reservation_fails = 6116
L2_cache_bank[9]: Access = 938442, Miss = 169411, Miss_rate = 0.181, Pending_hits = 1201, Reservation_fails = 4170
L2_cache_bank[10]: Access = 925381, Miss = 180487, Miss_rate = 0.195, Pending_hits = 1414, Reservation_fails = 5699
L2_cache_bank[11]: Access = 880770, Miss = 174711, Miss_rate = 0.198, Pending_hits = 1168, Reservation_fails = 2270
L2_cache_bank[12]: Access = 902460, Miss = 175485, Miss_rate = 0.194, Pending_hits = 1124, Reservation_fails = 4309
L2_cache_bank[13]: Access = 919441, Miss = 173451, Miss_rate = 0.189, Pending_hits = 1135, Reservation_fails = 1969
L2_cache_bank[14]: Access = 896987, Miss = 172769, Miss_rate = 0.193, Pending_hits = 1079, Reservation_fails = 5153
L2_cache_bank[15]: Access = 919189, Miss = 173465, Miss_rate = 0.189, Pending_hits = 1105, Reservation_fails = 4664
L2_cache_bank[16]: Access = 957595, Miss = 173426, Miss_rate = 0.181, Pending_hits = 1159, Reservation_fails = 3206
L2_cache_bank[17]: Access = 915689, Miss = 175580, Miss_rate = 0.192, Pending_hits = 1226, Reservation_fails = 3672
L2_cache_bank[18]: Access = 1079179, Miss = 178207, Miss_rate = 0.165, Pending_hits = 1247, Reservation_fails = 5682
L2_cache_bank[19]: Access = 956482, Miss = 173881, Miss_rate = 0.182, Pending_hits = 1205, Reservation_fails = 6135
L2_cache_bank[20]: Access = 917521, Miss = 177962, Miss_rate = 0.194, Pending_hits = 1264, Reservation_fails = 4226
L2_cache_bank[21]: Access = 905474, Miss = 174800, Miss_rate = 0.193, Pending_hits = 1151, Reservation_fails = 4757
L2_cache_bank[22]: Access = 911951, Miss = 176212, Miss_rate = 0.193, Pending_hits = 1158, Reservation_fails = 4699
L2_cache_bank[23]: Access = 873131, Miss = 176542, Miss_rate = 0.202, Pending_hits = 1139, Reservation_fails = 3321
L2_total_cache_accesses = 22501162
L2_total_cache_misses = 4225777
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 29066
L2_total_cache_reservation_fails = 109739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2445227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1735509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29066
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22194450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 306712
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 140
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 417
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 109182
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=22501162
icnt_total_pkts_simt_to_mem=22501162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22501162
Req_Network_cycles = 4296291
Req_Network_injected_packets_per_cycle =       5.2373 
Req_Network_conflicts_per_cycle =       4.2206
Req_Network_conflicts_per_cycle_util =       6.5520
Req_Bank_Level_Parallism =       8.1302
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.7456
Req_Network_out_buffer_full_per_cycle =       0.0671
Req_Network_out_buffer_avg_util =       5.6946

Reply_Network_injected_packets_num = 22501162
Reply_Network_cycles = 4296291
Reply_Network_injected_packets_per_cycle =        5.2373
Reply_Network_conflicts_per_cycle =        4.0114
Reply_Network_conflicts_per_cycle_util =       6.2473
Reply_Bank_Level_Parallism =       8.1566
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3598
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1746
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 16 min, 1 sec (18961 sec)
gpgpu_simulation_rate = 6410 (inst/sec)
gpgpu_simulation_rate = 226 (cycle/sec)
gpgpu_silicon_slowdown = 6039823x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 13.
	runtime [cuda_linear_base] = 18936397.952000 ms.
Verifying...
	runtime [serial] = 195.115000 ms.
Correct
GPGPU-Sim: *** exit detected ***
