#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: we[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[3].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].in[0] (.names)                        0.732     0.732
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].out[0] (.names)                       0.260     0.992
dout[0].BE_B2[1] (RS_TDP36K)                                                                 0.732     1.723
data arrival time                                                                                      1.723

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.723
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.223


#Path 2
Startpoint: we[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[2].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names)                        0.712     0.712
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names)                       0.260     0.972
dout[0].BE_B2[0] (RS_TDP36K)                                                                 0.692     1.663
data arrival time                                                                                      1.663

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.663
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.163


#Path 3
Startpoint: we[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[2].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names)                        0.712     0.712
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names)                       0.260     0.972
dout[0].WEN_B2[0] (RS_TDP36K)                                                                0.572     1.543
data arrival time                                                                                      1.543

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.543
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.043


#Path 4
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B1[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
ena.inpad[0] (.input)                                                                        0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].in[1] (.names)                        0.612     0.612
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].out[0] (.names)                       0.260     0.872
dout[0].BE_B1[1] (RS_TDP36K)                                                                 0.592     1.463
data arrival time                                                                                      1.463

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.463
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.963


#Path 5
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
ena.inpad[0] (.input)                                                                        0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[1] (.names)                        0.612     0.612
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names)                       0.070     0.682
dout[0].WEN_B1[0] (RS_TDP36K)                                                                0.732     1.413
data arrival time                                                                                      1.413

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.413
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.913


#Path 6
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
ena.inpad[0] (.input)                                                                        0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[1] (.names)                        0.612     0.612
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names)                       0.070     0.682
dout[0].BE_B1[0] (RS_TDP36K)                                                                 0.612     1.293
data arrival time                                                                                      1.293

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.500    -0.500
data required time                                                                                    -0.500
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.500
data arrival time                                                                                     -1.293
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.793


#Path 7
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[4] (RS_TDP36K)                                   0.832     0.832
data arrival time                                                          0.832

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.332


#Path 8
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[4] (RS_TDP36K)                                   0.832     0.832
data arrival time                                                          0.832

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.332


#Path 9
Startpoint: dout[0].RDATA_A2[4] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[4] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[20].outpad[0] (.output)                                 0.821     1.321
data arrival time                                                          1.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.321


#Path 10
Startpoint: dout[0].RDATA_A1[4] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[4].outpad[0] (.output)                                  0.801     1.301
data arrival time                                                          1.301

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.301
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.301


#Path 11
Startpoint: din[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[6].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[6] (RS_TDP36K)                                  0.792     0.792
data arrival time                                                          0.792

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.292


#Path 12
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[6] (RS_TDP36K)                                   0.792     0.792
data arrival time                                                          0.792

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.292


#Path 13
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[6] (RS_TDP36K)                                   0.792     0.792
data arrival time                                                          0.792

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.292


#Path 14
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[9] (RS_TDP36K)                                   0.792     0.792
data arrival time                                                          0.792

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.292


#Path 15
Startpoint: dout[0].RDATA_A2[9] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[9] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[24].outpad[0] (.output)                                 0.781     1.281
data arrival time                                                          1.281

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.281


#Path 16
Startpoint: dout[0].RDATA_A1[5] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[5].outpad[0] (.output)                                  0.781     1.281
data arrival time                                                          1.281

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.281


#Path 17
Startpoint: dout[0].RDATA_A2[14] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[14] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[29].outpad[0] (.output)                                 0.741     1.241
data arrival time                                                          1.241

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.241


#Path 18
Startpoint: dout[0].RDATA_A2[15] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[15] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[30].outpad[0] (.output)                                 0.741     1.241
data arrival time                                                          1.241

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.241


#Path 19
Startpoint: dout[0].RDATA_A2[6] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[6] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[22].outpad[0] (.output)                                 0.741     1.241
data arrival time                                                          1.241

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.241


#Path 20
Startpoint: din[31].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[16] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[16] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 21
Startpoint: din[30].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[15] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 22
Startpoint: din[29].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[14] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 23
Startpoint: din[28].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[13] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 24
Startpoint: din[27].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[12] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 25
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[12] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 26
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[13] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 27
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[11] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 28
Startpoint: din[15].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[16] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[16] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 29
Startpoint: din[14].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[15] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 30
Startpoint: din[12].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[13] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 31
Startpoint: din[11].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[12] (RS_TDP36K)                                 0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 32
Startpoint: din[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[7].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[7] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 33
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[13] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 34
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[12] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 35
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[11] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 36
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[12] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 37
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[13] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 38
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[12] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 39
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[13] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 40
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[11] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 41
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[11] (RS_TDP36K)                                  0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 42
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].REN_A1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input)                                            0.000     0.000
dout[0].REN_A1[0] (RS_TDP36K)                                    0.732     0.732
data arrival time                                                          0.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.232


#Path 43
Startpoint: dout[0].RDATA_A2[11] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[11] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[26].outpad[0] (.output)                                 0.721     1.221
data arrival time                                                          1.221

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.221


#Path 44
Startpoint: dout[0].RDATA_A1[2] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[2].outpad[0] (.output)                                  0.721     1.221
data arrival time                                                          1.221

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.221


#Path 45
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[4] (RS_TDP36K)                                   0.712     0.712
data arrival time                                                          0.712

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.212


#Path 46
Startpoint: din[19].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[3] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[3] (RS_TDP36K)                                  0.712     0.712
data arrival time                                                          0.712

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.212


#Path 47
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[4] (RS_TDP36K)                                   0.712     0.712
data arrival time                                                          0.712

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.212


#Path 48
Startpoint: din[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[2] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[2].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[2] (RS_TDP36K)                                  0.712     0.712
data arrival time                                                          0.712

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.212


#Path 49
Startpoint: dout[0].RDATA_A1[3] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[3].outpad[0] (.output)                                  0.701     1.201
data arrival time                                                          1.201

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.201
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.201


#Path 50
Startpoint: dout[0].RDATA_A2[13] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[13] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[28].outpad[0] (.output)                                 0.701     1.201
data arrival time                                                          1.201

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.201
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.201


#Path 51
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[5] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 52
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[8] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 53
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[6] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 54
Startpoint: din[16].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[0] (RS_TDP36K)                                  0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 55
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[5] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 56
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[5] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 57
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[6] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 58
Startpoint: din[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[1].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[1] (RS_TDP36K)                                  0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 59
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[8] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 60
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[5] (RS_TDP36K)                                   0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 61
Startpoint: din[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[5].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[5] (RS_TDP36K)                                  0.692     0.692
data arrival time                                                          0.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.192


#Path 62
Startpoint: din[25].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[10] (RS_TDP36K)                                 0.672     0.672
data arrival time                                                          0.672

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.672
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.172


#Path 63
Startpoint: dout[0].RDATA_A2[12] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[12] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[27].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 64
Startpoint: dout[0].RDATA_A2[7] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[7] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[23].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 65
Startpoint: dout[0].RDATA_A2[2] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[2] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[18].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 66
Startpoint: dout[0].RDATA_A2[0] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[0] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[16].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 67
Startpoint: dout[0].RDATA_A1[14] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[13].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 68
Startpoint: dout[0].RDATA_A1[13] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[12].outpad[0] (.output)                                 0.641     1.141
data arrival time                                                          1.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.141


#Path 69
Startpoint: dout[0].RDATA_A2[1] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[1] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[17].outpad[0] (.output)                                 0.621     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.121


#Path 70
Startpoint: dout[0].RDATA_A1[12] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[11].outpad[0] (.output)                                 0.621     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.121


#Path 71
Startpoint: dout[0].RDATA_A1[1] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[1].outpad[0] (.output)                                  0.621     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.121


#Path 72
Startpoint: dout[0].RDATA_A1[11] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[10].outpad[0] (.output)                                 0.621     1.121
data arrival time                                                          1.121

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.121


#Path 73
Startpoint: din[10].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[11] (RS_TDP36K)                                 0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 74
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[10] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 75
Startpoint: din[13].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[14] (RS_TDP36K)                                 0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 76
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[10] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 77
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[10] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 78
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[7] (RS_TDP36K)                                   0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 79
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[9] (RS_TDP36K)                                   0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 80
Startpoint: din[21].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[5] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 81
Startpoint: din[22].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[6] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 82
Startpoint: din[17].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[1] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 83
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].REN_A2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input)                                            0.000     0.000
dout[0].REN_A2[0] (RS_TDP36K)                                    0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 84
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[9] (RS_TDP36K)                                   0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 85
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[10] (RS_TDP36K)                                  0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 86
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[9] (RS_TDP36K)                                   0.612     0.612
data arrival time                                                          0.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.112


#Path 87
Startpoint: dout[0].RDATA_A1[6] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[6].outpad[0] (.output)                                  0.601     1.101
data arrival time                                                          1.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.101


#Path 88
Startpoint: dout[0].RDATA_A1[16] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[15].outpad[0] (.output)                                 0.601     1.101
data arrival time                                                          1.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.101


#Path 89
Startpoint: dout[0].RDATA_A1[7] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[7].outpad[0] (.output)                                  0.601     1.101
data arrival time                                                          1.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.101


#Path 90
Startpoint: din[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[8].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[9] (RS_TDP36K)                                  0.592     0.592
data arrival time                                                          0.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.092


#Path 91
Startpoint: din[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[10] (RS_TDP36K)                                 0.592     0.592
data arrival time                                                          0.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.092


#Path 92
Startpoint: din[23].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[7] (RS_TDP36K)                                  0.592     0.592
data arrival time                                                          0.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.092


#Path 93
Startpoint: din[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[4].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[4] (RS_TDP36K)                                  0.592     0.592
data arrival time                                                          0.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.092


#Path 94
Startpoint: dout[0].RDATA_A1[10] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[9].outpad[0] (.output)                                  0.581     1.081
data arrival time                                                          1.081

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.081


#Path 95
Startpoint: din[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[3] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[3].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[3] (RS_TDP36K)                                  0.572     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 96
Startpoint: din[20].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[4] (RS_TDP36K)                                  0.572     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 97
Startpoint: din[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[0].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[0] (RS_TDP36K)                                  0.572     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 98
Startpoint: dout[0].RDATA_A2[3] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A2[3] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[19].outpad[0] (.output)                                 0.521     1.021
data arrival time                                                          1.021

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.021


#Path 99
Startpoint: dout[0].RDATA_A1[9] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]                0.500     0.500
out:dout[8].outpad[0] (.output)                                  0.521     1.021
data arrival time                                                          1.021

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.021


#Path 100
Startpoint: dout[0].RDATA_A1[15] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    0.000     0.000
dout[0].RDATA_A1[15] (RS_TDP36K) [clock-to-output]               0.500     0.500
out:dout[14].outpad[0] (.output)                                 0.521     1.021
data arrival time                                                          1.021

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.021


#End of timing report
