`timescale 1ns / 1ps

module extractor_controller_sim();
endmodule
