INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/Arithmetic-logic/Arithmetic-logic.srcs/sources_1/new/top_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/Arithmetic-logic/Arithmetic-logic.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
