Analysis & Synthesis report for VGA_PS2_CONTROLLER
Sun Apr 10 14:54:34 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "shiftreg2:s2"
 12. Port Connectivity Checks: "shiftregV:vgas1"
 13. Port Connectivity Checks: "ps2:ps2|synch:s|counter:c"
 14. Port Connectivity Checks: "ps2:ps2|counter:c"
 15. Port Connectivity Checks: "ps2:ps2|shiftreg:sr1"
 16. Port Connectivity Checks: "ps2:ps2"
 17. Port Connectivity Checks: "hvsync_generator:hvsync"
 18. Port Connectivity Checks: "clk_div:div25"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 10 14:54:34 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; VGA_PS2_CONTROLLER                          ;
; Top-level Entity Name           ; vga_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 188                                         ;
; Total pins                      ; 75                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; vga_top            ; VGA_PS2_CONTROLLER ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; ps2.v                            ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v              ;         ;
; vga_top.v                        ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v          ;         ;
; vgadecoder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v       ;         ;
; synch.v                          ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v            ;         ;
; shiftregV.v                      ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftregV.v        ;         ;
; shiftreg2.v                      ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg2.v        ;         ;
; shiftreg.v                       ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg.v         ;         ;
; hvsync_generator.v               ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/decoder.v          ;         ;
; counter.v                        ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v          ;         ;
; clk_div.v                        ; yes             ; User Verilog HDL File  ; C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/clk_div.v          ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 699                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 985                ;
;     -- 7 input functions                    ; 40                 ;
;     -- 6 input functions                    ; 356                ;
;     -- 5 input functions                    ; 240                ;
;     -- 4 input functions                    ; 189                ;
;     -- <=3 input functions                  ; 160                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 188                ;
;                                             ;                    ;
; I/O pins                                    ; 75                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; ps2:ps2|synch:s|Q1 ;
; Maximum fan-out                             ; 113                ;
; Total fan-out                               ; 5423               ;
; Average fan-out                             ; 4.10               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Entity Name      ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+------------------+--------------+
; |vga_top                     ; 985 (348)           ; 188 (11)                  ; 0                 ; 0          ; 75   ; 0            ; |vga_top                           ; vga_top          ; work         ;
;    |clk_div:div25|           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|clk_div:div25             ; clk_div          ; work         ;
;    |hvsync_generator:hvsync| ; 27 (27)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_top|hvsync_generator:hvsync   ; hvsync_generator ; work         ;
;    |ps2:ps2|                 ; 187 (4)             ; 90 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2                   ; ps2              ; work         ;
;       |counter:c|            ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|counter:c         ; counter          ; work         ;
;       |decoder:d1|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d1        ; decoder          ; work         ;
;       |decoder:d2|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d2        ; decoder          ; work         ;
;       |decoder:d3|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d3        ; decoder          ; work         ;
;       |decoder:d4|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d4        ; decoder          ; work         ;
;       |decoder:d5|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d5        ; decoder          ; work         ;
;       |decoder:d6|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|decoder:d6        ; decoder          ; work         ;
;       |shiftreg2:s2|         ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|shiftreg2:s2      ; shiftreg2        ; work         ;
;       |shiftreg:sr1|         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|shiftreg:sr1      ; shiftreg         ; work         ;
;       |synch:s|              ; 8 (1)               ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|synch:s           ; synch            ; work         ;
;          |counter:c|         ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|ps2:ps2|synch:s|counter:c ; counter          ; work         ;
;    |shiftregV:vgas1|         ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_top|shiftregV:vgas1           ; shiftregV        ; work         ;
;    |vgadecoder:vga1|         ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga1           ; vgadecoder       ; work         ;
;    |vgadecoder:vga2|         ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga2           ; vgadecoder       ; work         ;
;    |vgadecoder:vga3|         ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga3           ; vgadecoder       ; work         ;
;    |vgadecoder:vga4|         ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga4           ; vgadecoder       ; work         ;
;    |vgadecoder:vga5|         ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga5           ; vgadecoder       ; work         ;
;    |vgadecoder:vga6|         ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga6           ; vgadecoder       ; work         ;
;    |vgadecoder:vga7|         ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga7           ; vgadecoder       ; work         ;
;    |vgadecoder:vga8|         ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vgadecoder:vga8           ; vgadecoder       ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; r[4]~reg0                              ; Merged with r[3]~reg0                  ;
; r[5]~reg0                              ; Merged with r[3]~reg0                  ;
; r[3]~reg0                              ; Stuck at GND due to stuck port data_in ;
; g[5]~reg0                              ; Stuck at GND due to stuck port data_in ;
; g[4]~reg0                              ; Stuck at GND due to stuck port data_in ;
; g[3]~reg0                              ; Stuck at GND due to stuck port data_in ;
; b[5]~reg0                              ; Stuck at GND due to stuck port data_in ;
; b[4]~reg0                              ; Stuck at GND due to stuck port data_in ;
; b[3]~reg0                              ; Stuck at GND due to stuck port data_in ;
; r[1]~reg0                              ; Merged with r[0]~reg0                  ;
; r[2]~reg0                              ; Merged with r[0]~reg0                  ;
; r[6]~reg0                              ; Merged with r[0]~reg0                  ;
; r[7]~reg0                              ; Merged with r[0]~reg0                  ;
; Total Number of Removed Registers = 13 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+---------------+---------------------------+------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                           ;
+---------------+---------------------------+------------------------------------------------------------------+
; r[3]~reg0     ; Stuck at GND              ; g[5]~reg0, g[4]~reg0, g[3]~reg0, b[5]~reg0, b[4]~reg0, b[3]~reg0 ;
;               ; due to stuck port data_in ;                                                                  ;
+---------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 70    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftreg2:s2"                                                                                                             ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; dout0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout0[7..1]" have no fanouts ;
; dout0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; dout1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout1[7..1]" have no fanouts ;
; dout1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; dout2 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout2[7..1]" have no fanouts ;
; dout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; dout3 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout3[7..1]" have no fanouts ;
; dout3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; dout4 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout4[7..1]" have no fanouts ;
; dout4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; dout5 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout5[7..1]" have no fanouts ;
; dout5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftregV:vgas1"                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|synch:s|counter:c"                                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; count ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (6 bits) it drives; bit(s) "count[6..6]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|counter:c"                                                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; count ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (6 bits) it drives; bit(s) "count[6..6]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|shiftreg:sr1"                                                                                                                                                                     ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shren       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shren[-1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; dout[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dout[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2"                                                                                                              ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type    ; Severity         ; Details                                                                                                  ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; scancode ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; scanCode ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hvsync_generator:hvsync"                                                                                                                                                   ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CounterY ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:div25"                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 188                         ;
;     CLR               ; 70                          ;
;     ENA               ; 17                          ;
;     SCLR              ; 18                          ;
;     plain             ; 83                          ;
; arriav_lcell_comb     ; 1031                        ;
;     arith             ; 18                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 973                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 189                         ;
;         5 data inputs ; 240                         ;
;         6 data inputs ; 356                         ;
; boundary_port         ; 75                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Apr 10 14:54:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_PS2_CONTROLLER -c VGA_PS2_CONTROLLER
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_top.v
    Info (12023): Found entity 1: vga_top File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgadecoder.v
    Info (12023): Found entity 1: vgadecoder File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file synch.v
    Info (12023): Found entity 1: synch File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftregv.v
    Info (12023): Found entity 1: shiftregV File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftregV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg2.v
    Info (12023): Found entity 1: shiftreg2 File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftreg File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regFile File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/regFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keysq.v
    Info (12023): Found entity 1: keysq File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/keysq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hvsync_generator.v
    Info (12023): Found entity 1: hvsync_generator File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: clk_div File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/clk_div.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ps2.v(43): created implicit net for "clk2" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(36): created implicit net for "clk25" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "midout" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments0" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments1" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments2" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments3" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments4" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Warning (10236): Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for "segments5" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 391
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vga_top.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 61
Warning (10230): Verilog HDL assignment warning at vga_top.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 62
Warning (10230): Verilog HDL assignment warning at vga_top.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 63
Warning (10230): Verilog HDL assignment warning at vga_top.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 65
Warning (10230): Verilog HDL assignment warning at vga_top.v(66): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 66
Warning (10230): Verilog HDL assignment warning at vga_top.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 68
Warning (10230): Verilog HDL assignment warning at vga_top.v(69): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 69
Warning (10230): Verilog HDL assignment warning at vga_top.v(70): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 70
Warning (10230): Verilog HDL assignment warning at vga_top.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 72
Warning (10230): Verilog HDL assignment warning at vga_top.v(73): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 73
Warning (10230): Verilog HDL assignment warning at vga_top.v(75): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 75
Warning (10230): Verilog HDL assignment warning at vga_top.v(76): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 76
Warning (10230): Verilog HDL assignment warning at vga_top.v(77): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at vga_top.v(79): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_top.v(80): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 80
Warning (10230): Verilog HDL assignment warning at vga_top.v(82): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 82
Warning (10230): Verilog HDL assignment warning at vga_top.v(83): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 83
Warning (10230): Verilog HDL assignment warning at vga_top.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 84
Warning (10230): Verilog HDL assignment warning at vga_top.v(86): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 86
Warning (10230): Verilog HDL assignment warning at vga_top.v(87): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 87
Warning (10230): Verilog HDL assignment warning at vga_top.v(89): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 89
Warning (10230): Verilog HDL assignment warning at vga_top.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 90
Warning (10230): Verilog HDL assignment warning at vga_top.v(91): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 91
Warning (10230): Verilog HDL assignment warning at vga_top.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 93
Warning (10230): Verilog HDL assignment warning at vga_top.v(94): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 94
Warning (10230): Verilog HDL assignment warning at vga_top.v(98): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 98
Warning (10230): Verilog HDL assignment warning at vga_top.v(99): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 99
Warning (10230): Verilog HDL assignment warning at vga_top.v(100): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 100
Warning (10230): Verilog HDL assignment warning at vga_top.v(102): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 102
Warning (10230): Verilog HDL assignment warning at vga_top.v(103): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 103
Warning (10230): Verilog HDL assignment warning at vga_top.v(105): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 105
Warning (10230): Verilog HDL assignment warning at vga_top.v(106): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 106
Warning (10230): Verilog HDL assignment warning at vga_top.v(107): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 107
Warning (10230): Verilog HDL assignment warning at vga_top.v(109): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 109
Warning (10230): Verilog HDL assignment warning at vga_top.v(110): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 110
Warning (10230): Verilog HDL assignment warning at vga_top.v(112): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 112
Warning (10230): Verilog HDL assignment warning at vga_top.v(113): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 113
Warning (10230): Verilog HDL assignment warning at vga_top.v(114): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 114
Warning (10230): Verilog HDL assignment warning at vga_top.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 116
Warning (10230): Verilog HDL assignment warning at vga_top.v(117): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 117
Warning (10230): Verilog HDL assignment warning at vga_top.v(119): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 119
Warning (10230): Verilog HDL assignment warning at vga_top.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 120
Warning (10230): Verilog HDL assignment warning at vga_top.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 121
Warning (10230): Verilog HDL assignment warning at vga_top.v(123): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 123
Warning (10230): Verilog HDL assignment warning at vga_top.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 124
Warning (10230): Verilog HDL assignment warning at vga_top.v(126): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 126
Warning (10230): Verilog HDL assignment warning at vga_top.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 127
Warning (10230): Verilog HDL assignment warning at vga_top.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 128
Warning (10230): Verilog HDL assignment warning at vga_top.v(130): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 130
Warning (10230): Verilog HDL assignment warning at vga_top.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 131
Warning (10230): Verilog HDL assignment warning at vga_top.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 135
Warning (10230): Verilog HDL assignment warning at vga_top.v(136): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 136
Warning (10230): Verilog HDL assignment warning at vga_top.v(137): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 137
Warning (10230): Verilog HDL assignment warning at vga_top.v(139): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 139
Warning (10230): Verilog HDL assignment warning at vga_top.v(140): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 140
Warning (10230): Verilog HDL assignment warning at vga_top.v(142): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 142
Warning (10230): Verilog HDL assignment warning at vga_top.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 143
Warning (10230): Verilog HDL assignment warning at vga_top.v(144): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 144
Warning (10230): Verilog HDL assignment warning at vga_top.v(146): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 146
Warning (10230): Verilog HDL assignment warning at vga_top.v(147): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 147
Warning (10230): Verilog HDL assignment warning at vga_top.v(149): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 149
Warning (10230): Verilog HDL assignment warning at vga_top.v(150): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 150
Warning (10230): Verilog HDL assignment warning at vga_top.v(151): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 151
Warning (10230): Verilog HDL assignment warning at vga_top.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 153
Warning (10230): Verilog HDL assignment warning at vga_top.v(154): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 154
Warning (10230): Verilog HDL assignment warning at vga_top.v(156): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 156
Warning (10230): Verilog HDL assignment warning at vga_top.v(157): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 157
Warning (10230): Verilog HDL assignment warning at vga_top.v(158): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 158
Warning (10230): Verilog HDL assignment warning at vga_top.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 160
Warning (10230): Verilog HDL assignment warning at vga_top.v(161): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 161
Warning (10230): Verilog HDL assignment warning at vga_top.v(163): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 163
Warning (10230): Verilog HDL assignment warning at vga_top.v(164): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 164
Warning (10230): Verilog HDL assignment warning at vga_top.v(165): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 165
Warning (10230): Verilog HDL assignment warning at vga_top.v(167): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 167
Warning (10230): Verilog HDL assignment warning at vga_top.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 168
Warning (10230): Verilog HDL assignment warning at vga_top.v(172): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 172
Warning (10230): Verilog HDL assignment warning at vga_top.v(173): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 173
Warning (10230): Verilog HDL assignment warning at vga_top.v(174): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 174
Warning (10230): Verilog HDL assignment warning at vga_top.v(176): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 176
Warning (10230): Verilog HDL assignment warning at vga_top.v(177): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 177
Warning (10230): Verilog HDL assignment warning at vga_top.v(179): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 179
Warning (10230): Verilog HDL assignment warning at vga_top.v(180): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 180
Warning (10230): Verilog HDL assignment warning at vga_top.v(181): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 181
Warning (10230): Verilog HDL assignment warning at vga_top.v(183): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 183
Warning (10230): Verilog HDL assignment warning at vga_top.v(184): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 184
Warning (10230): Verilog HDL assignment warning at vga_top.v(186): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 186
Warning (10230): Verilog HDL assignment warning at vga_top.v(187): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 187
Warning (10230): Verilog HDL assignment warning at vga_top.v(188): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 188
Warning (10230): Verilog HDL assignment warning at vga_top.v(190): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 190
Warning (10230): Verilog HDL assignment warning at vga_top.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 191
Warning (10230): Verilog HDL assignment warning at vga_top.v(193): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 193
Warning (10230): Verilog HDL assignment warning at vga_top.v(194): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 194
Warning (10230): Verilog HDL assignment warning at vga_top.v(195): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 195
Warning (10230): Verilog HDL assignment warning at vga_top.v(197): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 197
Warning (10230): Verilog HDL assignment warning at vga_top.v(198): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 198
Warning (10230): Verilog HDL assignment warning at vga_top.v(200): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 200
Warning (10230): Verilog HDL assignment warning at vga_top.v(201): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 201
Warning (10230): Verilog HDL assignment warning at vga_top.v(202): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 202
Warning (10230): Verilog HDL assignment warning at vga_top.v(204): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 204
Warning (10230): Verilog HDL assignment warning at vga_top.v(205): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 205
Warning (10230): Verilog HDL assignment warning at vga_top.v(209): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 209
Warning (10230): Verilog HDL assignment warning at vga_top.v(210): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 210
Warning (10230): Verilog HDL assignment warning at vga_top.v(211): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 211
Warning (10230): Verilog HDL assignment warning at vga_top.v(213): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 213
Warning (10230): Verilog HDL assignment warning at vga_top.v(214): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 214
Warning (10230): Verilog HDL assignment warning at vga_top.v(216): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 216
Warning (10230): Verilog HDL assignment warning at vga_top.v(217): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 217
Warning (10230): Verilog HDL assignment warning at vga_top.v(218): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 218
Warning (10230): Verilog HDL assignment warning at vga_top.v(220): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 220
Warning (10230): Verilog HDL assignment warning at vga_top.v(221): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 221
Warning (10230): Verilog HDL assignment warning at vga_top.v(223): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 223
Warning (10230): Verilog HDL assignment warning at vga_top.v(224): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 224
Warning (10230): Verilog HDL assignment warning at vga_top.v(225): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 225
Warning (10230): Verilog HDL assignment warning at vga_top.v(227): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 227
Warning (10230): Verilog HDL assignment warning at vga_top.v(228): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 228
Warning (10230): Verilog HDL assignment warning at vga_top.v(230): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 230
Warning (10230): Verilog HDL assignment warning at vga_top.v(231): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 231
Warning (10230): Verilog HDL assignment warning at vga_top.v(232): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 232
Warning (10230): Verilog HDL assignment warning at vga_top.v(234): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 234
Warning (10230): Verilog HDL assignment warning at vga_top.v(235): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 235
Warning (10230): Verilog HDL assignment warning at vga_top.v(237): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 237
Warning (10230): Verilog HDL assignment warning at vga_top.v(238): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 238
Warning (10230): Verilog HDL assignment warning at vga_top.v(239): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 239
Warning (10230): Verilog HDL assignment warning at vga_top.v(241): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 241
Warning (10230): Verilog HDL assignment warning at vga_top.v(242): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 242
Warning (10230): Verilog HDL assignment warning at vga_top.v(246): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 246
Warning (10230): Verilog HDL assignment warning at vga_top.v(247): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 247
Warning (10230): Verilog HDL assignment warning at vga_top.v(248): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 248
Warning (10230): Verilog HDL assignment warning at vga_top.v(250): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 250
Warning (10230): Verilog HDL assignment warning at vga_top.v(251): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 251
Warning (10230): Verilog HDL assignment warning at vga_top.v(253): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 253
Warning (10230): Verilog HDL assignment warning at vga_top.v(254): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 254
Warning (10230): Verilog HDL assignment warning at vga_top.v(255): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 255
Warning (10230): Verilog HDL assignment warning at vga_top.v(257): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 257
Warning (10230): Verilog HDL assignment warning at vga_top.v(258): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 258
Warning (10230): Verilog HDL assignment warning at vga_top.v(260): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 260
Warning (10230): Verilog HDL assignment warning at vga_top.v(261): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 261
Warning (10230): Verilog HDL assignment warning at vga_top.v(262): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 262
Warning (10230): Verilog HDL assignment warning at vga_top.v(264): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 264
Warning (10230): Verilog HDL assignment warning at vga_top.v(265): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 265
Warning (10230): Verilog HDL assignment warning at vga_top.v(267): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 267
Warning (10230): Verilog HDL assignment warning at vga_top.v(268): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 268
Warning (10230): Verilog HDL assignment warning at vga_top.v(269): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 269
Warning (10230): Verilog HDL assignment warning at vga_top.v(271): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 271
Warning (10230): Verilog HDL assignment warning at vga_top.v(272): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 272
Warning (10230): Verilog HDL assignment warning at vga_top.v(274): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 274
Warning (10230): Verilog HDL assignment warning at vga_top.v(275): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 275
Warning (10230): Verilog HDL assignment warning at vga_top.v(276): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 276
Warning (10230): Verilog HDL assignment warning at vga_top.v(278): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 278
Warning (10230): Verilog HDL assignment warning at vga_top.v(279): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 279
Warning (10230): Verilog HDL assignment warning at vga_top.v(283): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 283
Warning (10230): Verilog HDL assignment warning at vga_top.v(284): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 284
Warning (10230): Verilog HDL assignment warning at vga_top.v(285): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 285
Warning (10230): Verilog HDL assignment warning at vga_top.v(287): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 287
Warning (10230): Verilog HDL assignment warning at vga_top.v(288): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 288
Warning (10230): Verilog HDL assignment warning at vga_top.v(290): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 290
Warning (10230): Verilog HDL assignment warning at vga_top.v(291): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 291
Warning (10230): Verilog HDL assignment warning at vga_top.v(292): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 292
Warning (10230): Verilog HDL assignment warning at vga_top.v(294): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 294
Warning (10230): Verilog HDL assignment warning at vga_top.v(295): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 295
Warning (10230): Verilog HDL assignment warning at vga_top.v(297): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 297
Warning (10230): Verilog HDL assignment warning at vga_top.v(298): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 298
Warning (10230): Verilog HDL assignment warning at vga_top.v(299): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 299
Warning (10230): Verilog HDL assignment warning at vga_top.v(301): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 301
Warning (10230): Verilog HDL assignment warning at vga_top.v(302): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 302
Warning (10230): Verilog HDL assignment warning at vga_top.v(304): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 304
Warning (10230): Verilog HDL assignment warning at vga_top.v(305): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 305
Warning (10230): Verilog HDL assignment warning at vga_top.v(306): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 306
Warning (10230): Verilog HDL assignment warning at vga_top.v(308): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 308
Warning (10230): Verilog HDL assignment warning at vga_top.v(309): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 309
Warning (10230): Verilog HDL assignment warning at vga_top.v(311): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 311
Warning (10230): Verilog HDL assignment warning at vga_top.v(312): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 312
Warning (10230): Verilog HDL assignment warning at vga_top.v(313): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 313
Warning (10230): Verilog HDL assignment warning at vga_top.v(315): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 315
Warning (10230): Verilog HDL assignment warning at vga_top.v(316): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 316
Warning (10230): Verilog HDL assignment warning at vga_top.v(320): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 320
Warning (10230): Verilog HDL assignment warning at vga_top.v(321): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 321
Warning (10230): Verilog HDL assignment warning at vga_top.v(322): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 322
Warning (10230): Verilog HDL assignment warning at vga_top.v(324): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 324
Warning (10230): Verilog HDL assignment warning at vga_top.v(325): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 325
Warning (10230): Verilog HDL assignment warning at vga_top.v(327): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 327
Warning (10230): Verilog HDL assignment warning at vga_top.v(328): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 328
Warning (10230): Verilog HDL assignment warning at vga_top.v(329): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 329
Warning (10230): Verilog HDL assignment warning at vga_top.v(331): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 331
Warning (10230): Verilog HDL assignment warning at vga_top.v(332): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 332
Warning (10230): Verilog HDL assignment warning at vga_top.v(334): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 334
Warning (10230): Verilog HDL assignment warning at vga_top.v(335): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 335
Warning (10230): Verilog HDL assignment warning at vga_top.v(336): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 336
Warning (10230): Verilog HDL assignment warning at vga_top.v(338): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 338
Warning (10230): Verilog HDL assignment warning at vga_top.v(339): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 339
Warning (10230): Verilog HDL assignment warning at vga_top.v(341): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 341
Warning (10230): Verilog HDL assignment warning at vga_top.v(342): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 342
Warning (10230): Verilog HDL assignment warning at vga_top.v(343): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 343
Warning (10230): Verilog HDL assignment warning at vga_top.v(345): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 345
Warning (10230): Verilog HDL assignment warning at vga_top.v(346): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 346
Warning (10230): Verilog HDL assignment warning at vga_top.v(348): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 348
Warning (10230): Verilog HDL assignment warning at vga_top.v(349): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 349
Warning (10230): Verilog HDL assignment warning at vga_top.v(350): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 350
Warning (10230): Verilog HDL assignment warning at vga_top.v(352): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 352
Warning (10230): Verilog HDL assignment warning at vga_top.v(353): truncated value with size 32 to match size of target (8) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 353
Warning (10230): Verilog HDL assignment warning at vga_top.v(385): truncated value with size 32 to match size of target (10) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 385
Warning (10230): Verilog HDL assignment warning at vga_top.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 386
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:div25" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 36
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "hvsync_generator:hvsync" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 46
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v Line: 18
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v Line: 27
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:ps2" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at ps2.v(43): object "clk2" assigned a value but never read File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 43
Warning (10230): Verilog HDL assignment warning at ps2.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 49
Warning (10230): Verilog HDL assignment warning at ps2.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 72
Warning (10230): Verilog HDL assignment warning at ps2.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 82
Warning (10230): Verilog HDL assignment warning at ps2.v(90): truncated value with size 32 to match size of target (9) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 90
Info (12128): Elaborating entity "shiftreg" for hierarchy "ps2:ps2|shiftreg:sr1" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 46
Info (12128): Elaborating entity "counter" for hierarchy "ps2:ps2|counter:c" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 48
Warning (10230): Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (6) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v Line: 17
Info (12128): Elaborating entity "synch" for hierarchy "ps2:ps2|synch:s" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 68
Warning (10230): Verilog HDL assignment warning at synch.v(16): truncated value with size 32 to match size of target (1) File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v Line: 16
Info (12128): Elaborating entity "shiftreg2" for hierarchy "ps2:ps2|shiftreg2:s2" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 98
Info (12128): Elaborating entity "decoder" for hierarchy "ps2:ps2|decoder:d1" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v Line: 99
Info (12128): Elaborating entity "shiftregV" for hierarchy "shiftregV:vgas1" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 390
Info (12128): Elaborating entity "vgadecoder" for hierarchy "vgadecoder:vga1" File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 393
Warning (10272): Verilog HDL Case Statement warning at vgadecoder.v(31): case item expression covers a value already covered by a previous case item File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v Line: 31
Warning (10272): Verilog HDL Case Statement warning at vgadecoder.v(53): case item expression covers a value already covered by a previous case item File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v Line: 53
Warning (10272): Verilog HDL Case Statement warning at vgadecoder.v(57): case item expression covers a value already covered by a previous case item File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v Line: 57
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "r[3]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "r[4]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "r[5]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "b[3]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "b[4]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "b[5]" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 402
    Warning (13410): Pin "blank" is stuck at VCC File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 10
    Warning (13410): Pin "synk" is stuck at GND File: C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 1135 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sun Apr 10 14:54:34 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg.


