Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Feb 14 14:59:36 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                 2206        5.975        0.000                       0                  3062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 6.250}        12.500          80.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.157        0.000                      0                 2206        5.975        0.000                       0                  2463  
clk_wrapper                                                                             498.562        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 muon_cand_2.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 3.026ns (24.740%)  route 9.205ns (75.260%))
  Logic Levels:           26  (LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 15.046 - 12.500 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 1.014ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.946     3.087    clk_c
    SLICE_X105Y524       FDRE                                         r  muon_cand_2.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y524       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.183 f  muon_cand_2.pt[1]/Q
                         net (fo=27, routed)          0.334     3.517    muon_sorter_1/pt_11[1]
    SLICE_X103Y525       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     3.694 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c2/O
                         net (fo=1, routed)           0.104     3.798    muon_sorter_1/un11085_pt_compare_c2
    SLICE_X103Y525       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.837 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c4/O
                         net (fo=4, routed)           0.385     4.222    muon_sorter_1/un11085_pt_compare
    SLICE_X98Y528        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.400 r  muon_sorter_1/max_pt_0_0[10]/O
                         net (fo=3, routed)           0.380     4.780    muon_sorter_1/max_pt_0_0[10]
    SLICE_X95Y529        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     4.878 r  muon_sorter_1/max_pt_0_0_RNIK0RQ1_0[10]/O
                         net (fo=12, routed)          0.425     5.303    muon_sorter_1/max_pt_0_2[10]
    SLICE_X98Y526        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     5.403 f  muon_sorter_1/pt_compare_11_10_17_0_a2[1]/O
                         net (fo=2, routed)           0.165     5.568    muon_sorter_1/N_17
    SLICE_X98Y526        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.715 r  muon_sorter_1/max_pt_1_0[10]/O
                         net (fo=2, routed)           0.346     6.061    muon_sorter_1/max_pt_1_0[10]
    SLICE_X95Y526        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.123 r  muon_sorter_1/max_pt_1_3[10]/O
                         net (fo=15, routed)          0.133     6.256    muon_sorter_1/max_pt_1_3[10]
    SLICE_X94Y526        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.295 r  muon_sorter_1/pt_compare_2_10_0_a2_0[9]/O
                         net (fo=4, routed)           0.339     6.634    muon_sorter_1/pt_compare_2_10_0_a2_0[9]
    SLICE_X94Y524        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     6.782 r  muon_sorter_1/max_pt_2_2[10]/O
                         net (fo=2, routed)           0.442     7.224    muon_sorter_1/max_pt_2_2[10]
    SLICE_X97Y523        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     7.288 r  muon_sorter_1/max_pt_2_3[10]/O
                         net (fo=15, routed)          0.526     7.814    muon_sorter_1/max_pt_2_3[10]
    SLICE_X94Y519        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.853 f  muon_sorter_1/pt_compare_3_12_0_a2[10]/O
                         net (fo=5, routed)           0.220     8.073    muon_sorter_1/pt_compare_3_12_0_a2[10]
    SLICE_X94Y517        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.171 r  muon_sorter_1/max_pt_3_1[12]/O
                         net (fo=16, routed)          0.509     8.680    muon_sorter_1/max_pt_3_1[12]
    SLICE_X98Y514        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     8.857 r  muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]/O
                         net (fo=6, routed)           0.595     9.452    muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]
    SLICE_X92Y514        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     9.634 r  muon_sorter_1/max_pt_4_1[8]/O
                         net (fo=9, routed)           0.314     9.948    muon_sorter_1/max_pt_4_1[8]
    SLICE_X94Y514        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.125 f  muon_sorter_1/pt_compare_13_8_25_0_a2[0]/O
                         net (fo=7, routed)           0.462    10.587    muon_sorter_1/N_1362
    SLICE_X96Y510        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.735 r  muon_sorter_1/max_pt_5_0_3[8]/O
                         net (fo=9, routed)           0.392    11.127    muon_sorter_1/max_pt_5_0_3[8]
    SLICE_X93Y510        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039    11.166 r  muon_sorter_1/max_pt_5_3[8]/O
                         net (fo=9, routed)           0.299    11.465    muon_sorter_1/max_pt_5_3[8]
    SLICE_X95Y508        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.643 r  muon_sorter_1/pt_compare_6_8_0_a2[5]/O
                         net (fo=2, routed)           0.413    12.056    muon_sorter_1/pt_compare_6_8_0_a2[5]
    SLICE_X96Y508        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    12.095 r  muon_sorter_1/max_pt_6_0[5]/O
                         net (fo=12, routed)          0.567    12.662    muon_sorter_1/max_pt_6_lut6_2[5]/I4
    SLICE_X95Y505        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082    12.744 r  muon_sorter_1/max_pt_6_lut6_2[5]/LUT5/O
                         net (fo=5, routed)           0.226    12.970    muon_sorter_1/max_pt_6_3[5]
    SLICE_X93Y503        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    13.068 f  muon_sorter_1/pt_compare_7_13_0_a2[5]/O
                         net (fo=4, routed)           0.473    13.541    muon_sorter_1/N_547
    SLICE_X97Y505        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    13.723 r  muon_sorter_1/max_pt_7_0[13]/O
                         net (fo=4, routed)           0.110    13.833    muon_sorter_1/max_pt_7_0[13]
    SLICE_X97Y505        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064    13.897 r  muon_sorter_1/max_pt_7_3[13]/O
                         net (fo=15, routed)          0.406    14.303    muon_sorter_1/max_pt_7_3[13]
    SLICE_X95Y502        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113    14.416 r  muon_sorter_1/pt_compare_8_13_0_a2[10]/O
                         net (fo=5, routed)           0.172    14.588    muon_sorter_1/N_690
    SLICE_X95Y501        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.736 r  muon_sorter_1/max_pt_8_1[10]/O
                         net (fo=4, routed)           0.386    15.122    muon_sorter_1/max_pt_8_1[10]
    SLICE_X97Y500        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114    15.236 r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773_RNO_0/O
                         net (fo=1, routed)           0.082    15.318    muon_sorter_1/pt_compare_9_10_0_a2_0_0_0[8]
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.716    15.046    muon_sorter_1/clk_c
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/C
                         clock pessimism              0.438    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X97Y500        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.476    muon_sorter_1/sr_p.sr_1_12.sector_ret_773
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 muon_cand_2.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 3.026ns (24.740%)  route 9.205ns (75.260%))
  Logic Levels:           26  (LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 15.046 - 12.500 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 1.014ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.946     3.087    clk_c
    SLICE_X105Y524       FDRE                                         r  muon_cand_2.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y524       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.183 f  muon_cand_2.pt[1]/Q
                         net (fo=27, routed)          0.334     3.517    muon_sorter_1/pt_11[1]
    SLICE_X103Y525       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     3.694 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c2/O
                         net (fo=1, routed)           0.104     3.798    muon_sorter_1/un11085_pt_compare_c2
    SLICE_X103Y525       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.837 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c4/O
                         net (fo=4, routed)           0.385     4.222    muon_sorter_1/un11085_pt_compare
    SLICE_X98Y528        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.400 r  muon_sorter_1/max_pt_0_0[10]/O
                         net (fo=3, routed)           0.380     4.780    muon_sorter_1/max_pt_0_0[10]
    SLICE_X95Y529        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     4.878 r  muon_sorter_1/max_pt_0_0_RNIK0RQ1_0[10]/O
                         net (fo=12, routed)          0.425     5.303    muon_sorter_1/max_pt_0_2[10]
    SLICE_X98Y526        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     5.403 f  muon_sorter_1/pt_compare_11_10_17_0_a2[1]/O
                         net (fo=2, routed)           0.165     5.568    muon_sorter_1/N_17
    SLICE_X98Y526        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.715 r  muon_sorter_1/max_pt_1_0[10]/O
                         net (fo=2, routed)           0.346     6.061    muon_sorter_1/max_pt_1_0[10]
    SLICE_X95Y526        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.123 r  muon_sorter_1/max_pt_1_3[10]/O
                         net (fo=15, routed)          0.133     6.256    muon_sorter_1/max_pt_1_3[10]
    SLICE_X94Y526        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.295 r  muon_sorter_1/pt_compare_2_10_0_a2_0[9]/O
                         net (fo=4, routed)           0.339     6.634    muon_sorter_1/pt_compare_2_10_0_a2_0[9]
    SLICE_X94Y524        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     6.782 r  muon_sorter_1/max_pt_2_2[10]/O
                         net (fo=2, routed)           0.442     7.224    muon_sorter_1/max_pt_2_2[10]
    SLICE_X97Y523        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     7.288 r  muon_sorter_1/max_pt_2_3[10]/O
                         net (fo=15, routed)          0.526     7.814    muon_sorter_1/max_pt_2_3[10]
    SLICE_X94Y519        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.853 r  muon_sorter_1/pt_compare_3_12_0_a2[10]/O
                         net (fo=5, routed)           0.220     8.073    muon_sorter_1/pt_compare_3_12_0_a2[10]
    SLICE_X94Y517        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.171 f  muon_sorter_1/max_pt_3_1[12]/O
                         net (fo=16, routed)          0.509     8.680    muon_sorter_1/max_pt_3_1[12]
    SLICE_X98Y514        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     8.857 f  muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]/O
                         net (fo=6, routed)           0.595     9.452    muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]
    SLICE_X92Y514        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     9.634 r  muon_sorter_1/max_pt_4_1[8]/O
                         net (fo=9, routed)           0.314     9.948    muon_sorter_1/max_pt_4_1[8]
    SLICE_X94Y514        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.125 f  muon_sorter_1/pt_compare_13_8_25_0_a2[0]/O
                         net (fo=7, routed)           0.462    10.587    muon_sorter_1/N_1362
    SLICE_X96Y510        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.735 r  muon_sorter_1/max_pt_5_0_3[8]/O
                         net (fo=9, routed)           0.392    11.127    muon_sorter_1/max_pt_5_0_3[8]
    SLICE_X93Y510        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039    11.166 r  muon_sorter_1/max_pt_5_3[8]/O
                         net (fo=9, routed)           0.299    11.465    muon_sorter_1/max_pt_5_3[8]
    SLICE_X95Y508        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.643 r  muon_sorter_1/pt_compare_6_8_0_a2[5]/O
                         net (fo=2, routed)           0.413    12.056    muon_sorter_1/pt_compare_6_8_0_a2[5]
    SLICE_X96Y508        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    12.095 r  muon_sorter_1/max_pt_6_0[5]/O
                         net (fo=12, routed)          0.567    12.662    muon_sorter_1/max_pt_6_lut6_2[5]/I4
    SLICE_X95Y505        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082    12.744 r  muon_sorter_1/max_pt_6_lut6_2[5]/LUT5/O
                         net (fo=5, routed)           0.226    12.970    muon_sorter_1/max_pt_6_3[5]
    SLICE_X93Y503        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    13.068 f  muon_sorter_1/pt_compare_7_13_0_a2[5]/O
                         net (fo=4, routed)           0.473    13.541    muon_sorter_1/N_547
    SLICE_X97Y505        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    13.723 r  muon_sorter_1/max_pt_7_0[13]/O
                         net (fo=4, routed)           0.110    13.833    muon_sorter_1/max_pt_7_0[13]
    SLICE_X97Y505        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064    13.897 r  muon_sorter_1/max_pt_7_3[13]/O
                         net (fo=15, routed)          0.406    14.303    muon_sorter_1/max_pt_7_3[13]
    SLICE_X95Y502        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113    14.416 r  muon_sorter_1/pt_compare_8_13_0_a2[10]/O
                         net (fo=5, routed)           0.172    14.588    muon_sorter_1/N_690
    SLICE_X95Y501        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.736 r  muon_sorter_1/max_pt_8_1[10]/O
                         net (fo=4, routed)           0.386    15.122    muon_sorter_1/max_pt_8_1[10]
    SLICE_X97Y500        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114    15.236 r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773_RNO_0/O
                         net (fo=1, routed)           0.082    15.318    muon_sorter_1/pt_compare_9_10_0_a2_0_0_0[8]
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.716    15.046    muon_sorter_1/clk_c
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/C
                         clock pessimism              0.438    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X97Y500        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.476    muon_sorter_1/sr_p.sr_1_12.sector_ret_773
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 muon_cand_2.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 3.026ns (24.740%)  route 9.205ns (75.260%))
  Logic Levels:           26  (LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 15.046 - 12.500 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 1.014ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.946     3.087    clk_c
    SLICE_X105Y524       FDRE                                         r  muon_cand_2.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y524       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.183 f  muon_cand_2.pt[1]/Q
                         net (fo=27, routed)          0.334     3.517    muon_sorter_1/pt_11[1]
    SLICE_X103Y525       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     3.694 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c2/O
                         net (fo=1, routed)           0.104     3.798    muon_sorter_1/un11085_pt_compare_c2
    SLICE_X103Y525       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.837 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c4/O
                         net (fo=4, routed)           0.385     4.222    muon_sorter_1/un11085_pt_compare
    SLICE_X98Y528        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.400 r  muon_sorter_1/max_pt_0_0[10]/O
                         net (fo=3, routed)           0.380     4.780    muon_sorter_1/max_pt_0_0[10]
    SLICE_X95Y529        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     4.878 r  muon_sorter_1/max_pt_0_0_RNIK0RQ1_0[10]/O
                         net (fo=12, routed)          0.425     5.303    muon_sorter_1/max_pt_0_2[10]
    SLICE_X98Y526        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     5.403 f  muon_sorter_1/pt_compare_11_10_17_0_a2[1]/O
                         net (fo=2, routed)           0.165     5.568    muon_sorter_1/N_17
    SLICE_X98Y526        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.715 r  muon_sorter_1/max_pt_1_0[10]/O
                         net (fo=2, routed)           0.346     6.061    muon_sorter_1/max_pt_1_0[10]
    SLICE_X95Y526        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.123 r  muon_sorter_1/max_pt_1_3[10]/O
                         net (fo=15, routed)          0.133     6.256    muon_sorter_1/max_pt_1_3[10]
    SLICE_X94Y526        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.295 r  muon_sorter_1/pt_compare_2_10_0_a2_0[9]/O
                         net (fo=4, routed)           0.339     6.634    muon_sorter_1/pt_compare_2_10_0_a2_0[9]
    SLICE_X94Y524        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     6.782 r  muon_sorter_1/max_pt_2_2[10]/O
                         net (fo=2, routed)           0.442     7.224    muon_sorter_1/max_pt_2_2[10]
    SLICE_X97Y523        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     7.288 r  muon_sorter_1/max_pt_2_3[10]/O
                         net (fo=15, routed)          0.526     7.814    muon_sorter_1/max_pt_2_3[10]
    SLICE_X94Y519        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.853 f  muon_sorter_1/pt_compare_3_12_0_a2[10]/O
                         net (fo=5, routed)           0.220     8.073    muon_sorter_1/pt_compare_3_12_0_a2[10]
    SLICE_X94Y517        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.171 r  muon_sorter_1/max_pt_3_1[12]/O
                         net (fo=16, routed)          0.509     8.680    muon_sorter_1/max_pt_3_1[12]
    SLICE_X98Y514        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     8.857 r  muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]/O
                         net (fo=6, routed)           0.595     9.452    muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]
    SLICE_X92Y514        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     9.634 r  muon_sorter_1/max_pt_4_1[8]/O
                         net (fo=9, routed)           0.314     9.948    muon_sorter_1/max_pt_4_1[8]
    SLICE_X94Y514        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.125 r  muon_sorter_1/pt_compare_13_8_25_0_a2[0]/O
                         net (fo=7, routed)           0.462    10.587    muon_sorter_1/N_1362
    SLICE_X96Y510        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.735 f  muon_sorter_1/max_pt_5_0_3[8]/O
                         net (fo=9, routed)           0.392    11.127    muon_sorter_1/max_pt_5_0_3[8]
    SLICE_X93Y510        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039    11.166 f  muon_sorter_1/max_pt_5_3[8]/O
                         net (fo=9, routed)           0.299    11.465    muon_sorter_1/max_pt_5_3[8]
    SLICE_X95Y508        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.643 r  muon_sorter_1/pt_compare_6_8_0_a2[5]/O
                         net (fo=2, routed)           0.413    12.056    muon_sorter_1/pt_compare_6_8_0_a2[5]
    SLICE_X96Y508        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    12.095 r  muon_sorter_1/max_pt_6_0[5]/O
                         net (fo=12, routed)          0.567    12.662    muon_sorter_1/max_pt_6_lut6_2[5]/I4
    SLICE_X95Y505        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082    12.744 r  muon_sorter_1/max_pt_6_lut6_2[5]/LUT5/O
                         net (fo=5, routed)           0.226    12.970    muon_sorter_1/max_pt_6_3[5]
    SLICE_X93Y503        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    13.068 f  muon_sorter_1/pt_compare_7_13_0_a2[5]/O
                         net (fo=4, routed)           0.473    13.541    muon_sorter_1/N_547
    SLICE_X97Y505        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    13.723 r  muon_sorter_1/max_pt_7_0[13]/O
                         net (fo=4, routed)           0.110    13.833    muon_sorter_1/max_pt_7_0[13]
    SLICE_X97Y505        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064    13.897 r  muon_sorter_1/max_pt_7_3[13]/O
                         net (fo=15, routed)          0.406    14.303    muon_sorter_1/max_pt_7_3[13]
    SLICE_X95Y502        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113    14.416 r  muon_sorter_1/pt_compare_8_13_0_a2[10]/O
                         net (fo=5, routed)           0.172    14.588    muon_sorter_1/N_690
    SLICE_X95Y501        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.736 r  muon_sorter_1/max_pt_8_1[10]/O
                         net (fo=4, routed)           0.386    15.122    muon_sorter_1/max_pt_8_1[10]
    SLICE_X97Y500        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114    15.236 r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773_RNO_0/O
                         net (fo=1, routed)           0.082    15.318    muon_sorter_1/pt_compare_9_10_0_a2_0_0_0[8]
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.716    15.046    muon_sorter_1/clk_c
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/C
                         clock pessimism              0.438    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X97Y500        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.476    muon_sorter_1/sr_p.sr_1_12.sector_ret_773
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 muon_cand_2.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 3.026ns (24.740%)  route 9.205ns (75.260%))
  Logic Levels:           26  (LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 15.046 - 12.500 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 1.014ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.946     3.087    clk_c
    SLICE_X105Y524       FDRE                                         r  muon_cand_2.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y524       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.183 f  muon_cand_2.pt[1]/Q
                         net (fo=27, routed)          0.334     3.517    muon_sorter_1/pt_11[1]
    SLICE_X103Y525       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     3.694 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c2/O
                         net (fo=1, routed)           0.104     3.798    muon_sorter_1/un11085_pt_compare_c2
    SLICE_X103Y525       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.837 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c4/O
                         net (fo=4, routed)           0.385     4.222    muon_sorter_1/un11085_pt_compare
    SLICE_X98Y528        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.400 r  muon_sorter_1/max_pt_0_0[10]/O
                         net (fo=3, routed)           0.380     4.780    muon_sorter_1/max_pt_0_0[10]
    SLICE_X95Y529        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     4.878 r  muon_sorter_1/max_pt_0_0_RNIK0RQ1_0[10]/O
                         net (fo=12, routed)          0.425     5.303    muon_sorter_1/max_pt_0_2[10]
    SLICE_X98Y526        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     5.403 f  muon_sorter_1/pt_compare_11_10_17_0_a2[1]/O
                         net (fo=2, routed)           0.165     5.568    muon_sorter_1/N_17
    SLICE_X98Y526        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.715 r  muon_sorter_1/max_pt_1_0[10]/O
                         net (fo=2, routed)           0.346     6.061    muon_sorter_1/max_pt_1_0[10]
    SLICE_X95Y526        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.123 r  muon_sorter_1/max_pt_1_3[10]/O
                         net (fo=15, routed)          0.133     6.256    muon_sorter_1/max_pt_1_3[10]
    SLICE_X94Y526        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.295 r  muon_sorter_1/pt_compare_2_10_0_a2_0[9]/O
                         net (fo=4, routed)           0.339     6.634    muon_sorter_1/pt_compare_2_10_0_a2_0[9]
    SLICE_X94Y524        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     6.782 r  muon_sorter_1/max_pt_2_2[10]/O
                         net (fo=2, routed)           0.442     7.224    muon_sorter_1/max_pt_2_2[10]
    SLICE_X97Y523        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     7.288 r  muon_sorter_1/max_pt_2_3[10]/O
                         net (fo=15, routed)          0.526     7.814    muon_sorter_1/max_pt_2_3[10]
    SLICE_X94Y519        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.853 r  muon_sorter_1/pt_compare_3_12_0_a2[10]/O
                         net (fo=5, routed)           0.220     8.073    muon_sorter_1/pt_compare_3_12_0_a2[10]
    SLICE_X94Y517        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.171 f  muon_sorter_1/max_pt_3_1[12]/O
                         net (fo=16, routed)          0.509     8.680    muon_sorter_1/max_pt_3_1[12]
    SLICE_X98Y514        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     8.857 f  muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]/O
                         net (fo=6, routed)           0.595     9.452    muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]
    SLICE_X92Y514        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     9.634 r  muon_sorter_1/max_pt_4_1[8]/O
                         net (fo=9, routed)           0.314     9.948    muon_sorter_1/max_pt_4_1[8]
    SLICE_X94Y514        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.125 r  muon_sorter_1/pt_compare_13_8_25_0_a2[0]/O
                         net (fo=7, routed)           0.462    10.587    muon_sorter_1/N_1362
    SLICE_X96Y510        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.735 f  muon_sorter_1/max_pt_5_0_3[8]/O
                         net (fo=9, routed)           0.392    11.127    muon_sorter_1/max_pt_5_0_3[8]
    SLICE_X93Y510        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039    11.166 f  muon_sorter_1/max_pt_5_3[8]/O
                         net (fo=9, routed)           0.299    11.465    muon_sorter_1/max_pt_5_3[8]
    SLICE_X95Y508        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.643 r  muon_sorter_1/pt_compare_6_8_0_a2[5]/O
                         net (fo=2, routed)           0.413    12.056    muon_sorter_1/pt_compare_6_8_0_a2[5]
    SLICE_X96Y508        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    12.095 r  muon_sorter_1/max_pt_6_0[5]/O
                         net (fo=12, routed)          0.567    12.662    muon_sorter_1/max_pt_6_lut6_2[5]/I4
    SLICE_X95Y505        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082    12.744 r  muon_sorter_1/max_pt_6_lut6_2[5]/LUT5/O
                         net (fo=5, routed)           0.226    12.970    muon_sorter_1/max_pt_6_3[5]
    SLICE_X93Y503        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    13.068 f  muon_sorter_1/pt_compare_7_13_0_a2[5]/O
                         net (fo=4, routed)           0.473    13.541    muon_sorter_1/N_547
    SLICE_X97Y505        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    13.723 r  muon_sorter_1/max_pt_7_0[13]/O
                         net (fo=4, routed)           0.110    13.833    muon_sorter_1/max_pt_7_0[13]
    SLICE_X97Y505        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064    13.897 r  muon_sorter_1/max_pt_7_3[13]/O
                         net (fo=15, routed)          0.406    14.303    muon_sorter_1/max_pt_7_3[13]
    SLICE_X95Y502        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113    14.416 r  muon_sorter_1/pt_compare_8_13_0_a2[10]/O
                         net (fo=5, routed)           0.172    14.588    muon_sorter_1/N_690
    SLICE_X95Y501        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.736 r  muon_sorter_1/max_pt_8_1[10]/O
                         net (fo=4, routed)           0.386    15.122    muon_sorter_1/max_pt_8_1[10]
    SLICE_X97Y500        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114    15.236 r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773_RNO_0/O
                         net (fo=1, routed)           0.082    15.318    muon_sorter_1/pt_compare_9_10_0_a2_0_0_0[8]
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.716    15.046    muon_sorter_1/clk_c
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/C
                         clock pessimism              0.438    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X97Y500        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.476    muon_sorter_1/sr_p.sr_1_12.sector_ret_773
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 muon_cand_2.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 3.026ns (24.740%)  route 9.205ns (75.260%))
  Logic Levels:           26  (LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 15.046 - 12.500 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 1.014ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.946     3.087    clk_c
    SLICE_X105Y524       FDRE                                         r  muon_cand_2.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y524       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.183 f  muon_cand_2.pt[1]/Q
                         net (fo=27, routed)          0.334     3.517    muon_sorter_1/pt_11[1]
    SLICE_X103Y525       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     3.694 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c2/O
                         net (fo=1, routed)           0.104     3.798    muon_sorter_1/un11085_pt_compare_c2
    SLICE_X103Y525       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.837 f  muon_sorter_1/compare_p.10.2.compare_pt.op_qge.op_qge.un11085_pt_compare_c4/O
                         net (fo=4, routed)           0.385     4.222    muon_sorter_1/un11085_pt_compare
    SLICE_X98Y528        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.400 r  muon_sorter_1/max_pt_0_0[10]/O
                         net (fo=3, routed)           0.380     4.780    muon_sorter_1/max_pt_0_0[10]
    SLICE_X95Y529        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     4.878 r  muon_sorter_1/max_pt_0_0_RNIK0RQ1_0[10]/O
                         net (fo=12, routed)          0.425     5.303    muon_sorter_1/max_pt_0_2[10]
    SLICE_X98Y526        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     5.403 f  muon_sorter_1/pt_compare_11_10_17_0_a2[1]/O
                         net (fo=2, routed)           0.165     5.568    muon_sorter_1/N_17
    SLICE_X98Y526        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.715 r  muon_sorter_1/max_pt_1_0[10]/O
                         net (fo=2, routed)           0.346     6.061    muon_sorter_1/max_pt_1_0[10]
    SLICE_X95Y526        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.123 r  muon_sorter_1/max_pt_1_3[10]/O
                         net (fo=15, routed)          0.133     6.256    muon_sorter_1/max_pt_1_3[10]
    SLICE_X94Y526        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.295 r  muon_sorter_1/pt_compare_2_10_0_a2_0[9]/O
                         net (fo=4, routed)           0.339     6.634    muon_sorter_1/pt_compare_2_10_0_a2_0[9]
    SLICE_X94Y524        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     6.782 r  muon_sorter_1/max_pt_2_2[10]/O
                         net (fo=2, routed)           0.442     7.224    muon_sorter_1/max_pt_2_2[10]
    SLICE_X97Y523        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     7.288 r  muon_sorter_1/max_pt_2_3[10]/O
                         net (fo=15, routed)          0.526     7.814    muon_sorter_1/max_pt_2_3[10]
    SLICE_X94Y519        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.853 f  muon_sorter_1/pt_compare_3_12_0_a2[10]/O
                         net (fo=5, routed)           0.220     8.073    muon_sorter_1/pt_compare_3_12_0_a2[10]
    SLICE_X94Y517        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.171 r  muon_sorter_1/max_pt_3_1[12]/O
                         net (fo=16, routed)          0.509     8.680    muon_sorter_1/max_pt_3_1[12]
    SLICE_X98Y514        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     8.857 r  muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]/O
                         net (fo=6, routed)           0.595     9.452    muon_sorter_1/pt_compare_12_12_23_0_a2_0[8]
    SLICE_X92Y514        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     9.634 r  muon_sorter_1/max_pt_4_1[8]/O
                         net (fo=9, routed)           0.314     9.948    muon_sorter_1/max_pt_4_1[8]
    SLICE_X94Y514        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    10.125 f  muon_sorter_1/pt_compare_13_8_25_0_a2[0]/O
                         net (fo=7, routed)           0.462    10.587    muon_sorter_1/N_1362
    SLICE_X96Y510        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.735 r  muon_sorter_1/max_pt_5_0_3[8]/O
                         net (fo=9, routed)           0.392    11.127    muon_sorter_1/max_pt_5_0_3[8]
    SLICE_X93Y510        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039    11.166 r  muon_sorter_1/max_pt_5_3[8]/O
                         net (fo=9, routed)           0.299    11.465    muon_sorter_1/max_pt_5_3[8]
    SLICE_X95Y508        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.643 f  muon_sorter_1/pt_compare_6_8_0_a2[5]/O
                         net (fo=2, routed)           0.413    12.056    muon_sorter_1/pt_compare_6_8_0_a2[5]
    SLICE_X96Y508        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    12.095 f  muon_sorter_1/max_pt_6_0[5]/O
                         net (fo=12, routed)          0.567    12.662    muon_sorter_1/max_pt_6_lut6_2[5]/I4
    SLICE_X95Y505        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082    12.744 f  muon_sorter_1/max_pt_6_lut6_2[5]/LUT5/O
                         net (fo=5, routed)           0.226    12.970    muon_sorter_1/max_pt_6_3[5]
    SLICE_X93Y503        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    13.068 f  muon_sorter_1/pt_compare_7_13_0_a2[5]/O
                         net (fo=4, routed)           0.473    13.541    muon_sorter_1/N_547
    SLICE_X97Y505        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    13.723 r  muon_sorter_1/max_pt_7_0[13]/O
                         net (fo=4, routed)           0.110    13.833    muon_sorter_1/max_pt_7_0[13]
    SLICE_X97Y505        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064    13.897 r  muon_sorter_1/max_pt_7_3[13]/O
                         net (fo=15, routed)          0.406    14.303    muon_sorter_1/max_pt_7_3[13]
    SLICE_X95Y502        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113    14.416 r  muon_sorter_1/pt_compare_8_13_0_a2[10]/O
                         net (fo=5, routed)           0.172    14.588    muon_sorter_1/N_690
    SLICE_X95Y501        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.736 r  muon_sorter_1/max_pt_8_1[10]/O
                         net (fo=4, routed)           0.386    15.122    muon_sorter_1/max_pt_8_1[10]
    SLICE_X97Y500        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114    15.236 r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773_RNO_0/O
                         net (fo=1, routed)           0.082    15.318    muon_sorter_1/pt_compare_9_10_0_a2_0_0_0[8]
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=2462, routed)        1.716    15.046    muon_sorter_1/clk_c
    SLICE_X97Y500        FDRE                                         r  muon_sorter_1/sr_p.sr_1_12.sector_ret_773/C
                         clock pessimism              0.438    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X97Y500        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.476    muon_sorter_1/sr_p.sr_1_12.sector_ret_773
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         12.500      11.001     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X94Y523   muon_cand_7.pt[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X104Y515  muon_cand_7.roi[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X104Y515  muon_cand_7.roi[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X104Y515  muon_cand_7.roi[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X98Y501   muon_sorter_1/sr_p.sr_1_13.sector_ret_1837/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X98Y501   muon_sorter_1/sr_p.sr_1_13.sector_ret_1838/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X106Y504  muon_sorter_1/sr_p.sr_1_7.roi[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X103Y500  muon_sorter_1/sr_p.sr_1_8.roi_ret_181/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X103Y517  shift_reg_tap_o/sr_p.sr_2[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X94Y523   muon_cand_7.pt[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X102Y522  muon_cand_8.pt[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X107Y503  muon_sorter_1/sr_p.sr_1_7.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X104Y491  muon_sorter_1/sr_p.sr_1_8.pt_ret_57/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X111Y487  shift_reg_tap_i/sr_p.sr_1[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X107Y482         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X110Y484         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y529         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y487         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y525          lsfr_1/shiftreg_vector[118]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y525          lsfr_1/shiftreg_vector[119]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X107Y482         lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y529         lsfr_1/shiftreg_vector[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y529         lsfr_1/shiftreg_vector[101]/C



