// Seed: 1508431607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  assign module_1.id_14 = 0;
  output uwire id_2;
  input wire id_1;
  assign id_2 = -1 != "";
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    output tri id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input uwire id_14,
    input wand id_15
    , id_20,
    input wand id_16,
    input tri1 id_17,
    input tri id_18
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  logic [1 : -1  ==  -1] id_21 = -1 && -1;
endmodule
