# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do alarme_carro_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Facul/SD/Aula1 {D:/Facul/SD/Aula1/alarme_carro.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alarme_carro
# 
# Top level modules:
# 	alarme_carro
# 
vsim work.alarme_carro
# vsim work.alarme_carro 
# Loading work.alarme_carro
wave create -driver freeze -pattern clock -initialvalue HiZ -period 400ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/alarme_carro/F
wave create -driver freeze -pattern clock -initialvalue HiZ -period 200ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/alarme_carro/P
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/alarme_carro/C
add wave -position end  sim:/alarme_carro/S
run
wave editwrite -file D:/Facul/SD/Aula1/simulation/modelsim/wave.do
