<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › include › mach › regs-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-exynos4/include/mach/regs-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4 - Clock register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_CLOCK_H</span>
<span class="cp">#define __ASM_ARCH_REGS_CLOCK_H __FILE__</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#define EXYNOS_CLKREG(x)			(S5P_VA_CMU + (x))</span>

<span class="cp">#define EXYNOS4_CLKDIV_LEFTBUS			EXYNOS_CLKREG(0x04500)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STAT_LEFTBUS		EXYNOS_CLKREG(0x04600)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_LEFTBUS		EXYNOS_CLKREG(0x04800)</span>

<span class="cp">#define EXYNOS4_CLKDIV_RIGHTBUS			EXYNOS_CLKREG(0x08500)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STAT_RIGHTBUS		EXYNOS_CLKREG(0x08600)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_RIGHTBUS		EXYNOS_CLKREG(0x08800)</span>

<span class="cp">#define EXYNOS4_EPLL_LOCK			EXYNOS_CLKREG(0x0C010)</span>
<span class="cp">#define EXYNOS4_VPLL_LOCK			EXYNOS_CLKREG(0x0C020)</span>

<span class="cp">#define EXYNOS4_EPLL_CON0			EXYNOS_CLKREG(0x0C110)</span>
<span class="cp">#define EXYNOS4_EPLL_CON1			EXYNOS_CLKREG(0x0C114)</span>
<span class="cp">#define EXYNOS4_VPLL_CON0			EXYNOS_CLKREG(0x0C120)</span>
<span class="cp">#define EXYNOS4_VPLL_CON1			EXYNOS_CLKREG(0x0C124)</span>

<span class="cp">#define EXYNOS4_CLKSRC_TOP0			EXYNOS_CLKREG(0x0C210)</span>
<span class="cp">#define EXYNOS4_CLKSRC_TOP1			EXYNOS_CLKREG(0x0C214)</span>
<span class="cp">#define EXYNOS4_CLKSRC_CAM			EXYNOS_CLKREG(0x0C220)</span>
<span class="cp">#define EXYNOS4_CLKSRC_TV			EXYNOS_CLKREG(0x0C224)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MFC			EXYNOS_CLKREG(0x0C228)</span>
<span class="cp">#define EXYNOS4_CLKSRC_G3D			EXYNOS_CLKREG(0x0C22C)</span>
<span class="cp">#define EXYNOS4_CLKSRC_IMAGE			EXYNOS_CLKREG(0x0C230)</span>
<span class="cp">#define EXYNOS4_CLKSRC_LCD0			EXYNOS_CLKREG(0x0C234)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MAUDIO			EXYNOS_CLKREG(0x0C23C)</span>
<span class="cp">#define EXYNOS4_CLKSRC_FSYS			EXYNOS_CLKREG(0x0C240)</span>
<span class="cp">#define EXYNOS4_CLKSRC_PERIL0			EXYNOS_CLKREG(0x0C250)</span>
<span class="cp">#define EXYNOS4_CLKSRC_PERIL1			EXYNOS_CLKREG(0x0C254)</span>

<span class="cp">#define EXYNOS4_CLKSRC_MASK_TOP			EXYNOS_CLKREG(0x0C310)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_CAM			EXYNOS_CLKREG(0x0C320)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_TV			EXYNOS_CLKREG(0x0C324)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_LCD0		EXYNOS_CLKREG(0x0C334)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_MAUDIO		EXYNOS_CLKREG(0x0C33C)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_FSYS		EXYNOS_CLKREG(0x0C340)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_PERIL0		EXYNOS_CLKREG(0x0C350)</span>
<span class="cp">#define EXYNOS4_CLKSRC_MASK_PERIL1		EXYNOS_CLKREG(0x0C354)</span>

<span class="cp">#define EXYNOS4_CLKDIV_TOP			EXYNOS_CLKREG(0x0C510)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM			EXYNOS_CLKREG(0x0C520)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TV			EXYNOS_CLKREG(0x0C524)</span>
<span class="cp">#define EXYNOS4_CLKDIV_MFC			EXYNOS_CLKREG(0x0C528)</span>
<span class="cp">#define EXYNOS4_CLKDIV_G3D			EXYNOS_CLKREG(0x0C52C)</span>
<span class="cp">#define EXYNOS4_CLKDIV_IMAGE			EXYNOS_CLKREG(0x0C530)</span>
<span class="cp">#define EXYNOS4_CLKDIV_LCD0			EXYNOS_CLKREG(0x0C534)</span>
<span class="cp">#define EXYNOS4_CLKDIV_MAUDIO			EXYNOS_CLKREG(0x0C53C)</span>
<span class="cp">#define EXYNOS4_CLKDIV_FSYS0			EXYNOS_CLKREG(0x0C540)</span>
<span class="cp">#define EXYNOS4_CLKDIV_FSYS1			EXYNOS_CLKREG(0x0C544)</span>
<span class="cp">#define EXYNOS4_CLKDIV_FSYS2			EXYNOS_CLKREG(0x0C548)</span>
<span class="cp">#define EXYNOS4_CLKDIV_FSYS3			EXYNOS_CLKREG(0x0C54C)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL0			EXYNOS_CLKREG(0x0C550)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL1			EXYNOS_CLKREG(0x0C554)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL2			EXYNOS_CLKREG(0x0C558)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL3			EXYNOS_CLKREG(0x0C55C)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL4			EXYNOS_CLKREG(0x0C560)</span>
<span class="cp">#define EXYNOS4_CLKDIV_PERIL5			EXYNOS_CLKREG(0x0C564)</span>
<span class="cp">#define EXYNOS4_CLKDIV2_RATIO			EXYNOS_CLKREG(0x0C580)</span>

<span class="cp">#define EXYNOS4_CLKDIV_STAT_TOP			EXYNOS_CLKREG(0x0C610)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STAT_MFC			EXYNOS_CLKREG(0x0C628)</span>

<span class="cp">#define EXYNOS4_CLKGATE_SCLKCAM			EXYNOS_CLKREG(0x0C820)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_CAM			EXYNOS_CLKREG(0x0C920)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_TV			EXYNOS_CLKREG(0x0C924)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_MFC			EXYNOS_CLKREG(0x0C928)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_G3D			EXYNOS_CLKREG(0x0C92C)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_IMAGE		(soc_is_exynos4210() ? \</span>
<span class="cp">						EXYNOS_CLKREG(0x0C930) : \</span>
<span class="cp">						EXYNOS_CLKREG(0x04930))</span>
<span class="cp">#define EXYNOS4210_CLKGATE_IP_IMAGE		EXYNOS_CLKREG(0x0C930)</span>
<span class="cp">#define EXYNOS4212_CLKGATE_IP_IMAGE		EXYNOS_CLKREG(0x04930)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_LCD0			EXYNOS_CLKREG(0x0C934)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_FSYS			EXYNOS_CLKREG(0x0C940)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_GPS			EXYNOS_CLKREG(0x0C94C)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_PERIL		EXYNOS_CLKREG(0x0C950)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_PERIR		(soc_is_exynos4210() ? \</span>
<span class="cp">						EXYNOS_CLKREG(0x0C960) : \</span>
<span class="cp">						EXYNOS_CLKREG(0x08960))</span>
<span class="cp">#define EXYNOS4210_CLKGATE_IP_PERIR		EXYNOS_CLKREG(0x0C960)</span>
<span class="cp">#define EXYNOS4212_CLKGATE_IP_PERIR		EXYNOS_CLKREG(0x08960)</span>
<span class="cp">#define EXYNOS4_CLKGATE_BLOCK			EXYNOS_CLKREG(0x0C970)</span>

<span class="cp">#define EXYNOS4_CLKSRC_MASK_DMC			EXYNOS_CLKREG(0x10300)</span>
<span class="cp">#define EXYNOS4_CLKSRC_DMC			EXYNOS_CLKREG(0x10200)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0			EXYNOS_CLKREG(0x10500)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1			EXYNOS_CLKREG(0x10504)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STAT_DMC0		EXYNOS_CLKREG(0x10600)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STAT_DMC1		EXYNOS_CLKREG(0x10604)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_DMC			EXYNOS_CLKREG(0x10900)</span>

<span class="cp">#define EXYNOS4_DMC_PAUSE_CTRL			EXYNOS_CLKREG(0x11094)</span>
<span class="cp">#define EXYNOS4_DMC_PAUSE_ENABLE		(1 &lt;&lt; 0)</span>

<span class="cp">#define EXYNOS4_APLL_LOCK			EXYNOS_CLKREG(0x14000)</span>
<span class="cp">#define EXYNOS4_MPLL_LOCK			(soc_is_exynos4210() ? \</span>
<span class="cp">						EXYNOS_CLKREG(0x14004) :  \</span>
<span class="cp">						EXYNOS_CLKREG(0x10008))</span>
<span class="cp">#define EXYNOS4_APLL_CON0			EXYNOS_CLKREG(0x14100)</span>
<span class="cp">#define EXYNOS4_APLL_CON1			EXYNOS_CLKREG(0x14104)</span>
<span class="cp">#define EXYNOS4_MPLL_CON0			(soc_is_exynos4210() ? \</span>
<span class="cp">						EXYNOS_CLKREG(0x14108) : \</span>
<span class="cp">						EXYNOS_CLKREG(0x10108))</span>
<span class="cp">#define EXYNOS4_MPLL_CON1			(soc_is_exynos4210() ? \</span>
<span class="cp">						EXYNOS_CLKREG(0x1410C) : \</span>
<span class="cp">						EXYNOS_CLKREG(0x1010C))</span>

<span class="cp">#define EXYNOS4_CLKSRC_CPU			EXYNOS_CLKREG(0x14200)</span>
<span class="cp">#define EXYNOS4_CLKMUX_STATCPU			EXYNOS_CLKREG(0x14400)</span>

<span class="cp">#define EXYNOS4_CLKDIV_CPU			EXYNOS_CLKREG(0x14500)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1			EXYNOS_CLKREG(0x14504)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STATCPU			EXYNOS_CLKREG(0x14600)</span>
<span class="cp">#define EXYNOS4_CLKDIV_STATCPU1			EXYNOS_CLKREG(0x14604)</span>

<span class="cp">#define EXYNOS4_CLKGATE_SCLKCPU			EXYNOS_CLKREG(0x14800)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_CPU			EXYNOS_CLKREG(0x14900)</span>

<span class="cp">#define EXYNOS4_CLKGATE_IP_ISP0			EXYNOS_CLKREG(0x18800)</span>
<span class="cp">#define EXYNOS4_CLKGATE_IP_ISP1			EXYNOS_CLKREG(0x18804)</span>

<span class="cp">#define EXYNOS4_APLL_LOCKTIME			(0x1C20)	</span><span class="cm">/* 300us */</span><span class="cp"></span>

<span class="cp">#define EXYNOS4_APLLCON0_ENABLE_SHIFT		(31)</span>
<span class="cp">#define EXYNOS4_APLLCON0_LOCKED_SHIFT		(29)</span>
<span class="cp">#define EXYNOS4_APLL_VAL_1000			((250 &lt;&lt; 16) | (6 &lt;&lt; 8) | 1)</span>
<span class="cp">#define EXYNOS4_APLL_VAL_800			((200 &lt;&lt; 16) | (6 &lt;&lt; 8) | 1)</span>

<span class="cp">#define EXYNOS4_EPLLCON0_ENABLE_SHIFT		(31)</span>
<span class="cp">#define EXYNOS4_EPLLCON0_LOCKED_SHIFT		(29)</span>

<span class="cp">#define EXYNOS4_VPLLCON0_ENABLE_SHIFT		(31)</span>
<span class="cp">#define EXYNOS4_VPLLCON0_LOCKED_SHIFT		(29)</span>

<span class="cp">#define EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT	(16)</span>
<span class="cp">#define EXYNOS4_CLKMUX_STATCPU_MUXCORE_MASK	(0x7 &lt;&lt; EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_CPU0_CORE_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_CORE_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_CORE_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_COREM0_SHIFT	(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_COREM0_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_COREM0_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_COREM1_SHIFT	(8)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_COREM1_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_COREM1_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_PERIPH_SHIFT	(12)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_PERIPH_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_PERIPH_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_ATB_SHIFT		(16)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_ATB_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_ATB_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_PCLKDBG_SHIFT	(20)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_PCLKDBG_MASK	(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_PCLKDBG_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_APLL_SHIFT		(24)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_APLL_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_APLL_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_CORE2_SHIFT		28</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU0_CORE2_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU0_CORE2_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_CPU1_COPY_SHIFT		0</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1_COPY_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU1_COPY_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1_HPM_SHIFT		4</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1_HPM_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU1_HPM_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1_CORES_SHIFT		8</span>
<span class="cp">#define EXYNOS4_CLKDIV_CPU1_CORES_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_CPU1_CORES_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_DMC0_ACP_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_ACP_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_ACP_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_ACPPCLK_SHIFT	(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_ACPPCLK_MASK	(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_ACPPCLK_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DPHY_SHIFT		(8)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DPHY_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_DPHY_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMC_SHIFT		(12)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMC_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_DMC_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMCD_SHIFT		(16)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMCD_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_DMCD_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMCP_SHIFT		(20)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_DMCP_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_DMCP_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_COPY2_SHIFT		(24)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_COPY2_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_COPY2_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_CORETI_SHIFT	(28)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC0_CORETI_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC0_CORETI_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_DMC1_G2D_ACP_SHIFT	(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_G2D_ACP_MASK	(0xf &lt;&lt; EXYNOS4_CLKDIV_DMC1_G2D_ACP_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_C2C_SHIFT		(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_C2C_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC1_C2C_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_PWI_SHIFT		(8)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_PWI_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_DMC1_PWI_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_C2CACLK_SHIFT	(12)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_C2CACLK_MASK	(0x7 &lt;&lt; EXYNOS4_CLKDIV_DMC1_C2CACLK_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_DVSEM_SHIFT		(16)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_DVSEM_MASK		(0x7f &lt;&lt; EXYNOS4_CLKDIV_DMC1_DVSEM_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_DPM_SHIFT		(24)</span>
<span class="cp">#define EXYNOS4_CLKDIV_DMC1_DPM_MASK		(0x7f &lt;&lt; EXYNOS4_CLKDIV_DMC1_DPM_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_MFC_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_MFC_MASK			(0x7 &lt;&lt; EXYNOS4_CLKDIV_MFC_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK200_SHIFT	(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK200_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK200_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK100_SHIFT	(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK100_MASK		(0xF &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK100_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK160_SHIFT	(8)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK160_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK160_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK133_SHIFT	(12)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK133_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK133_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ONENAND_SHIFT	(16)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ONENAND_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ONENAND_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK266_GPS_SHIFT	(20)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK266_GPS_MASK	(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK266_GPS_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK400_MCUISP_SHIFT	(24)</span>
<span class="cp">#define EXYNOS4_CLKDIV_TOP_ACLK400_MCUISP_MASK	(0x7 &lt;&lt; EXYNOS4_CLKDIV_TOP_ACLK400_MCUISP_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_BUS_GDLR_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_BUS_GDLR_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_BUS_GDLR_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_BUS_GPLR_SHIFT		(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_BUS_GPLR_MASK		(0x7 &lt;&lt; EXYNOS4_CLKDIV_BUS_GPLR_SHIFT)</span>

<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC0_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC0_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_CAM_FIMC0_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC1_SHIFT		(4)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC1_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_CAM_FIMC1_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC2_SHIFT		(8)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC2_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_CAM_FIMC2_SHIFT)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC3_SHIFT		(12)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM_FIMC3_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_CAM_FIMC3_SHIFT)</span>

<span class="cm">/* Only for EXYNOS4210 */</span>

<span class="cp">#define EXYNOS4210_CLKSRC_LCD1			EXYNOS_CLKREG(0x0C238)</span>
<span class="cp">#define EXYNOS4210_CLKSRC_MASK_LCD1		EXYNOS_CLKREG(0x0C338)</span>
<span class="cp">#define EXYNOS4210_CLKDIV_LCD1			EXYNOS_CLKREG(0x0C538)</span>
<span class="cp">#define EXYNOS4210_CLKGATE_IP_LCD1		EXYNOS_CLKREG(0x0C938)</span>

<span class="cm">/* Only for EXYNOS4212 */</span>

<span class="cp">#define EXYNOS4_CLKDIV_CAM1			EXYNOS_CLKREG(0x0C568)</span>

<span class="cp">#define EXYNOS4_CLKDIV_STAT_CAM1		EXYNOS_CLKREG(0x0C668)</span>

<span class="cp">#define EXYNOS4_CLKDIV_CAM1_JPEG_SHIFT		(0)</span>
<span class="cp">#define EXYNOS4_CLKDIV_CAM1_JPEG_MASK		(0xf &lt;&lt; EXYNOS4_CLKDIV_CAM1_JPEG_SHIFT)</span>

<span class="cm">/* For EXYNOS5250 */</span>

<span class="cp">#define EXYNOS5_APLL_LOCK			EXYNOS_CLKREG(0x00000)</span>
<span class="cp">#define EXYNOS5_APLL_CON0			EXYNOS_CLKREG(0x00100)</span>
<span class="cp">#define EXYNOS5_CLKSRC_CPU			EXYNOS_CLKREG(0x00200)</span>
<span class="cp">#define EXYNOS5_CLKMUX_STATCPU			EXYNOS_CLKREG(0x00400)</span>
<span class="cp">#define EXYNOS5_CLKDIV_CPU0			EXYNOS_CLKREG(0x00500)</span>
<span class="cp">#define EXYNOS5_CLKDIV_CPU1			EXYNOS_CLKREG(0x00504)</span>
<span class="cp">#define EXYNOS5_CLKDIV_STATCPU0			EXYNOS_CLKREG(0x00600)</span>
<span class="cp">#define EXYNOS5_CLKDIV_STATCPU1			EXYNOS_CLKREG(0x00604)</span>

<span class="cp">#define EXYNOS5_MPLL_CON0			EXYNOS_CLKREG(0x04100)</span>
<span class="cp">#define EXYNOS5_CLKSRC_CORE1			EXYNOS_CLKREG(0x04204)</span>

<span class="cp">#define EXYNOS5_CLKGATE_IP_CORE			EXYNOS_CLKREG(0x04900)</span>

<span class="cp">#define EXYNOS5_CLKDIV_ACP			EXYNOS_CLKREG(0x08500)</span>

<span class="cp">#define EXYNOS5_EPLL_CON0			EXYNOS_CLKREG(0x10130)</span>
<span class="cp">#define EXYNOS5_EPLL_CON1			EXYNOS_CLKREG(0x10134)</span>
<span class="cp">#define EXYNOS5_EPLL_CON2			EXYNOS_CLKREG(0x10138)</span>
<span class="cp">#define EXYNOS5_VPLL_CON0			EXYNOS_CLKREG(0x10140)</span>
<span class="cp">#define EXYNOS5_VPLL_CON1			EXYNOS_CLKREG(0x10144)</span>
<span class="cp">#define EXYNOS5_VPLL_CON2			EXYNOS_CLKREG(0x10148)</span>
<span class="cp">#define EXYNOS5_CPLL_CON0			EXYNOS_CLKREG(0x10120)</span>

<span class="cp">#define EXYNOS5_CLKSRC_TOP0			EXYNOS_CLKREG(0x10210)</span>
<span class="cp">#define EXYNOS5_CLKSRC_TOP1			EXYNOS_CLKREG(0x10214)</span>
<span class="cp">#define EXYNOS5_CLKSRC_TOP2			EXYNOS_CLKREG(0x10218)</span>
<span class="cp">#define EXYNOS5_CLKSRC_TOP3			EXYNOS_CLKREG(0x1021C)</span>
<span class="cp">#define EXYNOS5_CLKSRC_GSCL			EXYNOS_CLKREG(0x10220)</span>
<span class="cp">#define EXYNOS5_CLKSRC_DISP1_0			EXYNOS_CLKREG(0x1022C)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MAUDIO			EXYNOS_CLKREG(0x10240)</span>
<span class="cp">#define EXYNOS5_CLKSRC_FSYS			EXYNOS_CLKREG(0x10244)</span>
<span class="cp">#define EXYNOS5_CLKSRC_PERIC0			EXYNOS_CLKREG(0x10250)</span>
<span class="cp">#define EXYNOS5_CLKSRC_PERIC1			EXYNOS_CLKREG(0x10254)</span>
<span class="cp">#define EXYNOS5_SCLK_SRC_ISP			EXYNOS_CLKREG(0x10270)</span>

<span class="cp">#define EXYNOS5_CLKSRC_MASK_TOP			EXYNOS_CLKREG(0x10310)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_GSCL		EXYNOS_CLKREG(0x10320)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_DISP1_0		EXYNOS_CLKREG(0x1032C)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_MAUDIO		EXYNOS_CLKREG(0x10334)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_FSYS		EXYNOS_CLKREG(0x10340)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_PERIC0		EXYNOS_CLKREG(0x10350)</span>
<span class="cp">#define EXYNOS5_CLKSRC_MASK_PERIC1		EXYNOS_CLKREG(0x10354)</span>

<span class="cp">#define EXYNOS5_CLKDIV_TOP0			EXYNOS_CLKREG(0x10510)</span>
<span class="cp">#define EXYNOS5_CLKDIV_TOP1			EXYNOS_CLKREG(0x10514)</span>
<span class="cp">#define EXYNOS5_CLKDIV_GSCL			EXYNOS_CLKREG(0x10520)</span>
<span class="cp">#define EXYNOS5_CLKDIV_DISP1_0			EXYNOS_CLKREG(0x1052C)</span>
<span class="cp">#define EXYNOS5_CLKDIV_GEN			EXYNOS_CLKREG(0x1053C)</span>
<span class="cp">#define EXYNOS5_CLKDIV_MAUDIO			EXYNOS_CLKREG(0x10544)</span>
<span class="cp">#define EXYNOS5_CLKDIV_FSYS0			EXYNOS_CLKREG(0x10548)</span>
<span class="cp">#define EXYNOS5_CLKDIV_FSYS1			EXYNOS_CLKREG(0x1054C)</span>
<span class="cp">#define EXYNOS5_CLKDIV_FSYS2			EXYNOS_CLKREG(0x10550)</span>
<span class="cp">#define EXYNOS5_CLKDIV_FSYS3			EXYNOS_CLKREG(0x10554)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC0			EXYNOS_CLKREG(0x10558)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC1			EXYNOS_CLKREG(0x1055C)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC2			EXYNOS_CLKREG(0x10560)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC3			EXYNOS_CLKREG(0x10564)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC4			EXYNOS_CLKREG(0x10568)</span>
<span class="cp">#define EXYNOS5_CLKDIV_PERIC5			EXYNOS_CLKREG(0x1056C)</span>
<span class="cp">#define EXYNOS5_SCLK_DIV_ISP			EXYNOS_CLKREG(0x10580)</span>

<span class="cp">#define EXYNOS5_CLKGATE_IP_ACP			EXYNOS_CLKREG(0x08800)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_ISP0			EXYNOS_CLKREG(0x0C800)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_ISP1			EXYNOS_CLKREG(0x0C804)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_GSCL			EXYNOS_CLKREG(0x10920)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_DISP1		EXYNOS_CLKREG(0x10928)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_MFC			EXYNOS_CLKREG(0x1092C)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_G3D			EXYNOS_CLKREG(0x10930)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_GEN			EXYNOS_CLKREG(0x10934)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_FSYS			EXYNOS_CLKREG(0x10944)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_GPS			EXYNOS_CLKREG(0x1094C)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_PERIC		EXYNOS_CLKREG(0x10950)</span>
<span class="cp">#define EXYNOS5_CLKGATE_IP_PERIS		EXYNOS_CLKREG(0x10960)</span>
<span class="cp">#define EXYNOS5_CLKGATE_BLOCK			EXYNOS_CLKREG(0x10980)</span>

<span class="cp">#define EXYNOS5_BPLL_CON0			EXYNOS_CLKREG(0x20110)</span>
<span class="cp">#define EXYNOS5_CLKSRC_CDREX			EXYNOS_CLKREG(0x20200)</span>
<span class="cp">#define EXYNOS5_CLKDIV_CDREX			EXYNOS_CLKREG(0x20500)</span>

<span class="cp">#define EXYNOS5_PLL_DIV2_SEL			EXYNOS_CLKREG(0x20A24)</span>

<span class="cp">#define EXYNOS5_EPLL_LOCK			EXYNOS_CLKREG(0x10030)</span>

<span class="cp">#define EXYNOS5_EPLLCON0_LOCKED_SHIFT		(29)</span>

<span class="cm">/* Compatibility defines and inclusion */</span>

<span class="cp">#include &lt;mach/regs-pmu.h&gt;</span>

<span class="cp">#define S5P_EPLL_CON				EXYNOS4_EPLL_CON0</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
