
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.050344                       # Number of seconds simulated
sim_ticks                                 50344393000                       # Number of ticks simulated
final_tick                                75053766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38997                       # Simulator instruction rate (inst/s)
host_op_rate                                    69472                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19632775                       # Simulator tick rate (ticks/s)
host_mem_usage                                2345748                       # Number of bytes of host memory used
host_seconds                                  2564.30                       # Real time elapsed on the host
sim_insts                                   100000008                       # Number of instructions simulated
sim_ops                                     178147548                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         6400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        33664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total                40320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          526                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   630                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       127124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       668674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 2542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 2542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  800884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       127124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            2542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             129667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       127124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       668674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                2542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                2542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 800884                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 50344384                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         17485139                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     17485139                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect        66003                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      15862752                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         15834421                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     14705283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              101589309                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            17485139                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15834421                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32649528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          337811                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2716358                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          14651529                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          5585                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     50342953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.593449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.435646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         17784394     35.33%     35.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1143155      2.27%     37.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9620868     19.11%     56.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           639558      1.27%     57.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           121125      0.24%     58.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           264617      0.53%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           769724      1.53%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          7820737     15.53%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12178775     24.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50342953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.347311                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.017888                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         15703548                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1825411                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31650574                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        891630                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         271784                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      180801207                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles         271784                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         16648894                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles            3220                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          31596837                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1822212                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      180663628                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            871                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1314917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         2851                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    272720910                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     440281611                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    440281419                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     269062385                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          3658461                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          10892789                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     28811384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4598020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         4761                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          180062907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         179621370                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3679                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1913402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2218527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50342953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.567955                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.628795                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       682069      1.35%      1.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7015757     13.94%     15.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6010890     11.94%     27.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7704018     15.30%     42.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     13583794     26.98%     69.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     10236875     20.33%     89.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3816391      7.58%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1291390      2.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1769      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50342953                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          477857     98.85%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            670      0.14%     98.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4913      1.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         6506      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     146251769     81.42%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           24      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     28787413     16.03%     97.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4575658      2.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      179621370                       # Type of FU issued
system.switch_cpus.iq.rate                   3.567853                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              483440                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002691                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    410072706                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    181976210                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    179390511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          100                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          134                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      180098255                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              49                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       263607                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       273518                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        47258                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         271784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles               3                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             5                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    180062907                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      28811384                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4598020                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        61310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         6946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        68256                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     179490035                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      28768368                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       131329                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             33338131                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         17275882                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4569763                       # Number of stores executed
system.switch_cpus.iew.exec_rate             3.565244                       # Inst execution rate
system.switch_cpus.iew.wb_sent              179401328                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             179390539                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         155064893                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         208440244                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               3.563268                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743930                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1915332                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        66003                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     50071169                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.557887                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.954918                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6741012     13.46%     13.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14040579     28.04%     41.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1929228      3.85%     45.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7363480     14.71%     60.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       384119      0.77%     60.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2373289      4.74%     65.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5801494     11.59%     77.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1557564      3.11%     80.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      9880404     19.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50071169                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      178147540                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               33088622                       # Number of memory references committed
system.switch_cpus.commit.loads              28537860                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17214095                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         178142918                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       9880404                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            220253637                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           360397601                       # The number of ROB writes
system.switch_cpus.timesIdled                      43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             178147540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.503444                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.503444                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.986319                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.986319                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        368797890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       270842661                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                22                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               69                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        67922743                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        623.238931                       # Cycle average of tags in use
system.l2.total_refs                                0                       # Total number of references to valid blocks.
system.l2.sampled_refs                            627                       # Sample count of references to valid blocks.
system.l2.avg_refs                                  0                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::switch_cpus.inst      96.837177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     522.401755                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::switch_cpus.inst      0.002955                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.015942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.019020                       # Average percentage of cache occupancy
system.l2.ReadReq_misses::switch_cpus.inst          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   627                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    630                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          100                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          526                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                   630                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      5246500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     27236000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        32482500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        156000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      5246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     27392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         32638500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      5246500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     27392000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        32638500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data          526                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  630                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data          526                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 630                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        52465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52076.481836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51806.220096                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        52000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        52000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        52465                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52076.045627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51807.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        52465                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52076.045627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51807.142857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              623                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              626                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      4046500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     20960000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     25006500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       120000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      4046500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     21080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     25126500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      4046500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     21080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     25126500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.993620                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993651                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        40465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40076.481836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40138.844302                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        40465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40076.045627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40138.178914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        40465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40076.045627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40138.178914                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             8                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  23                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 98.837153                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14651415                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    102                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               143641.323529                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    96.837153                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.189135                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.193041                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     14651410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            5                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14651415                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     14651410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             5                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14651415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     14651410                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            5                       # number of overall hits
system.cpu.icache.overall_hits::total        14651415                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      6329000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6329000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      6329000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6329000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      6329000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6329000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     14651529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14651536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     14651529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            7                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14651536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     14651529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            7                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14651536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.285714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.285714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.285714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 53184.873950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52305.785124                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 53184.873950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52305.785124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 53184.873950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52305.785124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      5447000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5447000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      5447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      5447000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5447000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        54470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54470                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        54470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        54470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54470                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                527.400979                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33053277                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    528                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               62600.903409                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   525.400979                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.513087                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.515040                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     28502519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28502519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4550758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4550758                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     33053277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33053277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     33053277                       # number of overall hits
system.cpu.dcache.overall_hits::total        33053277                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         2072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2074                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         2075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         2075                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total          2077                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     94888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94888500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data       171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       171000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data     95059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95059500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data     95059500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95059500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     28504591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28504593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4550761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4550761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     33055352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33055354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     33055352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33055354                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 45795.608108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45751.446480                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data        57000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        57000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 45811.807229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45767.693789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 45811.807229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45767.693789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1549                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         1549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         1549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1549                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          523                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data          526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data          526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     28282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     28444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     28444000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28444000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 54076.481836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54076.481836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        54000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54076.045627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54076.045627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54076.045627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54076.045627                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
