--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 644 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.797ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/count_8 (SLICE_X54Y120.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Pulse25/count_1 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.339 - 1.458)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Pulse25/count_1 to Inst_VGA_Control/Vcount/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y121.BQ     Tcko                  0.456   Inst_VGA_Control/Pulse25/count<1>
                                                       Inst_VGA_Control/Pulse25/count_1
    SLICE_X48Y122.A2     net (fanout=2)        0.811   Inst_VGA_Control/Pulse25/count<1>
    SLICE_X48Y122.A      Tilo                  0.124   Inst_VGA_Control/Vcount_clear11
                                                       Inst_VGA_Control/Vcount_clear111
    SLICE_X52Y119.B4     net (fanout=9)        1.103   Inst_VGA_Control/Vcount_clear11
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.228ns logic, 2.415ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_2 to Inst_VGA_Control/Vcount/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y118.CQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_2
    SLICE_X55Y119.D2     net (fanout=3)        0.821   Inst_VGA_Control/Vcount/count<2>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.290ns logic, 2.257ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.159 - 0.183)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_4 to Inst_VGA_Control/Vcount/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.AQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<7>
                                                       Inst_VGA_Control/Vcount/count_4
    SLICE_X55Y119.D1     net (fanout=3)        0.694   Inst_VGA_Control/Vcount/count<4>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.290ns logic, 2.130ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/count_9 (SLICE_X54Y120.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Pulse25/count_1 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.339 - 1.458)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Pulse25/count_1 to Inst_VGA_Control/Vcount/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y121.BQ     Tcko                  0.456   Inst_VGA_Control/Pulse25/count<1>
                                                       Inst_VGA_Control/Pulse25/count_1
    SLICE_X48Y122.A2     net (fanout=2)        0.811   Inst_VGA_Control/Pulse25/count<1>
    SLICE_X48Y122.A      Tilo                  0.124   Inst_VGA_Control/Vcount_clear11
                                                       Inst_VGA_Control/Vcount_clear111
    SLICE_X52Y119.B4     net (fanout=9)        1.103   Inst_VGA_Control/Vcount_clear11
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.228ns logic, 2.415ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_2 to Inst_VGA_Control/Vcount/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y118.CQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_2
    SLICE_X55Y119.D2     net (fanout=3)        0.821   Inst_VGA_Control/Vcount/count<2>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.290ns logic, 2.257ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.159 - 0.183)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_4 to Inst_VGA_Control/Vcount/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.AQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<7>
                                                       Inst_VGA_Control/Vcount/count_4
    SLICE_X55Y119.D1     net (fanout=3)        0.694   Inst_VGA_Control/Vcount/count<4>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.SR     net (fanout=4)        0.501   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y120.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.290ns logic, 2.130ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/count_1 (SLICE_X54Y118.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Pulse25/count_1 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.340 - 1.458)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Pulse25/count_1 to Inst_VGA_Control/Vcount/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y121.BQ     Tcko                  0.456   Inst_VGA_Control/Pulse25/count<1>
                                                       Inst_VGA_Control/Pulse25/count_1
    SLICE_X48Y122.A2     net (fanout=2)        0.811   Inst_VGA_Control/Pulse25/count<1>
    SLICE_X48Y122.A      Tilo                  0.124   Inst_VGA_Control/Vcount_clear11
                                                       Inst_VGA_Control/Vcount_clear111
    SLICE_X52Y119.B4     net (fanout=9)        1.103   Inst_VGA_Control/Vcount_clear11
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.SR     net (fanout=4)        0.494   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.228ns logic, 2.408ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_2 to Inst_VGA_Control/Vcount/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y118.CQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_2
    SLICE_X55Y119.D2     net (fanout=3)        0.821   Inst_VGA_Control/Vcount/count<2>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.SR     net (fanout=4)        0.494   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.290ns logic, 2.250ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Vcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.160 - 0.183)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Vcount/count_4 to Inst_VGA_Control/Vcount/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y119.AQ     Tcko                  0.518   Inst_VGA_Control/Vcount/count<7>
                                                       Inst_VGA_Control/Vcount/count_4
    SLICE_X55Y119.D1     net (fanout=3)        0.694   Inst_VGA_Control/Vcount/count<4>
    SLICE_X55Y119.D      Tilo                  0.124   N6
                                                       Inst_VGA_Control/Vcount_clear1_SW1
    SLICE_X52Y119.B2     net (fanout=1)        0.935   N6
    SLICE_X52Y119.B      Tilo                  0.124   Inst_VGA_Control/Vcount/count<0>
                                                       Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.SR     net (fanout=4)        0.494   Inst_VGA_Control/Vcount_clear
    SLICE_X54Y118.CLK    Tsrck                 0.524   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.290ns logic, 2.123ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X50Y119.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_6 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_6 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y119.CQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_6
    SLICE_X50Y119.A3     net (fanout=5)        0.307   Inst_VGA_Control/Hcount/count<6>
    SLICE_X50Y119.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH3
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.066ns logic, 0.307ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X50Y119.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_4 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_4 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y119.AQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_4
    SLICE_X50Y119.A2     net (fanout=5)        0.332   Inst_VGA_Control/Hcount/count<4>
    SLICE_X50Y119.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH3
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.066ns logic, 0.332ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X50Y119.A4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_3 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.763 - 0.501)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_3 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.DQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_3
    SLICE_X50Y119.B5     net (fanout=4)        0.190   Inst_VGA_Control/Hcount/count<3>
    SLICE_X50Y119.B      Tilo                  0.045   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH21
    SLICE_X50Y119.A4     net (fanout=2)        0.152   Inst_VGA_Control/DholdH2
    SLICE_X50Y119.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH3
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.111ns logic, 0.342ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_1 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.763 - 0.501)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_1 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.BQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_1
    SLICE_X50Y119.B4     net (fanout=4)        0.260   Inst_VGA_Control/Hcount/count<1>
    SLICE_X50Y119.B      Tilo                  0.045   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH21
    SLICE_X50Y119.A4     net (fanout=2)        0.152   Inst_VGA_Control/DholdH2
    SLICE_X50Y119.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH3
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.111ns logic, 0.412ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_0 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.763 - 0.501)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_0 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.AQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_0
    SLICE_X50Y119.B2     net (fanout=3)        0.342   Inst_VGA_Control/Hcount/count<0>
    SLICE_X50Y119.B      Tilo                  0.045   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH21
    SLICE_X50Y119.A4     net (fanout=2)        0.152   Inst_VGA_Control/DholdH2
    SLICE_X50Y119.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH3
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.111ns logic, 0.494ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X53Y118.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X53Y118.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.797|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 644 paths, 0 nets, and 128 connections

Design statistics:
   Minimum period:   3.797ns{1}   (Maximum frequency: 263.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 21 20:37:52 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



